<stg><name>kernel0</name>


<trans_list>

<trans id="5779" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5780" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5781" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5791" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5843" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5857" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5868" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5872" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5874" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5876" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5879" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5880" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5881" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5888" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5890" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5896" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5909" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5910" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5911" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5912" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5913" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5914" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="138" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:15 %C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:16 %B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:17 %A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="512" op_0_bw="64">
<![CDATA[
.split:18 %fifo_A_A_IO_L3_in_serialize = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="64">
<![CDATA[
.split:21 %fifo_B_B_IO_L3_in_serialize = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L3_in_serialize"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="256" op_0_bw="64">
<![CDATA[
.split:24 %fifo_C_drain_C_drain_IO_L3_out_serialize = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="512" op_0_bw="64">
<![CDATA[
.split:27 %fifo_A_A_IO_L2_in_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="64">
<![CDATA[
.split:31 %fifo_A_A_IO_L2_in_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="64">
<![CDATA[
.split:35 %fifo_A_A_IO_L2_in_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="64">
<![CDATA[
.split:39 %fifo_A_A_IO_L2_in_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="64">
<![CDATA[
.split:43 %fifo_A_A_IO_L2_in_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_4"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="64">
<![CDATA[
.split:47 %fifo_A_A_IO_L2_in_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_5"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="512" op_0_bw="64">
<![CDATA[
.split:51 %fifo_A_A_IO_L2_in_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_6"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="512" op_0_bw="64">
<![CDATA[
.split:55 %fifo_A_A_IO_L2_in_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_7"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="512" op_0_bw="64">
<![CDATA[
.split:59 %fifo_A_A_IO_L2_in_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_8"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="64">
<![CDATA[
.split:63 %fifo_A_A_IO_L2_in_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_9"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="64">
<![CDATA[
.split:67 %fifo_A_A_IO_L2_in_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_10"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="512" op_0_bw="64">
<![CDATA[
.split:71 %fifo_A_A_IO_L2_in_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_11"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="64">
<![CDATA[
.split:75 %fifo_A_A_IO_L2_in_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_12"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="64">
<![CDATA[
.split:79 %fifo_A_A_IO_L2_in_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_13"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="512" op_0_bw="64">
<![CDATA[
.split:83 %fifo_A_A_IO_L2_in_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_14"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="64">
<![CDATA[
.split:87 %fifo_A_A_IO_L2_in_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_15"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="64">
<![CDATA[
.split:91 %fifo_B_B_IO_L2_in_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="512" op_0_bw="64">
<![CDATA[
.split:95 %fifo_B_B_IO_L2_in_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="64">
<![CDATA[
.split:99 %fifo_B_B_IO_L2_in_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="64">
<![CDATA[
.split:103 %fifo_B_B_IO_L2_in_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_3"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="64">
<![CDATA[
.split:107 %fifo_B_B_IO_L2_in_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_4"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="64">
<![CDATA[
.split:111 %fifo_B_B_IO_L2_in_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="512" op_0_bw="64">
<![CDATA[
.split:115 %fifo_B_B_IO_L2_in_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_6"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="64">
<![CDATA[
.split:119 %fifo_B_B_IO_L2_in_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_7"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="512" op_0_bw="64">
<![CDATA[
.split:123 %fifo_B_B_IO_L2_in_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_8"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="64">
<![CDATA[
.split:127 %fifo_B_B_IO_L2_in_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_9"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="512" op_0_bw="64">
<![CDATA[
.split:131 %fifo_B_B_IO_L2_in_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_10"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="512" op_0_bw="64">
<![CDATA[
.split:135 %fifo_B_B_IO_L2_in_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_11"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="512" op_0_bw="64">
<![CDATA[
.split:139 %fifo_B_B_IO_L2_in_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_12"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="512" op_0_bw="64">
<![CDATA[
.split:143 %fifo_B_B_IO_L2_in_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_13"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="512" op_0_bw="64">
<![CDATA[
.split:147 %fifo_B_B_IO_L2_in_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_14"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="512" op_0_bw="64">
<![CDATA[
.split:151 %fifo_B_B_IO_L2_in_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_15"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="512" op_0_bw="64">
<![CDATA[
.split:155 %fifo_A_PE_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="512" op_0_bw="64">
<![CDATA[
.split:159 %fifo_A_PE_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="512" op_0_bw="64">
<![CDATA[
.split:163 %fifo_A_PE_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_2"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="512" op_0_bw="64">
<![CDATA[
.split:167 %fifo_A_PE_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_3"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="512" op_0_bw="64">
<![CDATA[
.split:171 %fifo_A_PE_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_4"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="64">
<![CDATA[
.split:175 %fifo_A_PE_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_5"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="512" op_0_bw="64">
<![CDATA[
.split:179 %fifo_A_PE_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_6"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="512" op_0_bw="64">
<![CDATA[
.split:183 %fifo_A_PE_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_7"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="512" op_0_bw="64">
<![CDATA[
.split:187 %fifo_A_PE_0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_8"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="512" op_0_bw="64">
<![CDATA[
.split:191 %fifo_A_PE_0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_9"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="512" op_0_bw="64">
<![CDATA[
.split:195 %fifo_A_PE_0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_10"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="512" op_0_bw="64">
<![CDATA[
.split:199 %fifo_A_PE_0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_11"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="512" op_0_bw="64">
<![CDATA[
.split:203 %fifo_A_PE_0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_12"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="512" op_0_bw="64">
<![CDATA[
.split:207 %fifo_A_PE_0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_13"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="512" op_0_bw="64">
<![CDATA[
.split:211 %fifo_A_PE_0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_14"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="512" op_0_bw="64">
<![CDATA[
.split:215 %fifo_A_PE_0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_15"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="512" op_0_bw="64">
<![CDATA[
.split:219 %fifo_A_PE_0_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_16"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="512" op_0_bw="64">
<![CDATA[
.split:223 %fifo_A_PE_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="512" op_0_bw="64">
<![CDATA[
.split:227 %fifo_A_PE_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_1"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="512" op_0_bw="64">
<![CDATA[
.split:231 %fifo_A_PE_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_2"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="512" op_0_bw="64">
<![CDATA[
.split:235 %fifo_A_PE_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_3"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="512" op_0_bw="64">
<![CDATA[
.split:239 %fifo_A_PE_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_4"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="512" op_0_bw="64">
<![CDATA[
.split:243 %fifo_A_PE_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_5"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="512" op_0_bw="64">
<![CDATA[
.split:247 %fifo_A_PE_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_6"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="512" op_0_bw="64">
<![CDATA[
.split:251 %fifo_A_PE_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="512" op_0_bw="64">
<![CDATA[
.split:255 %fifo_A_PE_1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_8"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="512" op_0_bw="64">
<![CDATA[
.split:259 %fifo_A_PE_1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_9"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="512" op_0_bw="64">
<![CDATA[
.split:263 %fifo_A_PE_1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_10"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="512" op_0_bw="64">
<![CDATA[
.split:267 %fifo_A_PE_1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_11"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="512" op_0_bw="64">
<![CDATA[
.split:271 %fifo_A_PE_1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_12"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="512" op_0_bw="64">
<![CDATA[
.split:275 %fifo_A_PE_1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_13"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="512" op_0_bw="64">
<![CDATA[
.split:279 %fifo_A_PE_1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_14"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="512" op_0_bw="64">
<![CDATA[
.split:283 %fifo_A_PE_1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_15"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="512" op_0_bw="64">
<![CDATA[
.split:287 %fifo_A_PE_1_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_16"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="512" op_0_bw="64">
<![CDATA[
.split:291 %fifo_A_PE_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="512" op_0_bw="64">
<![CDATA[
.split:295 %fifo_A_PE_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_1"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="512" op_0_bw="64">
<![CDATA[
.split:299 %fifo_A_PE_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_2"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="512" op_0_bw="64">
<![CDATA[
.split:303 %fifo_A_PE_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_3"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="512" op_0_bw="64">
<![CDATA[
.split:307 %fifo_A_PE_2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_4"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="512" op_0_bw="64">
<![CDATA[
.split:311 %fifo_A_PE_2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_5"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="512" op_0_bw="64">
<![CDATA[
.split:315 %fifo_A_PE_2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_6"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="512" op_0_bw="64">
<![CDATA[
.split:319 %fifo_A_PE_2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_7"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="512" op_0_bw="64">
<![CDATA[
.split:323 %fifo_A_PE_2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_8"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="512" op_0_bw="64">
<![CDATA[
.split:327 %fifo_A_PE_2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_9"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="512" op_0_bw="64">
<![CDATA[
.split:331 %fifo_A_PE_2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_10"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="512" op_0_bw="64">
<![CDATA[
.split:335 %fifo_A_PE_2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_11"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="512" op_0_bw="64">
<![CDATA[
.split:339 %fifo_A_PE_2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_12"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="512" op_0_bw="64">
<![CDATA[
.split:343 %fifo_A_PE_2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_13"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="512" op_0_bw="64">
<![CDATA[
.split:347 %fifo_A_PE_2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_14"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="512" op_0_bw="64">
<![CDATA[
.split:351 %fifo_A_PE_2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_15"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="512" op_0_bw="64">
<![CDATA[
.split:355 %fifo_A_PE_2_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_16"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="512" op_0_bw="64">
<![CDATA[
.split:359 %fifo_A_PE_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="512" op_0_bw="64">
<![CDATA[
.split:363 %fifo_A_PE_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_1"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="512" op_0_bw="64">
<![CDATA[
.split:367 %fifo_A_PE_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_2"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="512" op_0_bw="64">
<![CDATA[
.split:371 %fifo_A_PE_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_3"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="512" op_0_bw="64">
<![CDATA[
.split:375 %fifo_A_PE_3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_4"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="512" op_0_bw="64">
<![CDATA[
.split:379 %fifo_A_PE_3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_5"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="512" op_0_bw="64">
<![CDATA[
.split:383 %fifo_A_PE_3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_6"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="512" op_0_bw="64">
<![CDATA[
.split:387 %fifo_A_PE_3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_7"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="512" op_0_bw="64">
<![CDATA[
.split:391 %fifo_A_PE_3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_8"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="512" op_0_bw="64">
<![CDATA[
.split:395 %fifo_A_PE_3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_9"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="512" op_0_bw="64">
<![CDATA[
.split:399 %fifo_A_PE_3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_10"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="512" op_0_bw="64">
<![CDATA[
.split:403 %fifo_A_PE_3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_11"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="512" op_0_bw="64">
<![CDATA[
.split:407 %fifo_A_PE_3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_12"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="64">
<![CDATA[
.split:411 %fifo_A_PE_3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_13"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="512" op_0_bw="64">
<![CDATA[
.split:415 %fifo_A_PE_3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_14"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="512" op_0_bw="64">
<![CDATA[
.split:419 %fifo_A_PE_3_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_15"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="512" op_0_bw="64">
<![CDATA[
.split:423 %fifo_A_PE_3_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_16"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="512" op_0_bw="64">
<![CDATA[
.split:427 %fifo_A_PE_4_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="512" op_0_bw="64">
<![CDATA[
.split:431 %fifo_A_PE_4_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_1"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="64">
<![CDATA[
.split:435 %fifo_A_PE_4_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_2"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="512" op_0_bw="64">
<![CDATA[
.split:439 %fifo_A_PE_4_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_3"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="512" op_0_bw="64">
<![CDATA[
.split:443 %fifo_A_PE_4_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_4"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="512" op_0_bw="64">
<![CDATA[
.split:447 %fifo_A_PE_4_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_5"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="512" op_0_bw="64">
<![CDATA[
.split:451 %fifo_A_PE_4_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_6"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="512" op_0_bw="64">
<![CDATA[
.split:455 %fifo_A_PE_4_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_7"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="64">
<![CDATA[
.split:459 %fifo_A_PE_4_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_8"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="512" op_0_bw="64">
<![CDATA[
.split:463 %fifo_A_PE_4_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_9"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="512" op_0_bw="64">
<![CDATA[
.split:467 %fifo_A_PE_4_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_10"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="512" op_0_bw="64">
<![CDATA[
.split:471 %fifo_A_PE_4_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_11"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="512" op_0_bw="64">
<![CDATA[
.split:475 %fifo_A_PE_4_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_12"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="512" op_0_bw="64">
<![CDATA[
.split:479 %fifo_A_PE_4_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_13"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="512" op_0_bw="64">
<![CDATA[
.split:483 %fifo_A_PE_4_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_14"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="512" op_0_bw="64">
<![CDATA[
.split:487 %fifo_A_PE_4_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_15"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="512" op_0_bw="64">
<![CDATA[
.split:491 %fifo_A_PE_4_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_16"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="512" op_0_bw="64">
<![CDATA[
.split:495 %fifo_A_PE_5_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="512" op_0_bw="64">
<![CDATA[
.split:499 %fifo_A_PE_5_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_1"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="512" op_0_bw="64">
<![CDATA[
.split:503 %fifo_A_PE_5_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_2"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="512" op_0_bw="64">
<![CDATA[
.split:507 %fifo_A_PE_5_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_3"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="512" op_0_bw="64">
<![CDATA[
.split:511 %fifo_A_PE_5_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_4"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="512" op_0_bw="64">
<![CDATA[
.split:515 %fifo_A_PE_5_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_5"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="512" op_0_bw="64">
<![CDATA[
.split:519 %fifo_A_PE_5_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_6"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="512" op_0_bw="64">
<![CDATA[
.split:523 %fifo_A_PE_5_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_7"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="512" op_0_bw="64">
<![CDATA[
.split:527 %fifo_A_PE_5_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_8"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="64">
<![CDATA[
.split:531 %fifo_A_PE_5_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_9"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="512" op_0_bw="64">
<![CDATA[
.split:535 %fifo_A_PE_5_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_10"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="512" op_0_bw="64">
<![CDATA[
.split:539 %fifo_A_PE_5_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_11"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="512" op_0_bw="64">
<![CDATA[
.split:543 %fifo_A_PE_5_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_12"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="512" op_0_bw="64">
<![CDATA[
.split:547 %fifo_A_PE_5_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_13"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="512" op_0_bw="64">
<![CDATA[
.split:551 %fifo_A_PE_5_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_14"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="512" op_0_bw="64">
<![CDATA[
.split:555 %fifo_A_PE_5_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_15"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="512" op_0_bw="64">
<![CDATA[
.split:559 %fifo_A_PE_5_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_16"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="512" op_0_bw="64">
<![CDATA[
.split:563 %fifo_A_PE_6_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="512" op_0_bw="64">
<![CDATA[
.split:567 %fifo_A_PE_6_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_1"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="512" op_0_bw="64">
<![CDATA[
.split:571 %fifo_A_PE_6_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_2"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="512" op_0_bw="64">
<![CDATA[
.split:575 %fifo_A_PE_6_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_3"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="64">
<![CDATA[
.split:579 %fifo_A_PE_6_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_4"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="512" op_0_bw="64">
<![CDATA[
.split:583 %fifo_A_PE_6_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_5"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="512" op_0_bw="64">
<![CDATA[
.split:587 %fifo_A_PE_6_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_6"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="512" op_0_bw="64">
<![CDATA[
.split:591 %fifo_A_PE_6_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_7"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="512" op_0_bw="64">
<![CDATA[
.split:595 %fifo_A_PE_6_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_8"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="512" op_0_bw="64">
<![CDATA[
.split:599 %fifo_A_PE_6_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_9"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="512" op_0_bw="64">
<![CDATA[
.split:603 %fifo_A_PE_6_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_10"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="512" op_0_bw="64">
<![CDATA[
.split:607 %fifo_A_PE_6_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_11"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="512" op_0_bw="64">
<![CDATA[
.split:611 %fifo_A_PE_6_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_12"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="512" op_0_bw="64">
<![CDATA[
.split:615 %fifo_A_PE_6_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_13"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="512" op_0_bw="64">
<![CDATA[
.split:619 %fifo_A_PE_6_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_14"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="512" op_0_bw="64">
<![CDATA[
.split:623 %fifo_A_PE_6_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_15"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="512" op_0_bw="64">
<![CDATA[
.split:627 %fifo_A_PE_6_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_16"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="512" op_0_bw="64">
<![CDATA[
.split:631 %fifo_A_PE_7_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="512" op_0_bw="64">
<![CDATA[
.split:635 %fifo_A_PE_7_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_1"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="512" op_0_bw="64">
<![CDATA[
.split:639 %fifo_A_PE_7_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_2"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="512" op_0_bw="64">
<![CDATA[
.split:643 %fifo_A_PE_7_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_3"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="512" op_0_bw="64">
<![CDATA[
.split:647 %fifo_A_PE_7_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_4"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="64">
<![CDATA[
.split:651 %fifo_A_PE_7_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_5"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="512" op_0_bw="64">
<![CDATA[
.split:655 %fifo_A_PE_7_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_6"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="512" op_0_bw="64">
<![CDATA[
.split:659 %fifo_A_PE_7_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_7"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="512" op_0_bw="64">
<![CDATA[
.split:663 %fifo_A_PE_7_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_8"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="512" op_0_bw="64">
<![CDATA[
.split:667 %fifo_A_PE_7_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_9"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="512" op_0_bw="64">
<![CDATA[
.split:671 %fifo_A_PE_7_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_10"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="512" op_0_bw="64">
<![CDATA[
.split:675 %fifo_A_PE_7_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_11"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="512" op_0_bw="64">
<![CDATA[
.split:679 %fifo_A_PE_7_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_12"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="512" op_0_bw="64">
<![CDATA[
.split:683 %fifo_A_PE_7_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_13"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="512" op_0_bw="64">
<![CDATA[
.split:687 %fifo_A_PE_7_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_14"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="512" op_0_bw="64">
<![CDATA[
.split:691 %fifo_A_PE_7_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_15"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="512" op_0_bw="64">
<![CDATA[
.split:695 %fifo_A_PE_7_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_16"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="512" op_0_bw="64">
<![CDATA[
.split:699 %fifo_A_PE_8_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_0"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="512" op_0_bw="64">
<![CDATA[
.split:703 %fifo_A_PE_8_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_1"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="512" op_0_bw="64">
<![CDATA[
.split:707 %fifo_A_PE_8_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_2"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="512" op_0_bw="64">
<![CDATA[
.split:711 %fifo_A_PE_8_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_3"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="512" op_0_bw="64">
<![CDATA[
.split:715 %fifo_A_PE_8_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_4"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="512" op_0_bw="64">
<![CDATA[
.split:719 %fifo_A_PE_8_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_5"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="512" op_0_bw="64">
<![CDATA[
.split:723 %fifo_A_PE_8_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_6"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="512" op_0_bw="64">
<![CDATA[
.split:727 %fifo_A_PE_8_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_7"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="512" op_0_bw="64">
<![CDATA[
.split:731 %fifo_A_PE_8_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_8"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="512" op_0_bw="64">
<![CDATA[
.split:735 %fifo_A_PE_8_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_9"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="512" op_0_bw="64">
<![CDATA[
.split:739 %fifo_A_PE_8_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_10"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="512" op_0_bw="64">
<![CDATA[
.split:743 %fifo_A_PE_8_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_11"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="512" op_0_bw="64">
<![CDATA[
.split:747 %fifo_A_PE_8_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_12"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="512" op_0_bw="64">
<![CDATA[
.split:751 %fifo_A_PE_8_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_13"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="512" op_0_bw="64">
<![CDATA[
.split:755 %fifo_A_PE_8_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_14"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="512" op_0_bw="64">
<![CDATA[
.split:759 %fifo_A_PE_8_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_15"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="512" op_0_bw="64">
<![CDATA[
.split:763 %fifo_A_PE_8_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_16"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="512" op_0_bw="64">
<![CDATA[
.split:767 %fifo_A_PE_9_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_0"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="512" op_0_bw="64">
<![CDATA[
.split:771 %fifo_A_PE_9_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_1"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="512" op_0_bw="64">
<![CDATA[
.split:775 %fifo_A_PE_9_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_2"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="512" op_0_bw="64">
<![CDATA[
.split:779 %fifo_A_PE_9_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_3"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="512" op_0_bw="64">
<![CDATA[
.split:783 %fifo_A_PE_9_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_4"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="512" op_0_bw="64">
<![CDATA[
.split:787 %fifo_A_PE_9_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_5"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="512" op_0_bw="64">
<![CDATA[
.split:791 %fifo_A_PE_9_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_6"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="512" op_0_bw="64">
<![CDATA[
.split:795 %fifo_A_PE_9_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_7"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="512" op_0_bw="64">
<![CDATA[
.split:799 %fifo_A_PE_9_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_8"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="512" op_0_bw="64">
<![CDATA[
.split:803 %fifo_A_PE_9_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_9"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="512" op_0_bw="64">
<![CDATA[
.split:807 %fifo_A_PE_9_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_10"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="512" op_0_bw="64">
<![CDATA[
.split:811 %fifo_A_PE_9_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_11"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="512" op_0_bw="64">
<![CDATA[
.split:815 %fifo_A_PE_9_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_12"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="512" op_0_bw="64">
<![CDATA[
.split:819 %fifo_A_PE_9_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_13"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="512" op_0_bw="64">
<![CDATA[
.split:823 %fifo_A_PE_9_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_14"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="512" op_0_bw="64">
<![CDATA[
.split:827 %fifo_A_PE_9_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_15"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="512" op_0_bw="64">
<![CDATA[
.split:831 %fifo_A_PE_9_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_16"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="512" op_0_bw="64">
<![CDATA[
.split:835 %fifo_A_PE_10_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_0"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="512" op_0_bw="64">
<![CDATA[
.split:839 %fifo_A_PE_10_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_1"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="512" op_0_bw="64">
<![CDATA[
.split:843 %fifo_A_PE_10_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_2"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="512" op_0_bw="64">
<![CDATA[
.split:847 %fifo_A_PE_10_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_3"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="512" op_0_bw="64">
<![CDATA[
.split:851 %fifo_A_PE_10_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_4"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="512" op_0_bw="64">
<![CDATA[
.split:855 %fifo_A_PE_10_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_5"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="512" op_0_bw="64">
<![CDATA[
.split:859 %fifo_A_PE_10_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_6"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="512" op_0_bw="64">
<![CDATA[
.split:863 %fifo_A_PE_10_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_7"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="512" op_0_bw="64">
<![CDATA[
.split:867 %fifo_A_PE_10_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_8"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="512" op_0_bw="64">
<![CDATA[
.split:871 %fifo_A_PE_10_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_9"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="512" op_0_bw="64">
<![CDATA[
.split:875 %fifo_A_PE_10_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_10"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="512" op_0_bw="64">
<![CDATA[
.split:879 %fifo_A_PE_10_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_11"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="512" op_0_bw="64">
<![CDATA[
.split:883 %fifo_A_PE_10_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_12"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="512" op_0_bw="64">
<![CDATA[
.split:887 %fifo_A_PE_10_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_13"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="512" op_0_bw="64">
<![CDATA[
.split:891 %fifo_A_PE_10_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_14"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="512" op_0_bw="64">
<![CDATA[
.split:895 %fifo_A_PE_10_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_15"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="512" op_0_bw="64">
<![CDATA[
.split:899 %fifo_A_PE_10_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_16"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="512" op_0_bw="64">
<![CDATA[
.split:903 %fifo_A_PE_11_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_0"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="512" op_0_bw="64">
<![CDATA[
.split:907 %fifo_A_PE_11_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_1"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="512" op_0_bw="64">
<![CDATA[
.split:911 %fifo_A_PE_11_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_2"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="512" op_0_bw="64">
<![CDATA[
.split:915 %fifo_A_PE_11_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_3"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="512" op_0_bw="64">
<![CDATA[
.split:919 %fifo_A_PE_11_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_4"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="512" op_0_bw="64">
<![CDATA[
.split:923 %fifo_A_PE_11_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_5"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="512" op_0_bw="64">
<![CDATA[
.split:927 %fifo_A_PE_11_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_6"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="512" op_0_bw="64">
<![CDATA[
.split:931 %fifo_A_PE_11_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_7"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="512" op_0_bw="64">
<![CDATA[
.split:935 %fifo_A_PE_11_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_8"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="512" op_0_bw="64">
<![CDATA[
.split:939 %fifo_A_PE_11_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_9"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="512" op_0_bw="64">
<![CDATA[
.split:943 %fifo_A_PE_11_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_10"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="512" op_0_bw="64">
<![CDATA[
.split:947 %fifo_A_PE_11_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_11"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="512" op_0_bw="64">
<![CDATA[
.split:951 %fifo_A_PE_11_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_12"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="512" op_0_bw="64">
<![CDATA[
.split:955 %fifo_A_PE_11_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_13"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="512" op_0_bw="64">
<![CDATA[
.split:959 %fifo_A_PE_11_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_14"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="512" op_0_bw="64">
<![CDATA[
.split:963 %fifo_A_PE_11_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_15"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="512" op_0_bw="64">
<![CDATA[
.split:967 %fifo_A_PE_11_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_16"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="512" op_0_bw="64">
<![CDATA[
.split:971 %fifo_A_PE_12_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_0"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="512" op_0_bw="64">
<![CDATA[
.split:975 %fifo_A_PE_12_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_1"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="512" op_0_bw="64">
<![CDATA[
.split:979 %fifo_A_PE_12_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_2"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="512" op_0_bw="64">
<![CDATA[
.split:983 %fifo_A_PE_12_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_3"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="512" op_0_bw="64">
<![CDATA[
.split:987 %fifo_A_PE_12_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_4"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="512" op_0_bw="64">
<![CDATA[
.split:991 %fifo_A_PE_12_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_5"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="512" op_0_bw="64">
<![CDATA[
.split:995 %fifo_A_PE_12_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_6"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="512" op_0_bw="64">
<![CDATA[
.split:999 %fifo_A_PE_12_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_7"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="512" op_0_bw="64">
<![CDATA[
.split:1003 %fifo_A_PE_12_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_8"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="512" op_0_bw="64">
<![CDATA[
.split:1007 %fifo_A_PE_12_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_9"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="512" op_0_bw="64">
<![CDATA[
.split:1011 %fifo_A_PE_12_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_10"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="512" op_0_bw="64">
<![CDATA[
.split:1015 %fifo_A_PE_12_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_11"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="512" op_0_bw="64">
<![CDATA[
.split:1019 %fifo_A_PE_12_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_12"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="512" op_0_bw="64">
<![CDATA[
.split:1023 %fifo_A_PE_12_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_13"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="512" op_0_bw="64">
<![CDATA[
.split:1027 %fifo_A_PE_12_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_14"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="512" op_0_bw="64">
<![CDATA[
.split:1031 %fifo_A_PE_12_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_15"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="512" op_0_bw="64">
<![CDATA[
.split:1035 %fifo_A_PE_12_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_16"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="512" op_0_bw="64">
<![CDATA[
.split:1039 %fifo_A_PE_13_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_0"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="512" op_0_bw="64">
<![CDATA[
.split:1043 %fifo_A_PE_13_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_1"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="512" op_0_bw="64">
<![CDATA[
.split:1047 %fifo_A_PE_13_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_2"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="512" op_0_bw="64">
<![CDATA[
.split:1051 %fifo_A_PE_13_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_3"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="512" op_0_bw="64">
<![CDATA[
.split:1055 %fifo_A_PE_13_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_4"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="512" op_0_bw="64">
<![CDATA[
.split:1059 %fifo_A_PE_13_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_5"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="512" op_0_bw="64">
<![CDATA[
.split:1063 %fifo_A_PE_13_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_6"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="512" op_0_bw="64">
<![CDATA[
.split:1067 %fifo_A_PE_13_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_7"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="512" op_0_bw="64">
<![CDATA[
.split:1071 %fifo_A_PE_13_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_8"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="512" op_0_bw="64">
<![CDATA[
.split:1075 %fifo_A_PE_13_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_9"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="512" op_0_bw="64">
<![CDATA[
.split:1079 %fifo_A_PE_13_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_10"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="512" op_0_bw="64">
<![CDATA[
.split:1083 %fifo_A_PE_13_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_11"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="512" op_0_bw="64">
<![CDATA[
.split:1087 %fifo_A_PE_13_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_12"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="512" op_0_bw="64">
<![CDATA[
.split:1091 %fifo_A_PE_13_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_13"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="512" op_0_bw="64">
<![CDATA[
.split:1095 %fifo_A_PE_13_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_14"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="512" op_0_bw="64">
<![CDATA[
.split:1099 %fifo_A_PE_13_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_15"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="512" op_0_bw="64">
<![CDATA[
.split:1103 %fifo_A_PE_13_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_13_16"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="512" op_0_bw="64">
<![CDATA[
.split:1107 %fifo_A_PE_14_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_0"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="512" op_0_bw="64">
<![CDATA[
.split:1111 %fifo_A_PE_14_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_1"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="512" op_0_bw="64">
<![CDATA[
.split:1115 %fifo_A_PE_14_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_2"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="512" op_0_bw="64">
<![CDATA[
.split:1119 %fifo_A_PE_14_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_3"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="512" op_0_bw="64">
<![CDATA[
.split:1123 %fifo_A_PE_14_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_4"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="512" op_0_bw="64">
<![CDATA[
.split:1127 %fifo_A_PE_14_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_5"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="512" op_0_bw="64">
<![CDATA[
.split:1131 %fifo_A_PE_14_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_6"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="512" op_0_bw="64">
<![CDATA[
.split:1135 %fifo_A_PE_14_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_7"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="512" op_0_bw="64">
<![CDATA[
.split:1139 %fifo_A_PE_14_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_8"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="512" op_0_bw="64">
<![CDATA[
.split:1143 %fifo_A_PE_14_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_9"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="512" op_0_bw="64">
<![CDATA[
.split:1147 %fifo_A_PE_14_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_10"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="512" op_0_bw="64">
<![CDATA[
.split:1151 %fifo_A_PE_14_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_11"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="512" op_0_bw="64">
<![CDATA[
.split:1155 %fifo_A_PE_14_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_12"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="512" op_0_bw="64">
<![CDATA[
.split:1159 %fifo_A_PE_14_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_13"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="512" op_0_bw="64">
<![CDATA[
.split:1163 %fifo_A_PE_14_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_14"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="512" op_0_bw="64">
<![CDATA[
.split:1167 %fifo_A_PE_14_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_15"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="512" op_0_bw="64">
<![CDATA[
.split:1171 %fifo_A_PE_14_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_14_16"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="512" op_0_bw="64">
<![CDATA[
.split:1175 %fifo_A_PE_15_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_0"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="512" op_0_bw="64">
<![CDATA[
.split:1179 %fifo_A_PE_15_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_1"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="512" op_0_bw="64">
<![CDATA[
.split:1183 %fifo_A_PE_15_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_2"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="512" op_0_bw="64">
<![CDATA[
.split:1187 %fifo_A_PE_15_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_3"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="512" op_0_bw="64">
<![CDATA[
.split:1191 %fifo_A_PE_15_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_4"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="512" op_0_bw="64">
<![CDATA[
.split:1195 %fifo_A_PE_15_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_5"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="512" op_0_bw="64">
<![CDATA[
.split:1199 %fifo_A_PE_15_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_6"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="512" op_0_bw="64">
<![CDATA[
.split:1203 %fifo_A_PE_15_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_7"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="512" op_0_bw="64">
<![CDATA[
.split:1207 %fifo_A_PE_15_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_8"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="512" op_0_bw="64">
<![CDATA[
.split:1211 %fifo_A_PE_15_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_9"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="512" op_0_bw="64">
<![CDATA[
.split:1215 %fifo_A_PE_15_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_10"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="512" op_0_bw="64">
<![CDATA[
.split:1219 %fifo_A_PE_15_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_11"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="512" op_0_bw="64">
<![CDATA[
.split:1223 %fifo_A_PE_15_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_12"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="512" op_0_bw="64">
<![CDATA[
.split:1227 %fifo_A_PE_15_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_13"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="512" op_0_bw="64">
<![CDATA[
.split:1231 %fifo_A_PE_15_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_14"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="512" op_0_bw="64">
<![CDATA[
.split:1235 %fifo_A_PE_15_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_15"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="512" op_0_bw="64">
<![CDATA[
.split:1239 %fifo_A_PE_15_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_15_16"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="512" op_0_bw="64">
<![CDATA[
.split:1243 %fifo_B_PE_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_0"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="512" op_0_bw="64">
<![CDATA[
.split:1247 %fifo_B_PE_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_0"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="512" op_0_bw="64">
<![CDATA[
.split:1251 %fifo_B_PE_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_0"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="512" op_0_bw="64">
<![CDATA[
.split:1255 %fifo_B_PE_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_0"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="512" op_0_bw="64">
<![CDATA[
.split:1259 %fifo_B_PE_4_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_0"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="512" op_0_bw="64">
<![CDATA[
.split:1263 %fifo_B_PE_5_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_0"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="512" op_0_bw="64">
<![CDATA[
.split:1267 %fifo_B_PE_6_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_0"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="512" op_0_bw="64">
<![CDATA[
.split:1271 %fifo_B_PE_7_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_0"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="512" op_0_bw="64">
<![CDATA[
.split:1275 %fifo_B_PE_8_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_0"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="512" op_0_bw="64">
<![CDATA[
.split:1279 %fifo_B_PE_9_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_0"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="512" op_0_bw="64">
<![CDATA[
.split:1283 %fifo_B_PE_10_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_0"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="512" op_0_bw="64">
<![CDATA[
.split:1287 %fifo_B_PE_11_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_0"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="512" op_0_bw="64">
<![CDATA[
.split:1291 %fifo_B_PE_12_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_0"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="512" op_0_bw="64">
<![CDATA[
.split:1295 %fifo_B_PE_13_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_0"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="512" op_0_bw="64">
<![CDATA[
.split:1299 %fifo_B_PE_14_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_0"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="512" op_0_bw="64">
<![CDATA[
.split:1303 %fifo_B_PE_15_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_0"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="512" op_0_bw="64">
<![CDATA[
.split:1307 %fifo_B_PE_16_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_0"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="512" op_0_bw="64">
<![CDATA[
.split:1311 %fifo_B_PE_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_1"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="512" op_0_bw="64">
<![CDATA[
.split:1315 %fifo_B_PE_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_1"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="512" op_0_bw="64">
<![CDATA[
.split:1319 %fifo_B_PE_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_1"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="512" op_0_bw="64">
<![CDATA[
.split:1323 %fifo_B_PE_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_1"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="512" op_0_bw="64">
<![CDATA[
.split:1327 %fifo_B_PE_4_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_1"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="512" op_0_bw="64">
<![CDATA[
.split:1331 %fifo_B_PE_5_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_1"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="512" op_0_bw="64">
<![CDATA[
.split:1335 %fifo_B_PE_6_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_1"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="512" op_0_bw="64">
<![CDATA[
.split:1339 %fifo_B_PE_7_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_1"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="512" op_0_bw="64">
<![CDATA[
.split:1343 %fifo_B_PE_8_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_1"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="512" op_0_bw="64">
<![CDATA[
.split:1347 %fifo_B_PE_9_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_1"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="512" op_0_bw="64">
<![CDATA[
.split:1351 %fifo_B_PE_10_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_1"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="512" op_0_bw="64">
<![CDATA[
.split:1355 %fifo_B_PE_11_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_1"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="512" op_0_bw="64">
<![CDATA[
.split:1359 %fifo_B_PE_12_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_1"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="512" op_0_bw="64">
<![CDATA[
.split:1363 %fifo_B_PE_13_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_1"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="512" op_0_bw="64">
<![CDATA[
.split:1367 %fifo_B_PE_14_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_1"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="512" op_0_bw="64">
<![CDATA[
.split:1371 %fifo_B_PE_15_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_1"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="512" op_0_bw="64">
<![CDATA[
.split:1375 %fifo_B_PE_16_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_1"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="512" op_0_bw="64">
<![CDATA[
.split:1379 %fifo_B_PE_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_2"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="512" op_0_bw="64">
<![CDATA[
.split:1383 %fifo_B_PE_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_2"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="512" op_0_bw="64">
<![CDATA[
.split:1387 %fifo_B_PE_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_2"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="512" op_0_bw="64">
<![CDATA[
.split:1391 %fifo_B_PE_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_2"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="512" op_0_bw="64">
<![CDATA[
.split:1395 %fifo_B_PE_4_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_2"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="512" op_0_bw="64">
<![CDATA[
.split:1399 %fifo_B_PE_5_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_2"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="512" op_0_bw="64">
<![CDATA[
.split:1403 %fifo_B_PE_6_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_2"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="512" op_0_bw="64">
<![CDATA[
.split:1407 %fifo_B_PE_7_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_2"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="512" op_0_bw="64">
<![CDATA[
.split:1411 %fifo_B_PE_8_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_2"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="512" op_0_bw="64">
<![CDATA[
.split:1415 %fifo_B_PE_9_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_2"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="512" op_0_bw="64">
<![CDATA[
.split:1419 %fifo_B_PE_10_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_2"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="512" op_0_bw="64">
<![CDATA[
.split:1423 %fifo_B_PE_11_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_2"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="512" op_0_bw="64">
<![CDATA[
.split:1427 %fifo_B_PE_12_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_2"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="512" op_0_bw="64">
<![CDATA[
.split:1431 %fifo_B_PE_13_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_2"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="512" op_0_bw="64">
<![CDATA[
.split:1435 %fifo_B_PE_14_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_2"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="512" op_0_bw="64">
<![CDATA[
.split:1439 %fifo_B_PE_15_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_2"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="512" op_0_bw="64">
<![CDATA[
.split:1443 %fifo_B_PE_16_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_2"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="512" op_0_bw="64">
<![CDATA[
.split:1447 %fifo_B_PE_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_3"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="512" op_0_bw="64">
<![CDATA[
.split:1451 %fifo_B_PE_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_3"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="512" op_0_bw="64">
<![CDATA[
.split:1455 %fifo_B_PE_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_3"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="512" op_0_bw="64">
<![CDATA[
.split:1459 %fifo_B_PE_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_3"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="512" op_0_bw="64">
<![CDATA[
.split:1463 %fifo_B_PE_4_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_3"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="512" op_0_bw="64">
<![CDATA[
.split:1467 %fifo_B_PE_5_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_3"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="512" op_0_bw="64">
<![CDATA[
.split:1471 %fifo_B_PE_6_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_3"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="512" op_0_bw="64">
<![CDATA[
.split:1475 %fifo_B_PE_7_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_3"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="512" op_0_bw="64">
<![CDATA[
.split:1479 %fifo_B_PE_8_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_3"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="512" op_0_bw="64">
<![CDATA[
.split:1483 %fifo_B_PE_9_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_3"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="512" op_0_bw="64">
<![CDATA[
.split:1487 %fifo_B_PE_10_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_3"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="512" op_0_bw="64">
<![CDATA[
.split:1491 %fifo_B_PE_11_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_3"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="512" op_0_bw="64">
<![CDATA[
.split:1495 %fifo_B_PE_12_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_3"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="512" op_0_bw="64">
<![CDATA[
.split:1499 %fifo_B_PE_13_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_3"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="512" op_0_bw="64">
<![CDATA[
.split:1503 %fifo_B_PE_14_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_3"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="512" op_0_bw="64">
<![CDATA[
.split:1507 %fifo_B_PE_15_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_3"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="512" op_0_bw="64">
<![CDATA[
.split:1511 %fifo_B_PE_16_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_3"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="512" op_0_bw="64">
<![CDATA[
.split:1515 %fifo_B_PE_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_4"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="512" op_0_bw="64">
<![CDATA[
.split:1519 %fifo_B_PE_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_4"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="512" op_0_bw="64">
<![CDATA[
.split:1523 %fifo_B_PE_2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_4"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="512" op_0_bw="64">
<![CDATA[
.split:1527 %fifo_B_PE_3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_4"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="512" op_0_bw="64">
<![CDATA[
.split:1531 %fifo_B_PE_4_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_4"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="512" op_0_bw="64">
<![CDATA[
.split:1535 %fifo_B_PE_5_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_4"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="512" op_0_bw="64">
<![CDATA[
.split:1539 %fifo_B_PE_6_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_4"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="512" op_0_bw="64">
<![CDATA[
.split:1543 %fifo_B_PE_7_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_4"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="512" op_0_bw="64">
<![CDATA[
.split:1547 %fifo_B_PE_8_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_4"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="512" op_0_bw="64">
<![CDATA[
.split:1551 %fifo_B_PE_9_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_4"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="512" op_0_bw="64">
<![CDATA[
.split:1555 %fifo_B_PE_10_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_4"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="512" op_0_bw="64">
<![CDATA[
.split:1559 %fifo_B_PE_11_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_4"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="512" op_0_bw="64">
<![CDATA[
.split:1563 %fifo_B_PE_12_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_4"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="512" op_0_bw="64">
<![CDATA[
.split:1567 %fifo_B_PE_13_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_4"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="512" op_0_bw="64">
<![CDATA[
.split:1571 %fifo_B_PE_14_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_4"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="512" op_0_bw="64">
<![CDATA[
.split:1575 %fifo_B_PE_15_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_4"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="512" op_0_bw="64">
<![CDATA[
.split:1579 %fifo_B_PE_16_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_4"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="512" op_0_bw="64">
<![CDATA[
.split:1583 %fifo_B_PE_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_5"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="512" op_0_bw="64">
<![CDATA[
.split:1587 %fifo_B_PE_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_5"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="512" op_0_bw="64">
<![CDATA[
.split:1591 %fifo_B_PE_2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_5"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="512" op_0_bw="64">
<![CDATA[
.split:1595 %fifo_B_PE_3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_5"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="512" op_0_bw="64">
<![CDATA[
.split:1599 %fifo_B_PE_4_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_5"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="512" op_0_bw="64">
<![CDATA[
.split:1603 %fifo_B_PE_5_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_5"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="512" op_0_bw="64">
<![CDATA[
.split:1607 %fifo_B_PE_6_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_5"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="512" op_0_bw="64">
<![CDATA[
.split:1611 %fifo_B_PE_7_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_5"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="512" op_0_bw="64">
<![CDATA[
.split:1615 %fifo_B_PE_8_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_5"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="512" op_0_bw="64">
<![CDATA[
.split:1619 %fifo_B_PE_9_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_5"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="512" op_0_bw="64">
<![CDATA[
.split:1623 %fifo_B_PE_10_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_5"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="512" op_0_bw="64">
<![CDATA[
.split:1627 %fifo_B_PE_11_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_5"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="512" op_0_bw="64">
<![CDATA[
.split:1631 %fifo_B_PE_12_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_5"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="512" op_0_bw="64">
<![CDATA[
.split:1635 %fifo_B_PE_13_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_5"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="512" op_0_bw="64">
<![CDATA[
.split:1639 %fifo_B_PE_14_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_5"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="512" op_0_bw="64">
<![CDATA[
.split:1643 %fifo_B_PE_15_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_5"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="512" op_0_bw="64">
<![CDATA[
.split:1647 %fifo_B_PE_16_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_5"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="512" op_0_bw="64">
<![CDATA[
.split:1651 %fifo_B_PE_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_6"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="512" op_0_bw="64">
<![CDATA[
.split:1655 %fifo_B_PE_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_6"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="512" op_0_bw="64">
<![CDATA[
.split:1659 %fifo_B_PE_2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_6"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="512" op_0_bw="64">
<![CDATA[
.split:1663 %fifo_B_PE_3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_6"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="512" op_0_bw="64">
<![CDATA[
.split:1667 %fifo_B_PE_4_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_6"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="512" op_0_bw="64">
<![CDATA[
.split:1671 %fifo_B_PE_5_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_6"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="512" op_0_bw="64">
<![CDATA[
.split:1675 %fifo_B_PE_6_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_6"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="512" op_0_bw="64">
<![CDATA[
.split:1679 %fifo_B_PE_7_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_6"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="512" op_0_bw="64">
<![CDATA[
.split:1683 %fifo_B_PE_8_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_6"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="512" op_0_bw="64">
<![CDATA[
.split:1687 %fifo_B_PE_9_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_6"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="512" op_0_bw="64">
<![CDATA[
.split:1691 %fifo_B_PE_10_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_6"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="512" op_0_bw="64">
<![CDATA[
.split:1695 %fifo_B_PE_11_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_6"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="512" op_0_bw="64">
<![CDATA[
.split:1699 %fifo_B_PE_12_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_6"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="512" op_0_bw="64">
<![CDATA[
.split:1703 %fifo_B_PE_13_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_6"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="512" op_0_bw="64">
<![CDATA[
.split:1707 %fifo_B_PE_14_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_6"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="512" op_0_bw="64">
<![CDATA[
.split:1711 %fifo_B_PE_15_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_6"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="512" op_0_bw="64">
<![CDATA[
.split:1715 %fifo_B_PE_16_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_6"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="512" op_0_bw="64">
<![CDATA[
.split:1719 %fifo_B_PE_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_7"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="512" op_0_bw="64">
<![CDATA[
.split:1723 %fifo_B_PE_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_7"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="512" op_0_bw="64">
<![CDATA[
.split:1727 %fifo_B_PE_2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_7"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="512" op_0_bw="64">
<![CDATA[
.split:1731 %fifo_B_PE_3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_7"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="512" op_0_bw="64">
<![CDATA[
.split:1735 %fifo_B_PE_4_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_7"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="512" op_0_bw="64">
<![CDATA[
.split:1739 %fifo_B_PE_5_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_7"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="512" op_0_bw="64">
<![CDATA[
.split:1743 %fifo_B_PE_6_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_7"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="512" op_0_bw="64">
<![CDATA[
.split:1747 %fifo_B_PE_7_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_7"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="512" op_0_bw="64">
<![CDATA[
.split:1751 %fifo_B_PE_8_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_7"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="512" op_0_bw="64">
<![CDATA[
.split:1755 %fifo_B_PE_9_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_7"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="512" op_0_bw="64">
<![CDATA[
.split:1759 %fifo_B_PE_10_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_7"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="512" op_0_bw="64">
<![CDATA[
.split:1763 %fifo_B_PE_11_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_7"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="512" op_0_bw="64">
<![CDATA[
.split:1767 %fifo_B_PE_12_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_7"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="512" op_0_bw="64">
<![CDATA[
.split:1771 %fifo_B_PE_13_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_7"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="512" op_0_bw="64">
<![CDATA[
.split:1775 %fifo_B_PE_14_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_7"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="512" op_0_bw="64">
<![CDATA[
.split:1779 %fifo_B_PE_15_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_7"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="512" op_0_bw="64">
<![CDATA[
.split:1783 %fifo_B_PE_16_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_7"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="512" op_0_bw="64">
<![CDATA[
.split:1787 %fifo_B_PE_0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_8"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="512" op_0_bw="64">
<![CDATA[
.split:1791 %fifo_B_PE_1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_8"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="512" op_0_bw="64">
<![CDATA[
.split:1795 %fifo_B_PE_2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_8"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="512" op_0_bw="64">
<![CDATA[
.split:1799 %fifo_B_PE_3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_8"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="512" op_0_bw="64">
<![CDATA[
.split:1803 %fifo_B_PE_4_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_8"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="512" op_0_bw="64">
<![CDATA[
.split:1807 %fifo_B_PE_5_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_8"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="512" op_0_bw="64">
<![CDATA[
.split:1811 %fifo_B_PE_6_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_8"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="512" op_0_bw="64">
<![CDATA[
.split:1815 %fifo_B_PE_7_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_8"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="512" op_0_bw="64">
<![CDATA[
.split:1819 %fifo_B_PE_8_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_8"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="512" op_0_bw="64">
<![CDATA[
.split:1823 %fifo_B_PE_9_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_8"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="512" op_0_bw="64">
<![CDATA[
.split:1827 %fifo_B_PE_10_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_8"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="512" op_0_bw="64">
<![CDATA[
.split:1831 %fifo_B_PE_11_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_8"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="512" op_0_bw="64">
<![CDATA[
.split:1835 %fifo_B_PE_12_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_8"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="512" op_0_bw="64">
<![CDATA[
.split:1839 %fifo_B_PE_13_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_8"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="512" op_0_bw="64">
<![CDATA[
.split:1843 %fifo_B_PE_14_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_8"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="512" op_0_bw="64">
<![CDATA[
.split:1847 %fifo_B_PE_15_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_8"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="512" op_0_bw="64">
<![CDATA[
.split:1851 %fifo_B_PE_16_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_8"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="512" op_0_bw="64">
<![CDATA[
.split:1855 %fifo_B_PE_0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_9"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="512" op_0_bw="64">
<![CDATA[
.split:1859 %fifo_B_PE_1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_9"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="512" op_0_bw="64">
<![CDATA[
.split:1863 %fifo_B_PE_2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_9"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="512" op_0_bw="64">
<![CDATA[
.split:1867 %fifo_B_PE_3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_9"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="512" op_0_bw="64">
<![CDATA[
.split:1871 %fifo_B_PE_4_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_9"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="512" op_0_bw="64">
<![CDATA[
.split:1875 %fifo_B_PE_5_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_9"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="512" op_0_bw="64">
<![CDATA[
.split:1879 %fifo_B_PE_6_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_9"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="512" op_0_bw="64">
<![CDATA[
.split:1883 %fifo_B_PE_7_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_9"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="512" op_0_bw="64">
<![CDATA[
.split:1887 %fifo_B_PE_8_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_9"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="512" op_0_bw="64">
<![CDATA[
.split:1891 %fifo_B_PE_9_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_9"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="512" op_0_bw="64">
<![CDATA[
.split:1895 %fifo_B_PE_10_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_9"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="512" op_0_bw="64">
<![CDATA[
.split:1899 %fifo_B_PE_11_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_9"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="512" op_0_bw="64">
<![CDATA[
.split:1903 %fifo_B_PE_12_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_9"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="512" op_0_bw="64">
<![CDATA[
.split:1907 %fifo_B_PE_13_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_9"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="512" op_0_bw="64">
<![CDATA[
.split:1911 %fifo_B_PE_14_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_9"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="512" op_0_bw="64">
<![CDATA[
.split:1915 %fifo_B_PE_15_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_9"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="512" op_0_bw="64">
<![CDATA[
.split:1919 %fifo_B_PE_16_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_9"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="512" op_0_bw="64">
<![CDATA[
.split:1923 %fifo_B_PE_0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_10"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="512" op_0_bw="64">
<![CDATA[
.split:1927 %fifo_B_PE_1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_10"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="512" op_0_bw="64">
<![CDATA[
.split:1931 %fifo_B_PE_2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_10"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="512" op_0_bw="64">
<![CDATA[
.split:1935 %fifo_B_PE_3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_10"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="512" op_0_bw="64">
<![CDATA[
.split:1939 %fifo_B_PE_4_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_10"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="512" op_0_bw="64">
<![CDATA[
.split:1943 %fifo_B_PE_5_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_10"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="512" op_0_bw="64">
<![CDATA[
.split:1947 %fifo_B_PE_6_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_10"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="512" op_0_bw="64">
<![CDATA[
.split:1951 %fifo_B_PE_7_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_10"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="512" op_0_bw="64">
<![CDATA[
.split:1955 %fifo_B_PE_8_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_10"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="512" op_0_bw="64">
<![CDATA[
.split:1959 %fifo_B_PE_9_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_10"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="512" op_0_bw="64">
<![CDATA[
.split:1963 %fifo_B_PE_10_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_10"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="512" op_0_bw="64">
<![CDATA[
.split:1967 %fifo_B_PE_11_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_10"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="512" op_0_bw="64">
<![CDATA[
.split:1971 %fifo_B_PE_12_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_10"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="512" op_0_bw="64">
<![CDATA[
.split:1975 %fifo_B_PE_13_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_10"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="512" op_0_bw="64">
<![CDATA[
.split:1979 %fifo_B_PE_14_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_10"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="512" op_0_bw="64">
<![CDATA[
.split:1983 %fifo_B_PE_15_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_10"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="512" op_0_bw="64">
<![CDATA[
.split:1987 %fifo_B_PE_16_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_10"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="512" op_0_bw="64">
<![CDATA[
.split:1991 %fifo_B_PE_0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_11"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="512" op_0_bw="64">
<![CDATA[
.split:1995 %fifo_B_PE_1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_11"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="512" op_0_bw="64">
<![CDATA[
.split:1999 %fifo_B_PE_2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_11"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="512" op_0_bw="64">
<![CDATA[
.split:2003 %fifo_B_PE_3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_11"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="512" op_0_bw="64">
<![CDATA[
.split:2007 %fifo_B_PE_4_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_11"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="512" op_0_bw="64">
<![CDATA[
.split:2011 %fifo_B_PE_5_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_11"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="512" op_0_bw="64">
<![CDATA[
.split:2015 %fifo_B_PE_6_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_11"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="512" op_0_bw="64">
<![CDATA[
.split:2019 %fifo_B_PE_7_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_11"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="512" op_0_bw="64">
<![CDATA[
.split:2023 %fifo_B_PE_8_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_11"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="512" op_0_bw="64">
<![CDATA[
.split:2027 %fifo_B_PE_9_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_11"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="512" op_0_bw="64">
<![CDATA[
.split:2031 %fifo_B_PE_10_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_11"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="512" op_0_bw="64">
<![CDATA[
.split:2035 %fifo_B_PE_11_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_11"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="512" op_0_bw="64">
<![CDATA[
.split:2039 %fifo_B_PE_12_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_11"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="512" op_0_bw="64">
<![CDATA[
.split:2043 %fifo_B_PE_13_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_11"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="512" op_0_bw="64">
<![CDATA[
.split:2047 %fifo_B_PE_14_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_11"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="512" op_0_bw="64">
<![CDATA[
.split:2051 %fifo_B_PE_15_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_11"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="512" op_0_bw="64">
<![CDATA[
.split:2055 %fifo_B_PE_16_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_11"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="512" op_0_bw="64">
<![CDATA[
.split:2059 %fifo_B_PE_0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_12"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="512" op_0_bw="64">
<![CDATA[
.split:2063 %fifo_B_PE_1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_12"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="512" op_0_bw="64">
<![CDATA[
.split:2067 %fifo_B_PE_2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_12"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="512" op_0_bw="64">
<![CDATA[
.split:2071 %fifo_B_PE_3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_12"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="512" op_0_bw="64">
<![CDATA[
.split:2075 %fifo_B_PE_4_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_12"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="512" op_0_bw="64">
<![CDATA[
.split:2079 %fifo_B_PE_5_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_12"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="512" op_0_bw="64">
<![CDATA[
.split:2083 %fifo_B_PE_6_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_12"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="512" op_0_bw="64">
<![CDATA[
.split:2087 %fifo_B_PE_7_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_12"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="512" op_0_bw="64">
<![CDATA[
.split:2091 %fifo_B_PE_8_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_12"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="512" op_0_bw="64">
<![CDATA[
.split:2095 %fifo_B_PE_9_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_12"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="512" op_0_bw="64">
<![CDATA[
.split:2099 %fifo_B_PE_10_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_12"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="512" op_0_bw="64">
<![CDATA[
.split:2103 %fifo_B_PE_11_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_12"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="512" op_0_bw="64">
<![CDATA[
.split:2107 %fifo_B_PE_12_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_12"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="512" op_0_bw="64">
<![CDATA[
.split:2111 %fifo_B_PE_13_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_12"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="512" op_0_bw="64">
<![CDATA[
.split:2115 %fifo_B_PE_14_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_12"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="512" op_0_bw="64">
<![CDATA[
.split:2119 %fifo_B_PE_15_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_12"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="512" op_0_bw="64">
<![CDATA[
.split:2123 %fifo_B_PE_16_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_12"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="512" op_0_bw="64">
<![CDATA[
.split:2127 %fifo_B_PE_0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_13"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="512" op_0_bw="64">
<![CDATA[
.split:2131 %fifo_B_PE_1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_13"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="512" op_0_bw="64">
<![CDATA[
.split:2135 %fifo_B_PE_2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_13"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="512" op_0_bw="64">
<![CDATA[
.split:2139 %fifo_B_PE_3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_13"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="512" op_0_bw="64">
<![CDATA[
.split:2143 %fifo_B_PE_4_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_13"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="512" op_0_bw="64">
<![CDATA[
.split:2147 %fifo_B_PE_5_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_13"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="512" op_0_bw="64">
<![CDATA[
.split:2151 %fifo_B_PE_6_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_13"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="512" op_0_bw="64">
<![CDATA[
.split:2155 %fifo_B_PE_7_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_13"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="512" op_0_bw="64">
<![CDATA[
.split:2159 %fifo_B_PE_8_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_13"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="512" op_0_bw="64">
<![CDATA[
.split:2163 %fifo_B_PE_9_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_13"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="512" op_0_bw="64">
<![CDATA[
.split:2167 %fifo_B_PE_10_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_13"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="512" op_0_bw="64">
<![CDATA[
.split:2171 %fifo_B_PE_11_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_13"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="512" op_0_bw="64">
<![CDATA[
.split:2175 %fifo_B_PE_12_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_13"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="512" op_0_bw="64">
<![CDATA[
.split:2179 %fifo_B_PE_13_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_13"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="512" op_0_bw="64">
<![CDATA[
.split:2183 %fifo_B_PE_14_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_13"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="512" op_0_bw="64">
<![CDATA[
.split:2187 %fifo_B_PE_15_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_13"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="512" op_0_bw="64">
<![CDATA[
.split:2191 %fifo_B_PE_16_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_13"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="512" op_0_bw="64">
<![CDATA[
.split:2195 %fifo_B_PE_0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_14"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="512" op_0_bw="64">
<![CDATA[
.split:2199 %fifo_B_PE_1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_14"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="512" op_0_bw="64">
<![CDATA[
.split:2203 %fifo_B_PE_2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_14"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="512" op_0_bw="64">
<![CDATA[
.split:2207 %fifo_B_PE_3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_14"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="512" op_0_bw="64">
<![CDATA[
.split:2211 %fifo_B_PE_4_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_14"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="512" op_0_bw="64">
<![CDATA[
.split:2215 %fifo_B_PE_5_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_14"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="512" op_0_bw="64">
<![CDATA[
.split:2219 %fifo_B_PE_6_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_14"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="512" op_0_bw="64">
<![CDATA[
.split:2223 %fifo_B_PE_7_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_14"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="512" op_0_bw="64">
<![CDATA[
.split:2227 %fifo_B_PE_8_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_14"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="512" op_0_bw="64">
<![CDATA[
.split:2231 %fifo_B_PE_9_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_14"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="512" op_0_bw="64">
<![CDATA[
.split:2235 %fifo_B_PE_10_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_14"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="512" op_0_bw="64">
<![CDATA[
.split:2239 %fifo_B_PE_11_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_14"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="512" op_0_bw="64">
<![CDATA[
.split:2243 %fifo_B_PE_12_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_14"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="512" op_0_bw="64">
<![CDATA[
.split:2247 %fifo_B_PE_13_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_14"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="512" op_0_bw="64">
<![CDATA[
.split:2251 %fifo_B_PE_14_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_14"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="512" op_0_bw="64">
<![CDATA[
.split:2255 %fifo_B_PE_15_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_14"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="512" op_0_bw="64">
<![CDATA[
.split:2259 %fifo_B_PE_16_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_14"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="512" op_0_bw="64">
<![CDATA[
.split:2263 %fifo_B_PE_0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_15"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="512" op_0_bw="64">
<![CDATA[
.split:2267 %fifo_B_PE_1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_15"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="512" op_0_bw="64">
<![CDATA[
.split:2271 %fifo_B_PE_2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_15"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="512" op_0_bw="64">
<![CDATA[
.split:2275 %fifo_B_PE_3_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_15"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="512" op_0_bw="64">
<![CDATA[
.split:2279 %fifo_B_PE_4_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_15"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="512" op_0_bw="64">
<![CDATA[
.split:2283 %fifo_B_PE_5_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_15"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="512" op_0_bw="64">
<![CDATA[
.split:2287 %fifo_B_PE_6_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_15"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="512" op_0_bw="64">
<![CDATA[
.split:2291 %fifo_B_PE_7_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_15"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="512" op_0_bw="64">
<![CDATA[
.split:2295 %fifo_B_PE_8_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_15"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="512" op_0_bw="64">
<![CDATA[
.split:2299 %fifo_B_PE_9_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_15"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="512" op_0_bw="64">
<![CDATA[
.split:2303 %fifo_B_PE_10_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_15"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="512" op_0_bw="64">
<![CDATA[
.split:2307 %fifo_B_PE_11_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_15"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="512" op_0_bw="64">
<![CDATA[
.split:2311 %fifo_B_PE_12_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_15"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="512" op_0_bw="64">
<![CDATA[
.split:2315 %fifo_B_PE_13_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_15"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="512" op_0_bw="64">
<![CDATA[
.split:2319 %fifo_B_PE_14_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_14_15"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="512" op_0_bw="64">
<![CDATA[
.split:2323 %fifo_B_PE_15_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_15_15"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="512" op_0_bw="64">
<![CDATA[
.split:2327 %fifo_B_PE_16_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_16_15"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="16" op_0_bw="64">
<![CDATA[
.split:2331 %fifo_C_drain_PE_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_0"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="16" op_0_bw="64">
<![CDATA[
.split:2335 %fifo_C_drain_PE_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_0"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="16" op_0_bw="64">
<![CDATA[
.split:2339 %fifo_C_drain_PE_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_0"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="16" op_0_bw="64">
<![CDATA[
.split:2343 %fifo_C_drain_PE_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_0"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="16" op_0_bw="64">
<![CDATA[
.split:2347 %fifo_C_drain_PE_4_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_0"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="16" op_0_bw="64">
<![CDATA[
.split:2351 %fifo_C_drain_PE_5_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_0"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="16" op_0_bw="64">
<![CDATA[
.split:2355 %fifo_C_drain_PE_6_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_0"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="64">
<![CDATA[
.split:2359 %fifo_C_drain_PE_7_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_0"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="16" op_0_bw="64">
<![CDATA[
.split:2363 %fifo_C_drain_PE_8_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_0"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="16" op_0_bw="64">
<![CDATA[
.split:2367 %fifo_C_drain_PE_9_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_0"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="16" op_0_bw="64">
<![CDATA[
.split:2371 %fifo_C_drain_PE_10_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_0"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="16" op_0_bw="64">
<![CDATA[
.split:2375 %fifo_C_drain_PE_11_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_0"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="16" op_0_bw="64">
<![CDATA[
.split:2379 %fifo_C_drain_PE_12_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_0"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="16" op_0_bw="64">
<![CDATA[
.split:2383 %fifo_C_drain_PE_13_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_0"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="16" op_0_bw="64">
<![CDATA[
.split:2387 %fifo_C_drain_PE_14_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_0"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="16" op_0_bw="64">
<![CDATA[
.split:2391 %fifo_C_drain_PE_15_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_0"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="16" op_0_bw="64">
<![CDATA[
.split:2395 %fifo_C_drain_PE_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_1"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="16" op_0_bw="64">
<![CDATA[
.split:2399 %fifo_C_drain_PE_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_1"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="16" op_0_bw="64">
<![CDATA[
.split:2403 %fifo_C_drain_PE_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_1"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="16" op_0_bw="64">
<![CDATA[
.split:2407 %fifo_C_drain_PE_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_1"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="16" op_0_bw="64">
<![CDATA[
.split:2411 %fifo_C_drain_PE_4_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_1"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="64">
<![CDATA[
.split:2415 %fifo_C_drain_PE_5_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_1"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="16" op_0_bw="64">
<![CDATA[
.split:2419 %fifo_C_drain_PE_6_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_1"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="64">
<![CDATA[
.split:2423 %fifo_C_drain_PE_7_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_1"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="16" op_0_bw="64">
<![CDATA[
.split:2427 %fifo_C_drain_PE_8_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_1"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="16" op_0_bw="64">
<![CDATA[
.split:2431 %fifo_C_drain_PE_9_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_1"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="16" op_0_bw="64">
<![CDATA[
.split:2435 %fifo_C_drain_PE_10_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_1"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="16" op_0_bw="64">
<![CDATA[
.split:2439 %fifo_C_drain_PE_11_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_1"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="16" op_0_bw="64">
<![CDATA[
.split:2443 %fifo_C_drain_PE_12_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_1"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="16" op_0_bw="64">
<![CDATA[
.split:2447 %fifo_C_drain_PE_13_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_1"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="16" op_0_bw="64">
<![CDATA[
.split:2451 %fifo_C_drain_PE_14_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_1"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="16" op_0_bw="64">
<![CDATA[
.split:2455 %fifo_C_drain_PE_15_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_1"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="16" op_0_bw="64">
<![CDATA[
.split:2459 %fifo_C_drain_PE_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_2"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="16" op_0_bw="64">
<![CDATA[
.split:2463 %fifo_C_drain_PE_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_2"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="16" op_0_bw="64">
<![CDATA[
.split:2467 %fifo_C_drain_PE_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_2"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="16" op_0_bw="64">
<![CDATA[
.split:2471 %fifo_C_drain_PE_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_2"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="16" op_0_bw="64">
<![CDATA[
.split:2475 %fifo_C_drain_PE_4_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_2"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="16" op_0_bw="64">
<![CDATA[
.split:2479 %fifo_C_drain_PE_5_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_2"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="16" op_0_bw="64">
<![CDATA[
.split:2483 %fifo_C_drain_PE_6_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_2"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="16" op_0_bw="64">
<![CDATA[
.split:2487 %fifo_C_drain_PE_7_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_2"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="16" op_0_bw="64">
<![CDATA[
.split:2491 %fifo_C_drain_PE_8_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_2"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="64">
<![CDATA[
.split:2495 %fifo_C_drain_PE_9_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_2"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="16" op_0_bw="64">
<![CDATA[
.split:2499 %fifo_C_drain_PE_10_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_2"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="16" op_0_bw="64">
<![CDATA[
.split:2503 %fifo_C_drain_PE_11_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_2"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="16" op_0_bw="64">
<![CDATA[
.split:2507 %fifo_C_drain_PE_12_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_2"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="16" op_0_bw="64">
<![CDATA[
.split:2511 %fifo_C_drain_PE_13_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_2"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="16" op_0_bw="64">
<![CDATA[
.split:2515 %fifo_C_drain_PE_14_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_2"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="16" op_0_bw="64">
<![CDATA[
.split:2519 %fifo_C_drain_PE_15_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_2"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="16" op_0_bw="64">
<![CDATA[
.split:2523 %fifo_C_drain_PE_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_3"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="16" op_0_bw="64">
<![CDATA[
.split:2527 %fifo_C_drain_PE_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_3"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="16" op_0_bw="64">
<![CDATA[
.split:2531 %fifo_C_drain_PE_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_3"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="16" op_0_bw="64">
<![CDATA[
.split:2535 %fifo_C_drain_PE_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_3"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="16" op_0_bw="64">
<![CDATA[
.split:2539 %fifo_C_drain_PE_4_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_3"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="16" op_0_bw="64">
<![CDATA[
.split:2543 %fifo_C_drain_PE_5_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_3"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="16" op_0_bw="64">
<![CDATA[
.split:2547 %fifo_C_drain_PE_6_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_3"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="16" op_0_bw="64">
<![CDATA[
.split:2551 %fifo_C_drain_PE_7_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_3"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="64">
<![CDATA[
.split:2555 %fifo_C_drain_PE_8_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_3"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="16" op_0_bw="64">
<![CDATA[
.split:2559 %fifo_C_drain_PE_9_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_3"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="16" op_0_bw="64">
<![CDATA[
.split:2563 %fifo_C_drain_PE_10_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_3"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="64">
<![CDATA[
.split:2567 %fifo_C_drain_PE_11_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_3"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="16" op_0_bw="64">
<![CDATA[
.split:2571 %fifo_C_drain_PE_12_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_3"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="16" op_0_bw="64">
<![CDATA[
.split:2575 %fifo_C_drain_PE_13_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_3"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="16" op_0_bw="64">
<![CDATA[
.split:2579 %fifo_C_drain_PE_14_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_3"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="16" op_0_bw="64">
<![CDATA[
.split:2583 %fifo_C_drain_PE_15_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_3"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="16" op_0_bw="64">
<![CDATA[
.split:2587 %fifo_C_drain_PE_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_4"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="16" op_0_bw="64">
<![CDATA[
.split:2591 %fifo_C_drain_PE_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_4"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="16" op_0_bw="64">
<![CDATA[
.split:2595 %fifo_C_drain_PE_2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_4"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="16" op_0_bw="64">
<![CDATA[
.split:2599 %fifo_C_drain_PE_3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_4"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="16" op_0_bw="64">
<![CDATA[
.split:2603 %fifo_C_drain_PE_4_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_4"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="16" op_0_bw="64">
<![CDATA[
.split:2607 %fifo_C_drain_PE_5_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_4"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="16" op_0_bw="64">
<![CDATA[
.split:2611 %fifo_C_drain_PE_6_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_4"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="16" op_0_bw="64">
<![CDATA[
.split:2615 %fifo_C_drain_PE_7_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_4"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="16" op_0_bw="64">
<![CDATA[
.split:2619 %fifo_C_drain_PE_8_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_4"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="64">
<![CDATA[
.split:2623 %fifo_C_drain_PE_9_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_4"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="16" op_0_bw="64">
<![CDATA[
.split:2627 %fifo_C_drain_PE_10_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_4"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="16" op_0_bw="64">
<![CDATA[
.split:2631 %fifo_C_drain_PE_11_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_4"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="16" op_0_bw="64">
<![CDATA[
.split:2635 %fifo_C_drain_PE_12_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_4"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="16" op_0_bw="64">
<![CDATA[
.split:2639 %fifo_C_drain_PE_13_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_4"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="16" op_0_bw="64">
<![CDATA[
.split:2643 %fifo_C_drain_PE_14_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_4"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="16" op_0_bw="64">
<![CDATA[
.split:2647 %fifo_C_drain_PE_15_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_4"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="16" op_0_bw="64">
<![CDATA[
.split:2651 %fifo_C_drain_PE_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_5"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="16" op_0_bw="64">
<![CDATA[
.split:2655 %fifo_C_drain_PE_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_5"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="16" op_0_bw="64">
<![CDATA[
.split:2659 %fifo_C_drain_PE_2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_5"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="16" op_0_bw="64">
<![CDATA[
.split:2663 %fifo_C_drain_PE_3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_5"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="16" op_0_bw="64">
<![CDATA[
.split:2667 %fifo_C_drain_PE_4_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_5"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="16" op_0_bw="64">
<![CDATA[
.split:2671 %fifo_C_drain_PE_5_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_5"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="16" op_0_bw="64">
<![CDATA[
.split:2675 %fifo_C_drain_PE_6_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_5"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="16" op_0_bw="64">
<![CDATA[
.split:2679 %fifo_C_drain_PE_7_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_5"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="64">
<![CDATA[
.split:2683 %fifo_C_drain_PE_8_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_5"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="16" op_0_bw="64">
<![CDATA[
.split:2687 %fifo_C_drain_PE_9_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_5"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="16" op_0_bw="64">
<![CDATA[
.split:2691 %fifo_C_drain_PE_10_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_5"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="16" op_0_bw="64">
<![CDATA[
.split:2695 %fifo_C_drain_PE_11_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_5"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="16" op_0_bw="64">
<![CDATA[
.split:2699 %fifo_C_drain_PE_12_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_5"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="16" op_0_bw="64">
<![CDATA[
.split:2703 %fifo_C_drain_PE_13_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_5"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="16" op_0_bw="64">
<![CDATA[
.split:2707 %fifo_C_drain_PE_14_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_5"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="16" op_0_bw="64">
<![CDATA[
.split:2711 %fifo_C_drain_PE_15_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_5"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="16" op_0_bw="64">
<![CDATA[
.split:2715 %fifo_C_drain_PE_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_6"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="16" op_0_bw="64">
<![CDATA[
.split:2719 %fifo_C_drain_PE_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_6"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="16" op_0_bw="64">
<![CDATA[
.split:2723 %fifo_C_drain_PE_2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_6"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="16" op_0_bw="64">
<![CDATA[
.split:2727 %fifo_C_drain_PE_3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_6"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="16" op_0_bw="64">
<![CDATA[
.split:2731 %fifo_C_drain_PE_4_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_6"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="16" op_0_bw="64">
<![CDATA[
.split:2735 %fifo_C_drain_PE_5_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_6"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="16" op_0_bw="64">
<![CDATA[
.split:2739 %fifo_C_drain_PE_6_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_6"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="16" op_0_bw="64">
<![CDATA[
.split:2743 %fifo_C_drain_PE_7_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_6"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="64">
<![CDATA[
.split:2747 %fifo_C_drain_PE_8_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_6"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="16" op_0_bw="64">
<![CDATA[
.split:2751 %fifo_C_drain_PE_9_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_6"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="16" op_0_bw="64">
<![CDATA[
.split:2755 %fifo_C_drain_PE_10_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_6"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="16" op_0_bw="64">
<![CDATA[
.split:2759 %fifo_C_drain_PE_11_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_6"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="16" op_0_bw="64">
<![CDATA[
.split:2763 %fifo_C_drain_PE_12_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_6"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="16" op_0_bw="64">
<![CDATA[
.split:2767 %fifo_C_drain_PE_13_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_6"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="16" op_0_bw="64">
<![CDATA[
.split:2771 %fifo_C_drain_PE_14_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_6"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="16" op_0_bw="64">
<![CDATA[
.split:2775 %fifo_C_drain_PE_15_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_6"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="16" op_0_bw="64">
<![CDATA[
.split:2779 %fifo_C_drain_PE_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_7"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="16" op_0_bw="64">
<![CDATA[
.split:2783 %fifo_C_drain_PE_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_7"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="16" op_0_bw="64">
<![CDATA[
.split:2787 %fifo_C_drain_PE_2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_7"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="16" op_0_bw="64">
<![CDATA[
.split:2791 %fifo_C_drain_PE_3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_7"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="16" op_0_bw="64">
<![CDATA[
.split:2795 %fifo_C_drain_PE_4_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_7"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="16" op_0_bw="64">
<![CDATA[
.split:2799 %fifo_C_drain_PE_5_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_7"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="16" op_0_bw="64">
<![CDATA[
.split:2803 %fifo_C_drain_PE_6_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_7"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="16" op_0_bw="64">
<![CDATA[
.split:2807 %fifo_C_drain_PE_7_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_7"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="16" op_0_bw="64">
<![CDATA[
.split:2811 %fifo_C_drain_PE_8_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_7"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="16" op_0_bw="64">
<![CDATA[
.split:2815 %fifo_C_drain_PE_9_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_7"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="64">
<![CDATA[
.split:2819 %fifo_C_drain_PE_10_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_7"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="16" op_0_bw="64">
<![CDATA[
.split:2823 %fifo_C_drain_PE_11_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_7"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="16" op_0_bw="64">
<![CDATA[
.split:2827 %fifo_C_drain_PE_12_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_7"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="16" op_0_bw="64">
<![CDATA[
.split:2831 %fifo_C_drain_PE_13_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_7"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="64">
<![CDATA[
.split:2835 %fifo_C_drain_PE_14_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_7"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="16" op_0_bw="64">
<![CDATA[
.split:2839 %fifo_C_drain_PE_15_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_7"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="16" op_0_bw="64">
<![CDATA[
.split:2843 %fifo_C_drain_PE_0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_8"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="16" op_0_bw="64">
<![CDATA[
.split:2847 %fifo_C_drain_PE_1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_8"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="16" op_0_bw="64">
<![CDATA[
.split:2851 %fifo_C_drain_PE_2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_8"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="16" op_0_bw="64">
<![CDATA[
.split:2855 %fifo_C_drain_PE_3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_8"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="16" op_0_bw="64">
<![CDATA[
.split:2859 %fifo_C_drain_PE_4_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_8"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="16" op_0_bw="64">
<![CDATA[
.split:2863 %fifo_C_drain_PE_5_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_8"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="16" op_0_bw="64">
<![CDATA[
.split:2867 %fifo_C_drain_PE_6_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_8"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="64">
<![CDATA[
.split:2871 %fifo_C_drain_PE_7_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_8"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="64">
<![CDATA[
.split:2875 %fifo_C_drain_PE_8_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_8"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="16" op_0_bw="64">
<![CDATA[
.split:2879 %fifo_C_drain_PE_9_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_8"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="16" op_0_bw="64">
<![CDATA[
.split:2883 %fifo_C_drain_PE_10_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_8"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="16" op_0_bw="64">
<![CDATA[
.split:2887 %fifo_C_drain_PE_11_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_8"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="16" op_0_bw="64">
<![CDATA[
.split:2891 %fifo_C_drain_PE_12_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_8"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="16" op_0_bw="64">
<![CDATA[
.split:2895 %fifo_C_drain_PE_13_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_8"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="16" op_0_bw="64">
<![CDATA[
.split:2899 %fifo_C_drain_PE_14_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_8"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="16" op_0_bw="64">
<![CDATA[
.split:2903 %fifo_C_drain_PE_15_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_8"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="16" op_0_bw="64">
<![CDATA[
.split:2907 %fifo_C_drain_PE_0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_9"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="16" op_0_bw="64">
<![CDATA[
.split:2911 %fifo_C_drain_PE_1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_9"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="16" op_0_bw="64">
<![CDATA[
.split:2915 %fifo_C_drain_PE_2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_9"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="16" op_0_bw="64">
<![CDATA[
.split:2919 %fifo_C_drain_PE_3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_9"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="16" op_0_bw="64">
<![CDATA[
.split:2923 %fifo_C_drain_PE_4_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_9"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="16" op_0_bw="64">
<![CDATA[
.split:2927 %fifo_C_drain_PE_5_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_9"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="16" op_0_bw="64">
<![CDATA[
.split:2931 %fifo_C_drain_PE_6_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_9"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="16" op_0_bw="64">
<![CDATA[
.split:2935 %fifo_C_drain_PE_7_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_9"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="16" op_0_bw="64">
<![CDATA[
.split:2939 %fifo_C_drain_PE_8_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_9"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="16" op_0_bw="64">
<![CDATA[
.split:2943 %fifo_C_drain_PE_9_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_9"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="16" op_0_bw="64">
<![CDATA[
.split:2947 %fifo_C_drain_PE_10_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_9"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="64">
<![CDATA[
.split:2951 %fifo_C_drain_PE_11_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_9"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="16" op_0_bw="64">
<![CDATA[
.split:2955 %fifo_C_drain_PE_12_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_9"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="16" op_0_bw="64">
<![CDATA[
.split:2959 %fifo_C_drain_PE_13_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_9"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="64">
<![CDATA[
.split:2963 %fifo_C_drain_PE_14_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_9"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="16" op_0_bw="64">
<![CDATA[
.split:2967 %fifo_C_drain_PE_15_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_9"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="16" op_0_bw="64">
<![CDATA[
.split:2971 %fifo_C_drain_PE_0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_10"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="16" op_0_bw="64">
<![CDATA[
.split:2975 %fifo_C_drain_PE_1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_10"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="16" op_0_bw="64">
<![CDATA[
.split:2979 %fifo_C_drain_PE_2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_10"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="16" op_0_bw="64">
<![CDATA[
.split:2983 %fifo_C_drain_PE_3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_10"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="16" op_0_bw="64">
<![CDATA[
.split:2987 %fifo_C_drain_PE_4_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_10"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="16" op_0_bw="64">
<![CDATA[
.split:2991 %fifo_C_drain_PE_5_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_10"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="64">
<![CDATA[
.split:2995 %fifo_C_drain_PE_6_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_10"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="16" op_0_bw="64">
<![CDATA[
.split:2999 %fifo_C_drain_PE_7_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_10"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="16" op_0_bw="64">
<![CDATA[
.split:3003 %fifo_C_drain_PE_8_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_10"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="16" op_0_bw="64">
<![CDATA[
.split:3007 %fifo_C_drain_PE_9_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_10"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="16" op_0_bw="64">
<![CDATA[
.split:3011 %fifo_C_drain_PE_10_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_10"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="16" op_0_bw="64">
<![CDATA[
.split:3015 %fifo_C_drain_PE_11_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_10"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="16" op_0_bw="64">
<![CDATA[
.split:3019 %fifo_C_drain_PE_12_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_10"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="16" op_0_bw="64">
<![CDATA[
.split:3023 %fifo_C_drain_PE_13_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_10"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="16" op_0_bw="64">
<![CDATA[
.split:3027 %fifo_C_drain_PE_14_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_10"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="16" op_0_bw="64">
<![CDATA[
.split:3031 %fifo_C_drain_PE_15_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_10"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="16" op_0_bw="64">
<![CDATA[
.split:3035 %fifo_C_drain_PE_0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_11"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="16" op_0_bw="64">
<![CDATA[
.split:3039 %fifo_C_drain_PE_1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_11"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="16" op_0_bw="64">
<![CDATA[
.split:3043 %fifo_C_drain_PE_2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_11"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="16" op_0_bw="64">
<![CDATA[
.split:3047 %fifo_C_drain_PE_3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_11"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="16" op_0_bw="64">
<![CDATA[
.split:3051 %fifo_C_drain_PE_4_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_11"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="16" op_0_bw="64">
<![CDATA[
.split:3055 %fifo_C_drain_PE_5_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_11"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="16" op_0_bw="64">
<![CDATA[
.split:3059 %fifo_C_drain_PE_6_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_11"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="16" op_0_bw="64">
<![CDATA[
.split:3063 %fifo_C_drain_PE_7_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_11"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="16" op_0_bw="64">
<![CDATA[
.split:3067 %fifo_C_drain_PE_8_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_11"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="16" op_0_bw="64">
<![CDATA[
.split:3071 %fifo_C_drain_PE_9_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_11"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="16" op_0_bw="64">
<![CDATA[
.split:3075 %fifo_C_drain_PE_10_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_11"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="16" op_0_bw="64">
<![CDATA[
.split:3079 %fifo_C_drain_PE_11_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_11"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="16" op_0_bw="64">
<![CDATA[
.split:3083 %fifo_C_drain_PE_12_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_11"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="16" op_0_bw="64">
<![CDATA[
.split:3087 %fifo_C_drain_PE_13_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_11"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="16" op_0_bw="64">
<![CDATA[
.split:3091 %fifo_C_drain_PE_14_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_11"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="16" op_0_bw="64">
<![CDATA[
.split:3095 %fifo_C_drain_PE_15_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_11"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="16" op_0_bw="64">
<![CDATA[
.split:3099 %fifo_C_drain_PE_0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_12"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="16" op_0_bw="64">
<![CDATA[
.split:3103 %fifo_C_drain_PE_1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_12"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="16" op_0_bw="64">
<![CDATA[
.split:3107 %fifo_C_drain_PE_2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_12"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="16" op_0_bw="64">
<![CDATA[
.split:3111 %fifo_C_drain_PE_3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_12"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="16" op_0_bw="64">
<![CDATA[
.split:3115 %fifo_C_drain_PE_4_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_12"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="16" op_0_bw="64">
<![CDATA[
.split:3119 %fifo_C_drain_PE_5_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_12"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="16" op_0_bw="64">
<![CDATA[
.split:3123 %fifo_C_drain_PE_6_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_12"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="16" op_0_bw="64">
<![CDATA[
.split:3127 %fifo_C_drain_PE_7_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_12"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="16" op_0_bw="64">
<![CDATA[
.split:3131 %fifo_C_drain_PE_8_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_12"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="16" op_0_bw="64">
<![CDATA[
.split:3135 %fifo_C_drain_PE_9_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_12"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="16" op_0_bw="64">
<![CDATA[
.split:3139 %fifo_C_drain_PE_10_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_12"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="16" op_0_bw="64">
<![CDATA[
.split:3143 %fifo_C_drain_PE_11_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_12"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="16" op_0_bw="64">
<![CDATA[
.split:3147 %fifo_C_drain_PE_12_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_12"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="16" op_0_bw="64">
<![CDATA[
.split:3151 %fifo_C_drain_PE_13_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_12"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="16" op_0_bw="64">
<![CDATA[
.split:3155 %fifo_C_drain_PE_14_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_12"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="16" op_0_bw="64">
<![CDATA[
.split:3159 %fifo_C_drain_PE_15_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_12"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="16" op_0_bw="64">
<![CDATA[
.split:3163 %fifo_C_drain_PE_0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_13"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="16" op_0_bw="64">
<![CDATA[
.split:3167 %fifo_C_drain_PE_1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_13"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="16" op_0_bw="64">
<![CDATA[
.split:3171 %fifo_C_drain_PE_2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_13"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="16" op_0_bw="64">
<![CDATA[
.split:3175 %fifo_C_drain_PE_3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_13"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="16" op_0_bw="64">
<![CDATA[
.split:3179 %fifo_C_drain_PE_4_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_13"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="16" op_0_bw="64">
<![CDATA[
.split:3183 %fifo_C_drain_PE_5_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_13"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="16" op_0_bw="64">
<![CDATA[
.split:3187 %fifo_C_drain_PE_6_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_13"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="16" op_0_bw="64">
<![CDATA[
.split:3191 %fifo_C_drain_PE_7_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_13"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="16" op_0_bw="64">
<![CDATA[
.split:3195 %fifo_C_drain_PE_8_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_13"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="16" op_0_bw="64">
<![CDATA[
.split:3199 %fifo_C_drain_PE_9_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_13"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="16" op_0_bw="64">
<![CDATA[
.split:3203 %fifo_C_drain_PE_10_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_13"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="16" op_0_bw="64">
<![CDATA[
.split:3207 %fifo_C_drain_PE_11_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_13"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="16" op_0_bw="64">
<![CDATA[
.split:3211 %fifo_C_drain_PE_12_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_13"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="16" op_0_bw="64">
<![CDATA[
.split:3215 %fifo_C_drain_PE_13_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_13"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="16" op_0_bw="64">
<![CDATA[
.split:3219 %fifo_C_drain_PE_14_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_13"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="16" op_0_bw="64">
<![CDATA[
.split:3223 %fifo_C_drain_PE_15_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_13"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="16" op_0_bw="64">
<![CDATA[
.split:3227 %fifo_C_drain_PE_0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_14"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="16" op_0_bw="64">
<![CDATA[
.split:3231 %fifo_C_drain_PE_1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_14"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="16" op_0_bw="64">
<![CDATA[
.split:3235 %fifo_C_drain_PE_2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_14"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="16" op_0_bw="64">
<![CDATA[
.split:3239 %fifo_C_drain_PE_3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_14"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="16" op_0_bw="64">
<![CDATA[
.split:3243 %fifo_C_drain_PE_4_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_14"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="16" op_0_bw="64">
<![CDATA[
.split:3247 %fifo_C_drain_PE_5_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_14"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="16" op_0_bw="64">
<![CDATA[
.split:3251 %fifo_C_drain_PE_6_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_14"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="16" op_0_bw="64">
<![CDATA[
.split:3255 %fifo_C_drain_PE_7_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_14"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="16" op_0_bw="64">
<![CDATA[
.split:3259 %fifo_C_drain_PE_8_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_14"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="16" op_0_bw="64">
<![CDATA[
.split:3263 %fifo_C_drain_PE_9_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_14"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="16" op_0_bw="64">
<![CDATA[
.split:3267 %fifo_C_drain_PE_10_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_14"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="16" op_0_bw="64">
<![CDATA[
.split:3271 %fifo_C_drain_PE_11_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_14"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="16" op_0_bw="64">
<![CDATA[
.split:3275 %fifo_C_drain_PE_12_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_14"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="16" op_0_bw="64">
<![CDATA[
.split:3279 %fifo_C_drain_PE_13_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_14"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="16" op_0_bw="64">
<![CDATA[
.split:3283 %fifo_C_drain_PE_14_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_14"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="16" op_0_bw="64">
<![CDATA[
.split:3287 %fifo_C_drain_PE_15_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_14"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="16" op_0_bw="64">
<![CDATA[
.split:3291 %fifo_C_drain_PE_0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_15"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="16" op_0_bw="64">
<![CDATA[
.split:3295 %fifo_C_drain_PE_1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_15"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="16" op_0_bw="64">
<![CDATA[
.split:3299 %fifo_C_drain_PE_2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_15"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="16" op_0_bw="64">
<![CDATA[
.split:3303 %fifo_C_drain_PE_3_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_15"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="16" op_0_bw="64">
<![CDATA[
.split:3307 %fifo_C_drain_PE_4_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_15"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="16" op_0_bw="64">
<![CDATA[
.split:3311 %fifo_C_drain_PE_5_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_15"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="16" op_0_bw="64">
<![CDATA[
.split:3315 %fifo_C_drain_PE_6_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_15"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="16" op_0_bw="64">
<![CDATA[
.split:3319 %fifo_C_drain_PE_7_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_15"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="16" op_0_bw="64">
<![CDATA[
.split:3323 %fifo_C_drain_PE_8_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_15"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="16" op_0_bw="64">
<![CDATA[
.split:3327 %fifo_C_drain_PE_9_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_15"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="16" op_0_bw="64">
<![CDATA[
.split:3331 %fifo_C_drain_PE_10_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_15"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="16" op_0_bw="64">
<![CDATA[
.split:3335 %fifo_C_drain_PE_11_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_15"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="16" op_0_bw="64">
<![CDATA[
.split:3339 %fifo_C_drain_PE_12_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_15"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="16" op_0_bw="64">
<![CDATA[
.split:3343 %fifo_C_drain_PE_13_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_13_15"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="16" op_0_bw="64">
<![CDATA[
.split:3347 %fifo_C_drain_PE_14_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_14_15"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="16" op_0_bw="64">
<![CDATA[
.split:3351 %fifo_C_drain_PE_15_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_15_15"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="256" op_0_bw="64">
<![CDATA[
.split:3355 %fifo_C_drain_C_drain_IO_L1_out_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="256" op_0_bw="64">
<![CDATA[
.split:3359 %fifo_C_drain_C_drain_IO_L1_out_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_1"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="256" op_0_bw="64">
<![CDATA[
.split:3363 %fifo_C_drain_C_drain_IO_L1_out_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_2"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="256" op_0_bw="64">
<![CDATA[
.split:3367 %fifo_C_drain_C_drain_IO_L1_out_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_3"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="256" op_0_bw="64">
<![CDATA[
.split:3371 %fifo_C_drain_C_drain_IO_L1_out_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_4"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="256" op_0_bw="64">
<![CDATA[
.split:3375 %fifo_C_drain_C_drain_IO_L1_out_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_5"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="256" op_0_bw="64">
<![CDATA[
.split:3379 %fifo_C_drain_C_drain_IO_L1_out_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_6"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="256" op_0_bw="64">
<![CDATA[
.split:3383 %fifo_C_drain_C_drain_IO_L1_out_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_7"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="256" op_0_bw="64">
<![CDATA[
.split:3387 %fifo_C_drain_C_drain_IO_L1_out_0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_8"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="256" op_0_bw="64">
<![CDATA[
.split:3391 %fifo_C_drain_C_drain_IO_L1_out_0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_9"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="256" op_0_bw="64">
<![CDATA[
.split:3395 %fifo_C_drain_C_drain_IO_L1_out_0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_10"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="256" op_0_bw="64">
<![CDATA[
.split:3399 %fifo_C_drain_C_drain_IO_L1_out_0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_11"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="256" op_0_bw="64">
<![CDATA[
.split:3403 %fifo_C_drain_C_drain_IO_L1_out_0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_12"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="256" op_0_bw="64">
<![CDATA[
.split:3407 %fifo_C_drain_C_drain_IO_L1_out_0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_13"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="256" op_0_bw="64">
<![CDATA[
.split:3411 %fifo_C_drain_C_drain_IO_L1_out_0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_14"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="256" op_0_bw="64">
<![CDATA[
.split:3415 %fifo_C_drain_C_drain_IO_L1_out_0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_15"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="256" op_0_bw="64">
<![CDATA[
.split:3419 %fifo_C_drain_C_drain_IO_L1_out_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="256" op_0_bw="64">
<![CDATA[
.split:3423 %fifo_C_drain_C_drain_IO_L1_out_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="256" op_0_bw="64">
<![CDATA[
.split:3427 %fifo_C_drain_C_drain_IO_L1_out_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_2"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="256" op_0_bw="64">
<![CDATA[
.split:3431 %fifo_C_drain_C_drain_IO_L1_out_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_3"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="256" op_0_bw="64">
<![CDATA[
.split:3435 %fifo_C_drain_C_drain_IO_L1_out_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_4"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="256" op_0_bw="64">
<![CDATA[
.split:3439 %fifo_C_drain_C_drain_IO_L1_out_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_5"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="256" op_0_bw="64">
<![CDATA[
.split:3443 %fifo_C_drain_C_drain_IO_L1_out_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_6"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="256" op_0_bw="64">
<![CDATA[
.split:3447 %fifo_C_drain_C_drain_IO_L1_out_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_7"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="256" op_0_bw="64">
<![CDATA[
.split:3451 %fifo_C_drain_C_drain_IO_L1_out_1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_8"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="256" op_0_bw="64">
<![CDATA[
.split:3455 %fifo_C_drain_C_drain_IO_L1_out_1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_9"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="256" op_0_bw="64">
<![CDATA[
.split:3459 %fifo_C_drain_C_drain_IO_L1_out_1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_10"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="256" op_0_bw="64">
<![CDATA[
.split:3463 %fifo_C_drain_C_drain_IO_L1_out_1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_11"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="256" op_0_bw="64">
<![CDATA[
.split:3467 %fifo_C_drain_C_drain_IO_L1_out_1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_12"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="256" op_0_bw="64">
<![CDATA[
.split:3471 %fifo_C_drain_C_drain_IO_L1_out_1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_13"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="256" op_0_bw="64">
<![CDATA[
.split:3475 %fifo_C_drain_C_drain_IO_L1_out_1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_14"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="256" op_0_bw="64">
<![CDATA[
.split:3479 %fifo_C_drain_C_drain_IO_L1_out_1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_15"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="256" op_0_bw="64">
<![CDATA[
.split:3483 %fifo_C_drain_C_drain_IO_L1_out_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_0"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="256" op_0_bw="64">
<![CDATA[
.split:3487 %fifo_C_drain_C_drain_IO_L1_out_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_1"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="256" op_0_bw="64">
<![CDATA[
.split:3491 %fifo_C_drain_C_drain_IO_L1_out_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_2"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="256" op_0_bw="64">
<![CDATA[
.split:3495 %fifo_C_drain_C_drain_IO_L1_out_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_3"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="256" op_0_bw="64">
<![CDATA[
.split:3499 %fifo_C_drain_C_drain_IO_L1_out_2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_4"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="256" op_0_bw="64">
<![CDATA[
.split:3503 %fifo_C_drain_C_drain_IO_L1_out_2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_5"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="256" op_0_bw="64">
<![CDATA[
.split:3507 %fifo_C_drain_C_drain_IO_L1_out_2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_6"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="256" op_0_bw="64">
<![CDATA[
.split:3511 %fifo_C_drain_C_drain_IO_L1_out_2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_7"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="256" op_0_bw="64">
<![CDATA[
.split:3515 %fifo_C_drain_C_drain_IO_L1_out_2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_8"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="256" op_0_bw="64">
<![CDATA[
.split:3519 %fifo_C_drain_C_drain_IO_L1_out_2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_9"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="256" op_0_bw="64">
<![CDATA[
.split:3523 %fifo_C_drain_C_drain_IO_L1_out_2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_10"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="256" op_0_bw="64">
<![CDATA[
.split:3527 %fifo_C_drain_C_drain_IO_L1_out_2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_11"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="256" op_0_bw="64">
<![CDATA[
.split:3531 %fifo_C_drain_C_drain_IO_L1_out_2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_12"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="256" op_0_bw="64">
<![CDATA[
.split:3535 %fifo_C_drain_C_drain_IO_L1_out_2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_13"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="256" op_0_bw="64">
<![CDATA[
.split:3539 %fifo_C_drain_C_drain_IO_L1_out_2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_14"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="256" op_0_bw="64">
<![CDATA[
.split:3543 %fifo_C_drain_C_drain_IO_L1_out_2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_15"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="256" op_0_bw="64">
<![CDATA[
.split:3547 %fifo_C_drain_C_drain_IO_L1_out_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_0"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="256" op_0_bw="64">
<![CDATA[
.split:3551 %fifo_C_drain_C_drain_IO_L1_out_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_1"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="256" op_0_bw="64">
<![CDATA[
.split:3555 %fifo_C_drain_C_drain_IO_L1_out_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_2"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="256" op_0_bw="64">
<![CDATA[
.split:3559 %fifo_C_drain_C_drain_IO_L1_out_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_3"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="256" op_0_bw="64">
<![CDATA[
.split:3563 %fifo_C_drain_C_drain_IO_L1_out_3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_4"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="256" op_0_bw="64">
<![CDATA[
.split:3567 %fifo_C_drain_C_drain_IO_L1_out_3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_5"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="256" op_0_bw="64">
<![CDATA[
.split:3571 %fifo_C_drain_C_drain_IO_L1_out_3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_6"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="256" op_0_bw="64">
<![CDATA[
.split:3575 %fifo_C_drain_C_drain_IO_L1_out_3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_7"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="256" op_0_bw="64">
<![CDATA[
.split:3579 %fifo_C_drain_C_drain_IO_L1_out_3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_8"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="256" op_0_bw="64">
<![CDATA[
.split:3583 %fifo_C_drain_C_drain_IO_L1_out_3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_9"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="256" op_0_bw="64">
<![CDATA[
.split:3587 %fifo_C_drain_C_drain_IO_L1_out_3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_10"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="256" op_0_bw="64">
<![CDATA[
.split:3591 %fifo_C_drain_C_drain_IO_L1_out_3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_11"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="256" op_0_bw="64">
<![CDATA[
.split:3595 %fifo_C_drain_C_drain_IO_L1_out_3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_12"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="256" op_0_bw="64">
<![CDATA[
.split:3599 %fifo_C_drain_C_drain_IO_L1_out_3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_13"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="256" op_0_bw="64">
<![CDATA[
.split:3603 %fifo_C_drain_C_drain_IO_L1_out_3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_14"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="256" op_0_bw="64">
<![CDATA[
.split:3607 %fifo_C_drain_C_drain_IO_L1_out_3_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_15"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="256" op_0_bw="64">
<![CDATA[
.split:3611 %fifo_C_drain_C_drain_IO_L1_out_4_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_0"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="256" op_0_bw="64">
<![CDATA[
.split:3615 %fifo_C_drain_C_drain_IO_L1_out_4_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_1"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="256" op_0_bw="64">
<![CDATA[
.split:3619 %fifo_C_drain_C_drain_IO_L1_out_4_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_2"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="256" op_0_bw="64">
<![CDATA[
.split:3623 %fifo_C_drain_C_drain_IO_L1_out_4_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_3"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="256" op_0_bw="64">
<![CDATA[
.split:3627 %fifo_C_drain_C_drain_IO_L1_out_4_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_4"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="256" op_0_bw="64">
<![CDATA[
.split:3631 %fifo_C_drain_C_drain_IO_L1_out_4_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_5"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="256" op_0_bw="64">
<![CDATA[
.split:3635 %fifo_C_drain_C_drain_IO_L1_out_4_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_6"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="256" op_0_bw="64">
<![CDATA[
.split:3639 %fifo_C_drain_C_drain_IO_L1_out_4_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_7"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="256" op_0_bw="64">
<![CDATA[
.split:3643 %fifo_C_drain_C_drain_IO_L1_out_4_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_8"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="256" op_0_bw="64">
<![CDATA[
.split:3647 %fifo_C_drain_C_drain_IO_L1_out_4_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_9"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="256" op_0_bw="64">
<![CDATA[
.split:3651 %fifo_C_drain_C_drain_IO_L1_out_4_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_10"/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="256" op_0_bw="64">
<![CDATA[
.split:3655 %fifo_C_drain_C_drain_IO_L1_out_4_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_11"/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="256" op_0_bw="64">
<![CDATA[
.split:3659 %fifo_C_drain_C_drain_IO_L1_out_4_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_12"/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="256" op_0_bw="64">
<![CDATA[
.split:3663 %fifo_C_drain_C_drain_IO_L1_out_4_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_13"/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="256" op_0_bw="64">
<![CDATA[
.split:3667 %fifo_C_drain_C_drain_IO_L1_out_4_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_14"/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="256" op_0_bw="64">
<![CDATA[
.split:3671 %fifo_C_drain_C_drain_IO_L1_out_4_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_15"/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="256" op_0_bw="64">
<![CDATA[
.split:3675 %fifo_C_drain_C_drain_IO_L1_out_5_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_0"/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="256" op_0_bw="64">
<![CDATA[
.split:3679 %fifo_C_drain_C_drain_IO_L1_out_5_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_1"/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="256" op_0_bw="64">
<![CDATA[
.split:3683 %fifo_C_drain_C_drain_IO_L1_out_5_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_2"/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="256" op_0_bw="64">
<![CDATA[
.split:3687 %fifo_C_drain_C_drain_IO_L1_out_5_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_3"/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="256" op_0_bw="64">
<![CDATA[
.split:3691 %fifo_C_drain_C_drain_IO_L1_out_5_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_4"/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="256" op_0_bw="64">
<![CDATA[
.split:3695 %fifo_C_drain_C_drain_IO_L1_out_5_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_5"/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="256" op_0_bw="64">
<![CDATA[
.split:3699 %fifo_C_drain_C_drain_IO_L1_out_5_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_6"/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="256" op_0_bw="64">
<![CDATA[
.split:3703 %fifo_C_drain_C_drain_IO_L1_out_5_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_7"/></StgValue>
</operation>

<operation id="1064" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="256" op_0_bw="64">
<![CDATA[
.split:3707 %fifo_C_drain_C_drain_IO_L1_out_5_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_8"/></StgValue>
</operation>

<operation id="1065" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="256" op_0_bw="64">
<![CDATA[
.split:3711 %fifo_C_drain_C_drain_IO_L1_out_5_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_9"/></StgValue>
</operation>

<operation id="1066" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="256" op_0_bw="64">
<![CDATA[
.split:3715 %fifo_C_drain_C_drain_IO_L1_out_5_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_10"/></StgValue>
</operation>

<operation id="1067" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="256" op_0_bw="64">
<![CDATA[
.split:3719 %fifo_C_drain_C_drain_IO_L1_out_5_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_11"/></StgValue>
</operation>

<operation id="1068" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="256" op_0_bw="64">
<![CDATA[
.split:3723 %fifo_C_drain_C_drain_IO_L1_out_5_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_12"/></StgValue>
</operation>

<operation id="1069" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="256" op_0_bw="64">
<![CDATA[
.split:3727 %fifo_C_drain_C_drain_IO_L1_out_5_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_13"/></StgValue>
</operation>

<operation id="1070" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="256" op_0_bw="64">
<![CDATA[
.split:3731 %fifo_C_drain_C_drain_IO_L1_out_5_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_14"/></StgValue>
</operation>

<operation id="1071" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="256" op_0_bw="64">
<![CDATA[
.split:3735 %fifo_C_drain_C_drain_IO_L1_out_5_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_15"/></StgValue>
</operation>

<operation id="1072" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="256" op_0_bw="64">
<![CDATA[
.split:3739 %fifo_C_drain_C_drain_IO_L1_out_6_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_0"/></StgValue>
</operation>

<operation id="1073" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="256" op_0_bw="64">
<![CDATA[
.split:3743 %fifo_C_drain_C_drain_IO_L1_out_6_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_1"/></StgValue>
</operation>

<operation id="1074" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="256" op_0_bw="64">
<![CDATA[
.split:3747 %fifo_C_drain_C_drain_IO_L1_out_6_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_2"/></StgValue>
</operation>

<operation id="1075" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="256" op_0_bw="64">
<![CDATA[
.split:3751 %fifo_C_drain_C_drain_IO_L1_out_6_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_3"/></StgValue>
</operation>

<operation id="1076" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="256" op_0_bw="64">
<![CDATA[
.split:3755 %fifo_C_drain_C_drain_IO_L1_out_6_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_4"/></StgValue>
</operation>

<operation id="1077" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="256" op_0_bw="64">
<![CDATA[
.split:3759 %fifo_C_drain_C_drain_IO_L1_out_6_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_5"/></StgValue>
</operation>

<operation id="1078" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="256" op_0_bw="64">
<![CDATA[
.split:3763 %fifo_C_drain_C_drain_IO_L1_out_6_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_6"/></StgValue>
</operation>

<operation id="1079" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="256" op_0_bw="64">
<![CDATA[
.split:3767 %fifo_C_drain_C_drain_IO_L1_out_6_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_7"/></StgValue>
</operation>

<operation id="1080" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="256" op_0_bw="64">
<![CDATA[
.split:3771 %fifo_C_drain_C_drain_IO_L1_out_6_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_8"/></StgValue>
</operation>

<operation id="1081" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="256" op_0_bw="64">
<![CDATA[
.split:3775 %fifo_C_drain_C_drain_IO_L1_out_6_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_9"/></StgValue>
</operation>

<operation id="1082" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="256" op_0_bw="64">
<![CDATA[
.split:3779 %fifo_C_drain_C_drain_IO_L1_out_6_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_10"/></StgValue>
</operation>

<operation id="1083" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="256" op_0_bw="64">
<![CDATA[
.split:3783 %fifo_C_drain_C_drain_IO_L1_out_6_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_11"/></StgValue>
</operation>

<operation id="1084" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="256" op_0_bw="64">
<![CDATA[
.split:3787 %fifo_C_drain_C_drain_IO_L1_out_6_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_12"/></StgValue>
</operation>

<operation id="1085" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="256" op_0_bw="64">
<![CDATA[
.split:3791 %fifo_C_drain_C_drain_IO_L1_out_6_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_13"/></StgValue>
</operation>

<operation id="1086" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="256" op_0_bw="64">
<![CDATA[
.split:3795 %fifo_C_drain_C_drain_IO_L1_out_6_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_14"/></StgValue>
</operation>

<operation id="1087" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="256" op_0_bw="64">
<![CDATA[
.split:3799 %fifo_C_drain_C_drain_IO_L1_out_6_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_15"/></StgValue>
</operation>

<operation id="1088" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="256" op_0_bw="64">
<![CDATA[
.split:3803 %fifo_C_drain_C_drain_IO_L1_out_7_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_0"/></StgValue>
</operation>

<operation id="1089" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="256" op_0_bw="64">
<![CDATA[
.split:3807 %fifo_C_drain_C_drain_IO_L1_out_7_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_1"/></StgValue>
</operation>

<operation id="1090" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="256" op_0_bw="64">
<![CDATA[
.split:3811 %fifo_C_drain_C_drain_IO_L1_out_7_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_2"/></StgValue>
</operation>

<operation id="1091" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="256" op_0_bw="64">
<![CDATA[
.split:3815 %fifo_C_drain_C_drain_IO_L1_out_7_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_3"/></StgValue>
</operation>

<operation id="1092" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="256" op_0_bw="64">
<![CDATA[
.split:3819 %fifo_C_drain_C_drain_IO_L1_out_7_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_4"/></StgValue>
</operation>

<operation id="1093" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="256" op_0_bw="64">
<![CDATA[
.split:3823 %fifo_C_drain_C_drain_IO_L1_out_7_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_5"/></StgValue>
</operation>

<operation id="1094" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="256" op_0_bw="64">
<![CDATA[
.split:3827 %fifo_C_drain_C_drain_IO_L1_out_7_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_6"/></StgValue>
</operation>

<operation id="1095" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="256" op_0_bw="64">
<![CDATA[
.split:3831 %fifo_C_drain_C_drain_IO_L1_out_7_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_7"/></StgValue>
</operation>

<operation id="1096" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="256" op_0_bw="64">
<![CDATA[
.split:3835 %fifo_C_drain_C_drain_IO_L1_out_7_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_8"/></StgValue>
</operation>

<operation id="1097" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="256" op_0_bw="64">
<![CDATA[
.split:3839 %fifo_C_drain_C_drain_IO_L1_out_7_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_9"/></StgValue>
</operation>

<operation id="1098" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="256" op_0_bw="64">
<![CDATA[
.split:3843 %fifo_C_drain_C_drain_IO_L1_out_7_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_10"/></StgValue>
</operation>

<operation id="1099" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="256" op_0_bw="64">
<![CDATA[
.split:3847 %fifo_C_drain_C_drain_IO_L1_out_7_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_11"/></StgValue>
</operation>

<operation id="1100" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="256" op_0_bw="64">
<![CDATA[
.split:3851 %fifo_C_drain_C_drain_IO_L1_out_7_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_12"/></StgValue>
</operation>

<operation id="1101" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="256" op_0_bw="64">
<![CDATA[
.split:3855 %fifo_C_drain_C_drain_IO_L1_out_7_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_13"/></StgValue>
</operation>

<operation id="1102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="256" op_0_bw="64">
<![CDATA[
.split:3859 %fifo_C_drain_C_drain_IO_L1_out_7_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_14"/></StgValue>
</operation>

<operation id="1103" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="256" op_0_bw="64">
<![CDATA[
.split:3863 %fifo_C_drain_C_drain_IO_L1_out_7_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_15"/></StgValue>
</operation>

<operation id="1104" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="256" op_0_bw="64">
<![CDATA[
.split:3867 %fifo_C_drain_C_drain_IO_L1_out_8_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_0"/></StgValue>
</operation>

<operation id="1105" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="256" op_0_bw="64">
<![CDATA[
.split:3871 %fifo_C_drain_C_drain_IO_L1_out_8_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_1"/></StgValue>
</operation>

<operation id="1106" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="256" op_0_bw="64">
<![CDATA[
.split:3875 %fifo_C_drain_C_drain_IO_L1_out_8_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_2"/></StgValue>
</operation>

<operation id="1107" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="256" op_0_bw="64">
<![CDATA[
.split:3879 %fifo_C_drain_C_drain_IO_L1_out_8_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_3"/></StgValue>
</operation>

<operation id="1108" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="256" op_0_bw="64">
<![CDATA[
.split:3883 %fifo_C_drain_C_drain_IO_L1_out_8_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_4"/></StgValue>
</operation>

<operation id="1109" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="256" op_0_bw="64">
<![CDATA[
.split:3887 %fifo_C_drain_C_drain_IO_L1_out_8_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_5"/></StgValue>
</operation>

<operation id="1110" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="256" op_0_bw="64">
<![CDATA[
.split:3891 %fifo_C_drain_C_drain_IO_L1_out_8_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_6"/></StgValue>
</operation>

<operation id="1111" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="256" op_0_bw="64">
<![CDATA[
.split:3895 %fifo_C_drain_C_drain_IO_L1_out_8_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_7"/></StgValue>
</operation>

<operation id="1112" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="256" op_0_bw="64">
<![CDATA[
.split:3899 %fifo_C_drain_C_drain_IO_L1_out_8_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_8"/></StgValue>
</operation>

<operation id="1113" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="256" op_0_bw="64">
<![CDATA[
.split:3903 %fifo_C_drain_C_drain_IO_L1_out_8_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_9"/></StgValue>
</operation>

<operation id="1114" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="256" op_0_bw="64">
<![CDATA[
.split:3907 %fifo_C_drain_C_drain_IO_L1_out_8_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_10"/></StgValue>
</operation>

<operation id="1115" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="256" op_0_bw="64">
<![CDATA[
.split:3911 %fifo_C_drain_C_drain_IO_L1_out_8_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_11"/></StgValue>
</operation>

<operation id="1116" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="256" op_0_bw="64">
<![CDATA[
.split:3915 %fifo_C_drain_C_drain_IO_L1_out_8_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_12"/></StgValue>
</operation>

<operation id="1117" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="256" op_0_bw="64">
<![CDATA[
.split:3919 %fifo_C_drain_C_drain_IO_L1_out_8_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_13"/></StgValue>
</operation>

<operation id="1118" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="256" op_0_bw="64">
<![CDATA[
.split:3923 %fifo_C_drain_C_drain_IO_L1_out_8_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_14"/></StgValue>
</operation>

<operation id="1119" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="256" op_0_bw="64">
<![CDATA[
.split:3927 %fifo_C_drain_C_drain_IO_L1_out_8_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_8_15"/></StgValue>
</operation>

<operation id="1120" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="256" op_0_bw="64">
<![CDATA[
.split:3931 %fifo_C_drain_C_drain_IO_L1_out_9_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_0"/></StgValue>
</operation>

<operation id="1121" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="256" op_0_bw="64">
<![CDATA[
.split:3935 %fifo_C_drain_C_drain_IO_L1_out_9_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_1"/></StgValue>
</operation>

<operation id="1122" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="256" op_0_bw="64">
<![CDATA[
.split:3939 %fifo_C_drain_C_drain_IO_L1_out_9_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_2"/></StgValue>
</operation>

<operation id="1123" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="256" op_0_bw="64">
<![CDATA[
.split:3943 %fifo_C_drain_C_drain_IO_L1_out_9_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_3"/></StgValue>
</operation>

<operation id="1124" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="256" op_0_bw="64">
<![CDATA[
.split:3947 %fifo_C_drain_C_drain_IO_L1_out_9_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_4"/></StgValue>
</operation>

<operation id="1125" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="256" op_0_bw="64">
<![CDATA[
.split:3951 %fifo_C_drain_C_drain_IO_L1_out_9_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_5"/></StgValue>
</operation>

<operation id="1126" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="256" op_0_bw="64">
<![CDATA[
.split:3955 %fifo_C_drain_C_drain_IO_L1_out_9_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_6"/></StgValue>
</operation>

<operation id="1127" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="256" op_0_bw="64">
<![CDATA[
.split:3959 %fifo_C_drain_C_drain_IO_L1_out_9_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_7"/></StgValue>
</operation>

<operation id="1128" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="256" op_0_bw="64">
<![CDATA[
.split:3963 %fifo_C_drain_C_drain_IO_L1_out_9_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_8"/></StgValue>
</operation>

<operation id="1129" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="256" op_0_bw="64">
<![CDATA[
.split:3967 %fifo_C_drain_C_drain_IO_L1_out_9_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_9"/></StgValue>
</operation>

<operation id="1130" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="256" op_0_bw="64">
<![CDATA[
.split:3971 %fifo_C_drain_C_drain_IO_L1_out_9_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_10"/></StgValue>
</operation>

<operation id="1131" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="256" op_0_bw="64">
<![CDATA[
.split:3975 %fifo_C_drain_C_drain_IO_L1_out_9_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_11"/></StgValue>
</operation>

<operation id="1132" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="256" op_0_bw="64">
<![CDATA[
.split:3979 %fifo_C_drain_C_drain_IO_L1_out_9_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_12"/></StgValue>
</operation>

<operation id="1133" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="256" op_0_bw="64">
<![CDATA[
.split:3983 %fifo_C_drain_C_drain_IO_L1_out_9_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_13"/></StgValue>
</operation>

<operation id="1134" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="256" op_0_bw="64">
<![CDATA[
.split:3987 %fifo_C_drain_C_drain_IO_L1_out_9_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_14"/></StgValue>
</operation>

<operation id="1135" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="256" op_0_bw="64">
<![CDATA[
.split:3991 %fifo_C_drain_C_drain_IO_L1_out_9_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_9_15"/></StgValue>
</operation>

<operation id="1136" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="256" op_0_bw="64">
<![CDATA[
.split:3995 %fifo_C_drain_C_drain_IO_L1_out_10_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_0"/></StgValue>
</operation>

<operation id="1137" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="256" op_0_bw="64">
<![CDATA[
.split:3999 %fifo_C_drain_C_drain_IO_L1_out_10_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_1"/></StgValue>
</operation>

<operation id="1138" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="256" op_0_bw="64">
<![CDATA[
.split:4003 %fifo_C_drain_C_drain_IO_L1_out_10_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_2"/></StgValue>
</operation>

<operation id="1139" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="256" op_0_bw="64">
<![CDATA[
.split:4007 %fifo_C_drain_C_drain_IO_L1_out_10_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_3"/></StgValue>
</operation>

<operation id="1140" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="256" op_0_bw="64">
<![CDATA[
.split:4011 %fifo_C_drain_C_drain_IO_L1_out_10_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_4"/></StgValue>
</operation>

<operation id="1141" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="256" op_0_bw="64">
<![CDATA[
.split:4015 %fifo_C_drain_C_drain_IO_L1_out_10_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_5"/></StgValue>
</operation>

<operation id="1142" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="256" op_0_bw="64">
<![CDATA[
.split:4019 %fifo_C_drain_C_drain_IO_L1_out_10_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_6"/></StgValue>
</operation>

<operation id="1143" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="256" op_0_bw="64">
<![CDATA[
.split:4023 %fifo_C_drain_C_drain_IO_L1_out_10_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_7"/></StgValue>
</operation>

<operation id="1144" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="256" op_0_bw="64">
<![CDATA[
.split:4027 %fifo_C_drain_C_drain_IO_L1_out_10_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_8"/></StgValue>
</operation>

<operation id="1145" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="256" op_0_bw="64">
<![CDATA[
.split:4031 %fifo_C_drain_C_drain_IO_L1_out_10_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_9"/></StgValue>
</operation>

<operation id="1146" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="256" op_0_bw="64">
<![CDATA[
.split:4035 %fifo_C_drain_C_drain_IO_L1_out_10_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_10"/></StgValue>
</operation>

<operation id="1147" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="256" op_0_bw="64">
<![CDATA[
.split:4039 %fifo_C_drain_C_drain_IO_L1_out_10_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_11"/></StgValue>
</operation>

<operation id="1148" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="256" op_0_bw="64">
<![CDATA[
.split:4043 %fifo_C_drain_C_drain_IO_L1_out_10_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_12"/></StgValue>
</operation>

<operation id="1149" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="256" op_0_bw="64">
<![CDATA[
.split:4047 %fifo_C_drain_C_drain_IO_L1_out_10_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_13"/></StgValue>
</operation>

<operation id="1150" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="256" op_0_bw="64">
<![CDATA[
.split:4051 %fifo_C_drain_C_drain_IO_L1_out_10_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_14"/></StgValue>
</operation>

<operation id="1151" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="256" op_0_bw="64">
<![CDATA[
.split:4055 %fifo_C_drain_C_drain_IO_L1_out_10_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_10_15"/></StgValue>
</operation>

<operation id="1152" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="256" op_0_bw="64">
<![CDATA[
.split:4059 %fifo_C_drain_C_drain_IO_L1_out_11_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_0"/></StgValue>
</operation>

<operation id="1153" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="256" op_0_bw="64">
<![CDATA[
.split:4063 %fifo_C_drain_C_drain_IO_L1_out_11_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_1"/></StgValue>
</operation>

<operation id="1154" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="256" op_0_bw="64">
<![CDATA[
.split:4067 %fifo_C_drain_C_drain_IO_L1_out_11_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_2"/></StgValue>
</operation>

<operation id="1155" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="256" op_0_bw="64">
<![CDATA[
.split:4071 %fifo_C_drain_C_drain_IO_L1_out_11_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_3"/></StgValue>
</operation>

<operation id="1156" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="256" op_0_bw="64">
<![CDATA[
.split:4075 %fifo_C_drain_C_drain_IO_L1_out_11_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_4"/></StgValue>
</operation>

<operation id="1157" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="256" op_0_bw="64">
<![CDATA[
.split:4079 %fifo_C_drain_C_drain_IO_L1_out_11_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_5"/></StgValue>
</operation>

<operation id="1158" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="256" op_0_bw="64">
<![CDATA[
.split:4083 %fifo_C_drain_C_drain_IO_L1_out_11_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_6"/></StgValue>
</operation>

<operation id="1159" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="256" op_0_bw="64">
<![CDATA[
.split:4087 %fifo_C_drain_C_drain_IO_L1_out_11_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_7"/></StgValue>
</operation>

<operation id="1160" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="256" op_0_bw="64">
<![CDATA[
.split:4091 %fifo_C_drain_C_drain_IO_L1_out_11_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_8"/></StgValue>
</operation>

<operation id="1161" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="256" op_0_bw="64">
<![CDATA[
.split:4095 %fifo_C_drain_C_drain_IO_L1_out_11_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_9"/></StgValue>
</operation>

<operation id="1162" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="256" op_0_bw="64">
<![CDATA[
.split:4099 %fifo_C_drain_C_drain_IO_L1_out_11_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_10"/></StgValue>
</operation>

<operation id="1163" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="256" op_0_bw="64">
<![CDATA[
.split:4103 %fifo_C_drain_C_drain_IO_L1_out_11_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_11"/></StgValue>
</operation>

<operation id="1164" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="256" op_0_bw="64">
<![CDATA[
.split:4107 %fifo_C_drain_C_drain_IO_L1_out_11_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_12"/></StgValue>
</operation>

<operation id="1165" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="256" op_0_bw="64">
<![CDATA[
.split:4111 %fifo_C_drain_C_drain_IO_L1_out_11_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_13"/></StgValue>
</operation>

<operation id="1166" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="256" op_0_bw="64">
<![CDATA[
.split:4115 %fifo_C_drain_C_drain_IO_L1_out_11_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_14"/></StgValue>
</operation>

<operation id="1167" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="256" op_0_bw="64">
<![CDATA[
.split:4119 %fifo_C_drain_C_drain_IO_L1_out_11_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_11_15"/></StgValue>
</operation>

<operation id="1168" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="256" op_0_bw="64">
<![CDATA[
.split:4123 %fifo_C_drain_C_drain_IO_L1_out_12_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_0"/></StgValue>
</operation>

<operation id="1169" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="256" op_0_bw="64">
<![CDATA[
.split:4127 %fifo_C_drain_C_drain_IO_L1_out_12_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_1"/></StgValue>
</operation>

<operation id="1170" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="256" op_0_bw="64">
<![CDATA[
.split:4131 %fifo_C_drain_C_drain_IO_L1_out_12_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_2"/></StgValue>
</operation>

<operation id="1171" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="256" op_0_bw="64">
<![CDATA[
.split:4135 %fifo_C_drain_C_drain_IO_L1_out_12_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_3"/></StgValue>
</operation>

<operation id="1172" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="256" op_0_bw="64">
<![CDATA[
.split:4139 %fifo_C_drain_C_drain_IO_L1_out_12_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_4"/></StgValue>
</operation>

<operation id="1173" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="256" op_0_bw="64">
<![CDATA[
.split:4143 %fifo_C_drain_C_drain_IO_L1_out_12_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_5"/></StgValue>
</operation>

<operation id="1174" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="256" op_0_bw="64">
<![CDATA[
.split:4147 %fifo_C_drain_C_drain_IO_L1_out_12_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_6"/></StgValue>
</operation>

<operation id="1175" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="256" op_0_bw="64">
<![CDATA[
.split:4151 %fifo_C_drain_C_drain_IO_L1_out_12_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_7"/></StgValue>
</operation>

<operation id="1176" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="256" op_0_bw="64">
<![CDATA[
.split:4155 %fifo_C_drain_C_drain_IO_L1_out_12_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_8"/></StgValue>
</operation>

<operation id="1177" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="256" op_0_bw="64">
<![CDATA[
.split:4159 %fifo_C_drain_C_drain_IO_L1_out_12_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_9"/></StgValue>
</operation>

<operation id="1178" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="256" op_0_bw="64">
<![CDATA[
.split:4163 %fifo_C_drain_C_drain_IO_L1_out_12_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_10"/></StgValue>
</operation>

<operation id="1179" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="256" op_0_bw="64">
<![CDATA[
.split:4167 %fifo_C_drain_C_drain_IO_L1_out_12_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_11"/></StgValue>
</operation>

<operation id="1180" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="256" op_0_bw="64">
<![CDATA[
.split:4171 %fifo_C_drain_C_drain_IO_L1_out_12_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_12"/></StgValue>
</operation>

<operation id="1181" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="256" op_0_bw="64">
<![CDATA[
.split:4175 %fifo_C_drain_C_drain_IO_L1_out_12_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_13"/></StgValue>
</operation>

<operation id="1182" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="256" op_0_bw="64">
<![CDATA[
.split:4179 %fifo_C_drain_C_drain_IO_L1_out_12_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_14"/></StgValue>
</operation>

<operation id="1183" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="256" op_0_bw="64">
<![CDATA[
.split:4183 %fifo_C_drain_C_drain_IO_L1_out_12_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_12_15"/></StgValue>
</operation>

<operation id="1184" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="256" op_0_bw="64">
<![CDATA[
.split:4187 %fifo_C_drain_C_drain_IO_L1_out_13_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_0"/></StgValue>
</operation>

<operation id="1185" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="256" op_0_bw="64">
<![CDATA[
.split:4191 %fifo_C_drain_C_drain_IO_L1_out_13_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_1"/></StgValue>
</operation>

<operation id="1186" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="256" op_0_bw="64">
<![CDATA[
.split:4195 %fifo_C_drain_C_drain_IO_L1_out_13_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_2"/></StgValue>
</operation>

<operation id="1187" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="256" op_0_bw="64">
<![CDATA[
.split:4199 %fifo_C_drain_C_drain_IO_L1_out_13_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_3"/></StgValue>
</operation>

<operation id="1188" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="256" op_0_bw="64">
<![CDATA[
.split:4203 %fifo_C_drain_C_drain_IO_L1_out_13_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_4"/></StgValue>
</operation>

<operation id="1189" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="256" op_0_bw="64">
<![CDATA[
.split:4207 %fifo_C_drain_C_drain_IO_L1_out_13_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_5"/></StgValue>
</operation>

<operation id="1190" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="256" op_0_bw="64">
<![CDATA[
.split:4211 %fifo_C_drain_C_drain_IO_L1_out_13_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_6"/></StgValue>
</operation>

<operation id="1191" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="256" op_0_bw="64">
<![CDATA[
.split:4215 %fifo_C_drain_C_drain_IO_L1_out_13_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_7"/></StgValue>
</operation>

<operation id="1192" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="256" op_0_bw="64">
<![CDATA[
.split:4219 %fifo_C_drain_C_drain_IO_L1_out_13_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_8"/></StgValue>
</operation>

<operation id="1193" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="256" op_0_bw="64">
<![CDATA[
.split:4223 %fifo_C_drain_C_drain_IO_L1_out_13_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_9"/></StgValue>
</operation>

<operation id="1194" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="256" op_0_bw="64">
<![CDATA[
.split:4227 %fifo_C_drain_C_drain_IO_L1_out_13_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_10"/></StgValue>
</operation>

<operation id="1195" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="256" op_0_bw="64">
<![CDATA[
.split:4231 %fifo_C_drain_C_drain_IO_L1_out_13_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_11"/></StgValue>
</operation>

<operation id="1196" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="256" op_0_bw="64">
<![CDATA[
.split:4235 %fifo_C_drain_C_drain_IO_L1_out_13_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_12"/></StgValue>
</operation>

<operation id="1197" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="256" op_0_bw="64">
<![CDATA[
.split:4239 %fifo_C_drain_C_drain_IO_L1_out_13_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_13"/></StgValue>
</operation>

<operation id="1198" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="256" op_0_bw="64">
<![CDATA[
.split:4243 %fifo_C_drain_C_drain_IO_L1_out_13_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_14"/></StgValue>
</operation>

<operation id="1199" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="256" op_0_bw="64">
<![CDATA[
.split:4247 %fifo_C_drain_C_drain_IO_L1_out_13_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_13_15"/></StgValue>
</operation>

<operation id="1200" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="256" op_0_bw="64">
<![CDATA[
.split:4251 %fifo_C_drain_C_drain_IO_L1_out_14_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_0"/></StgValue>
</operation>

<operation id="1201" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="256" op_0_bw="64">
<![CDATA[
.split:4255 %fifo_C_drain_C_drain_IO_L1_out_14_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_1"/></StgValue>
</operation>

<operation id="1202" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="256" op_0_bw="64">
<![CDATA[
.split:4259 %fifo_C_drain_C_drain_IO_L1_out_14_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_2"/></StgValue>
</operation>

<operation id="1203" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="256" op_0_bw="64">
<![CDATA[
.split:4263 %fifo_C_drain_C_drain_IO_L1_out_14_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_3"/></StgValue>
</operation>

<operation id="1204" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="256" op_0_bw="64">
<![CDATA[
.split:4267 %fifo_C_drain_C_drain_IO_L1_out_14_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_4"/></StgValue>
</operation>

<operation id="1205" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="256" op_0_bw="64">
<![CDATA[
.split:4271 %fifo_C_drain_C_drain_IO_L1_out_14_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_5"/></StgValue>
</operation>

<operation id="1206" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="256" op_0_bw="64">
<![CDATA[
.split:4275 %fifo_C_drain_C_drain_IO_L1_out_14_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_6"/></StgValue>
</operation>

<operation id="1207" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="256" op_0_bw="64">
<![CDATA[
.split:4279 %fifo_C_drain_C_drain_IO_L1_out_14_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_7"/></StgValue>
</operation>

<operation id="1208" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="256" op_0_bw="64">
<![CDATA[
.split:4283 %fifo_C_drain_C_drain_IO_L1_out_14_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_8"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="256" op_0_bw="64">
<![CDATA[
.split:4287 %fifo_C_drain_C_drain_IO_L1_out_14_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_9"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="256" op_0_bw="64">
<![CDATA[
.split:4291 %fifo_C_drain_C_drain_IO_L1_out_14_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_10"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="256" op_0_bw="64">
<![CDATA[
.split:4295 %fifo_C_drain_C_drain_IO_L1_out_14_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_11"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="256" op_0_bw="64">
<![CDATA[
.split:4299 %fifo_C_drain_C_drain_IO_L1_out_14_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_12"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="256" op_0_bw="64">
<![CDATA[
.split:4303 %fifo_C_drain_C_drain_IO_L1_out_14_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_13"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="256" op_0_bw="64">
<![CDATA[
.split:4307 %fifo_C_drain_C_drain_IO_L1_out_14_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_14"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="256" op_0_bw="64">
<![CDATA[
.split:4311 %fifo_C_drain_C_drain_IO_L1_out_14_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_14_15"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="256" op_0_bw="64">
<![CDATA[
.split:4315 %fifo_C_drain_C_drain_IO_L1_out_15_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_0"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="256" op_0_bw="64">
<![CDATA[
.split:4319 %fifo_C_drain_C_drain_IO_L1_out_15_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_1"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="256" op_0_bw="64">
<![CDATA[
.split:4323 %fifo_C_drain_C_drain_IO_L1_out_15_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_2"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="256" op_0_bw="64">
<![CDATA[
.split:4327 %fifo_C_drain_C_drain_IO_L1_out_15_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_3"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="256" op_0_bw="64">
<![CDATA[
.split:4331 %fifo_C_drain_C_drain_IO_L1_out_15_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_4"/></StgValue>
</operation>

<operation id="1221" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="256" op_0_bw="64">
<![CDATA[
.split:4335 %fifo_C_drain_C_drain_IO_L1_out_15_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_5"/></StgValue>
</operation>

<operation id="1222" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="256" op_0_bw="64">
<![CDATA[
.split:4339 %fifo_C_drain_C_drain_IO_L1_out_15_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_6"/></StgValue>
</operation>

<operation id="1223" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="256" op_0_bw="64">
<![CDATA[
.split:4343 %fifo_C_drain_C_drain_IO_L1_out_15_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_7"/></StgValue>
</operation>

<operation id="1224" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="256" op_0_bw="64">
<![CDATA[
.split:4347 %fifo_C_drain_C_drain_IO_L1_out_15_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_8"/></StgValue>
</operation>

<operation id="1225" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="256" op_0_bw="64">
<![CDATA[
.split:4351 %fifo_C_drain_C_drain_IO_L1_out_15_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_9"/></StgValue>
</operation>

<operation id="1226" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="256" op_0_bw="64">
<![CDATA[
.split:4355 %fifo_C_drain_C_drain_IO_L1_out_15_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_10"/></StgValue>
</operation>

<operation id="1227" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="256" op_0_bw="64">
<![CDATA[
.split:4359 %fifo_C_drain_C_drain_IO_L1_out_15_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_11"/></StgValue>
</operation>

<operation id="1228" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="256" op_0_bw="64">
<![CDATA[
.split:4363 %fifo_C_drain_C_drain_IO_L1_out_15_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_12"/></StgValue>
</operation>

<operation id="1229" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="256" op_0_bw="64">
<![CDATA[
.split:4367 %fifo_C_drain_C_drain_IO_L1_out_15_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_13"/></StgValue>
</operation>

<operation id="1230" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="256" op_0_bw="64">
<![CDATA[
.split:4371 %fifo_C_drain_C_drain_IO_L1_out_15_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_14"/></StgValue>
</operation>

<operation id="1231" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="256" op_0_bw="64">
<![CDATA[
.split:4375 %fifo_C_drain_C_drain_IO_L1_out_15_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_15_15"/></StgValue>
</operation>

<operation id="1232" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="256" op_0_bw="64">
<![CDATA[
.split:4379 %fifo_C_drain_C_drain_IO_L2_out_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0"/></StgValue>
</operation>

<operation id="1233" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="256" op_0_bw="64">
<![CDATA[
.split:4383 %fifo_C_drain_C_drain_IO_L2_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1"/></StgValue>
</operation>

<operation id="1234" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="256" op_0_bw="64">
<![CDATA[
.split:4387 %fifo_C_drain_C_drain_IO_L2_out_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_2"/></StgValue>
</operation>

<operation id="1235" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="256" op_0_bw="64">
<![CDATA[
.split:4391 %fifo_C_drain_C_drain_IO_L2_out_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_3"/></StgValue>
</operation>

<operation id="1236" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="256" op_0_bw="64">
<![CDATA[
.split:4395 %fifo_C_drain_C_drain_IO_L2_out_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_4"/></StgValue>
</operation>

<operation id="1237" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="256" op_0_bw="64">
<![CDATA[
.split:4399 %fifo_C_drain_C_drain_IO_L2_out_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_5"/></StgValue>
</operation>

<operation id="1238" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="256" op_0_bw="64">
<![CDATA[
.split:4403 %fifo_C_drain_C_drain_IO_L2_out_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_6"/></StgValue>
</operation>

<operation id="1239" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="256" op_0_bw="64">
<![CDATA[
.split:4407 %fifo_C_drain_C_drain_IO_L2_out_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_7"/></StgValue>
</operation>

<operation id="1240" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="256" op_0_bw="64">
<![CDATA[
.split:4411 %fifo_C_drain_C_drain_IO_L2_out_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_8"/></StgValue>
</operation>

<operation id="1241" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="256" op_0_bw="64">
<![CDATA[
.split:4415 %fifo_C_drain_C_drain_IO_L2_out_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_9"/></StgValue>
</operation>

<operation id="1242" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="256" op_0_bw="64">
<![CDATA[
.split:4419 %fifo_C_drain_C_drain_IO_L2_out_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_10"/></StgValue>
</operation>

<operation id="1243" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="256" op_0_bw="64">
<![CDATA[
.split:4423 %fifo_C_drain_C_drain_IO_L2_out_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_11"/></StgValue>
</operation>

<operation id="1244" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="256" op_0_bw="64">
<![CDATA[
.split:4427 %fifo_C_drain_C_drain_IO_L2_out_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_12"/></StgValue>
</operation>

<operation id="1245" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="256" op_0_bw="64">
<![CDATA[
.split:4431 %fifo_C_drain_C_drain_IO_L2_out_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_13"/></StgValue>
</operation>

<operation id="1246" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="256" op_0_bw="64">
<![CDATA[
.split:4435 %fifo_C_drain_C_drain_IO_L2_out_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_14"/></StgValue>
</operation>

<operation id="1247" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="256" op_0_bw="64">
<![CDATA[
.split:4439 %fifo_C_drain_C_drain_IO_L2_out_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1248" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="512">
<![CDATA[
.split:4444 %call_ln4599 = call void @A_IO_L3_in_serialize, i512 %gmem_A, i64 %A_read, i512 %fifo_A_A_IO_L3_in_serialize

]]></Node>
<StgValue><ssdm name="call_ln4599"/></StgValue>
</operation>

<operation id="1249" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="512">
<![CDATA[
.split:4462 %call_ln4756 = call void @B_IO_L3_in_serialize, i512 %gmem_B, i64 %B_read, i512 %fifo_B_B_IO_L3_in_serialize

]]></Node>
<StgValue><ssdm name="call_ln4756"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1250" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="512">
<![CDATA[
.split:4444 %call_ln4599 = call void @A_IO_L3_in_serialize, i512 %gmem_A, i64 %A_read, i512 %fifo_A_A_IO_L3_in_serialize

]]></Node>
<StgValue><ssdm name="call_ln4599"/></StgValue>
</operation>

<operation id="1251" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="512">
<![CDATA[
.split:4462 %call_ln4756 = call void @B_IO_L3_in_serialize, i512 %gmem_B, i64 %B_read, i512 %fifo_B_B_IO_L3_in_serialize

]]></Node>
<StgValue><ssdm name="call_ln4756"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1252" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:4445 %call_ln4606 = call void @A_IO_L3_in, i512 %fifo_A_A_IO_L3_in_serialize, i512 %fifo_A_A_IO_L2_in_0

]]></Node>
<StgValue><ssdm name="call_ln4606"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:4463 %call_ln4763 = call void @B_IO_L3_in, i512 %fifo_B_B_IO_L3_in_serialize, i512 %fifo_B_B_IO_L2_in_0

]]></Node>
<StgValue><ssdm name="call_ln4763"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1254" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:4445 %call_ln4606 = call void @A_IO_L3_in, i512 %fifo_A_A_IO_L3_in_serialize, i512 %fifo_A_A_IO_L2_in_0

]]></Node>
<StgValue><ssdm name="call_ln4606"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:4463 %call_ln4763 = call void @B_IO_L3_in, i512 %fifo_B_B_IO_L3_in_serialize, i512 %fifo_B_B_IO_L2_in_0

]]></Node>
<StgValue><ssdm name="call_ln4763"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1256" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4446 %call_ln4613 = call void @A_IO_L2_in7, i512 %fifo_A_A_IO_L2_in_0, i512 %fifo_A_A_IO_L2_in_1, i512 %fifo_A_PE_0_0

]]></Node>
<StgValue><ssdm name="call_ln4613"/></StgValue>
</operation>

<operation id="1257" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4464 %call_ln4770 = call void @B_IO_L2_in22, i512 %fifo_B_B_IO_L2_in_0, i512 %fifo_B_B_IO_L2_in_1, i512 %fifo_B_PE_0_0

]]></Node>
<StgValue><ssdm name="call_ln4770"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1258" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4446 %call_ln4613 = call void @A_IO_L2_in7, i512 %fifo_A_A_IO_L2_in_0, i512 %fifo_A_A_IO_L2_in_1, i512 %fifo_A_PE_0_0

]]></Node>
<StgValue><ssdm name="call_ln4613"/></StgValue>
</operation>

<operation id="1259" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4464 %call_ln4770 = call void @B_IO_L2_in22, i512 %fifo_B_B_IO_L2_in_0, i512 %fifo_B_B_IO_L2_in_1, i512 %fifo_B_PE_0_0

]]></Node>
<StgValue><ssdm name="call_ln4770"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1260" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4447 %call_ln4622 = call void @A_IO_L2_in8, i512 %fifo_A_A_IO_L2_in_1, i512 %fifo_A_A_IO_L2_in_2, i512 %fifo_A_PE_1_0

]]></Node>
<StgValue><ssdm name="call_ln4622"/></StgValue>
</operation>

<operation id="1261" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4465 %call_ln4779 = call void @B_IO_L2_in23, i512 %fifo_B_B_IO_L2_in_1, i512 %fifo_B_B_IO_L2_in_2, i512 %fifo_B_PE_0_1

]]></Node>
<StgValue><ssdm name="call_ln4779"/></StgValue>
</operation>

<operation id="1262" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4480 %call_ln4913 = call void @PE_wrapper37, i512 %fifo_A_PE_0_0, i512 %fifo_A_PE_0_1, i512 %fifo_B_PE_0_0, i512 %fifo_B_PE_1_0, i16 %fifo_C_drain_PE_0_0

]]></Node>
<StgValue><ssdm name="call_ln4913"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1263" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4447 %call_ln4622 = call void @A_IO_L2_in8, i512 %fifo_A_A_IO_L2_in_1, i512 %fifo_A_A_IO_L2_in_2, i512 %fifo_A_PE_1_0

]]></Node>
<StgValue><ssdm name="call_ln4622"/></StgValue>
</operation>

<operation id="1264" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4465 %call_ln4779 = call void @B_IO_L2_in23, i512 %fifo_B_B_IO_L2_in_1, i512 %fifo_B_B_IO_L2_in_2, i512 %fifo_B_PE_0_1

]]></Node>
<StgValue><ssdm name="call_ln4779"/></StgValue>
</operation>

<operation id="1265" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4480 %call_ln4913 = call void @PE_wrapper37, i512 %fifo_A_PE_0_0, i512 %fifo_A_PE_0_1, i512 %fifo_B_PE_0_0, i512 %fifo_B_PE_1_0, i16 %fifo_C_drain_PE_0_0

]]></Node>
<StgValue><ssdm name="call_ln4913"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1266" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4448 %call_ln4631 = call void @A_IO_L2_in9, i512 %fifo_A_A_IO_L2_in_2, i512 %fifo_A_A_IO_L2_in_3, i512 %fifo_A_PE_2_0

]]></Node>
<StgValue><ssdm name="call_ln4631"/></StgValue>
</operation>

<operation id="1267" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4466 %call_ln4788 = call void @B_IO_L2_in24, i512 %fifo_B_B_IO_L2_in_2, i512 %fifo_B_B_IO_L2_in_3, i512 %fifo_B_PE_0_2

]]></Node>
<StgValue><ssdm name="call_ln4788"/></StgValue>
</operation>

<operation id="1268" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4481 %call_ln4925 = call void @PE_wrapper38, i512 %fifo_A_PE_0_1, i512 %fifo_A_PE_0_2, i512 %fifo_B_PE_0_1, i512 %fifo_B_PE_1_1, i16 %fifo_C_drain_PE_0_1

]]></Node>
<StgValue><ssdm name="call_ln4925"/></StgValue>
</operation>

<operation id="1269" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4496 %call_ln5105 = call void @PE_wrapper53, i512 %fifo_A_PE_1_0, i512 %fifo_A_PE_1_1, i512 %fifo_B_PE_1_0, i512 %fifo_B_PE_2_0, i16 %fifo_C_drain_PE_1_0

]]></Node>
<StgValue><ssdm name="call_ln5105"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1270" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4448 %call_ln4631 = call void @A_IO_L2_in9, i512 %fifo_A_A_IO_L2_in_2, i512 %fifo_A_A_IO_L2_in_3, i512 %fifo_A_PE_2_0

]]></Node>
<StgValue><ssdm name="call_ln4631"/></StgValue>
</operation>

<operation id="1271" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4466 %call_ln4788 = call void @B_IO_L2_in24, i512 %fifo_B_B_IO_L2_in_2, i512 %fifo_B_B_IO_L2_in_3, i512 %fifo_B_PE_0_2

]]></Node>
<StgValue><ssdm name="call_ln4788"/></StgValue>
</operation>

<operation id="1272" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4481 %call_ln4925 = call void @PE_wrapper38, i512 %fifo_A_PE_0_1, i512 %fifo_A_PE_0_2, i512 %fifo_B_PE_0_1, i512 %fifo_B_PE_1_1, i16 %fifo_C_drain_PE_0_1

]]></Node>
<StgValue><ssdm name="call_ln4925"/></StgValue>
</operation>

<operation id="1273" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4496 %call_ln5105 = call void @PE_wrapper53, i512 %fifo_A_PE_1_0, i512 %fifo_A_PE_1_1, i512 %fifo_B_PE_1_0, i512 %fifo_B_PE_2_0, i16 %fifo_C_drain_PE_1_0

]]></Node>
<StgValue><ssdm name="call_ln5105"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1274" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4449 %call_ln4640 = call void @A_IO_L2_in10, i512 %fifo_A_A_IO_L2_in_3, i512 %fifo_A_A_IO_L2_in_4, i512 %fifo_A_PE_3_0

]]></Node>
<StgValue><ssdm name="call_ln4640"/></StgValue>
</operation>

<operation id="1275" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4467 %call_ln4797 = call void @B_IO_L2_in25, i512 %fifo_B_B_IO_L2_in_3, i512 %fifo_B_B_IO_L2_in_4, i512 %fifo_B_PE_0_3

]]></Node>
<StgValue><ssdm name="call_ln4797"/></StgValue>
</operation>

<operation id="1276" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4482 %call_ln4937 = call void @PE_wrapper39, i512 %fifo_A_PE_0_2, i512 %fifo_A_PE_0_3, i512 %fifo_B_PE_0_2, i512 %fifo_B_PE_1_2, i16 %fifo_C_drain_PE_0_2

]]></Node>
<StgValue><ssdm name="call_ln4937"/></StgValue>
</operation>

<operation id="1277" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4497 %call_ln5117 = call void @PE_wrapper54, i512 %fifo_A_PE_1_1, i512 %fifo_A_PE_1_2, i512 %fifo_B_PE_1_1, i512 %fifo_B_PE_2_1, i16 %fifo_C_drain_PE_1_1

]]></Node>
<StgValue><ssdm name="call_ln5117"/></StgValue>
</operation>

<operation id="1278" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4512 %call_ln5297 = call void @PE_wrapper69, i512 %fifo_A_PE_2_0, i512 %fifo_A_PE_2_1, i512 %fifo_B_PE_2_0, i512 %fifo_B_PE_3_0, i16 %fifo_C_drain_PE_2_0

]]></Node>
<StgValue><ssdm name="call_ln5297"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1279" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4449 %call_ln4640 = call void @A_IO_L2_in10, i512 %fifo_A_A_IO_L2_in_3, i512 %fifo_A_A_IO_L2_in_4, i512 %fifo_A_PE_3_0

]]></Node>
<StgValue><ssdm name="call_ln4640"/></StgValue>
</operation>

<operation id="1280" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4467 %call_ln4797 = call void @B_IO_L2_in25, i512 %fifo_B_B_IO_L2_in_3, i512 %fifo_B_B_IO_L2_in_4, i512 %fifo_B_PE_0_3

]]></Node>
<StgValue><ssdm name="call_ln4797"/></StgValue>
</operation>

<operation id="1281" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4482 %call_ln4937 = call void @PE_wrapper39, i512 %fifo_A_PE_0_2, i512 %fifo_A_PE_0_3, i512 %fifo_B_PE_0_2, i512 %fifo_B_PE_1_2, i16 %fifo_C_drain_PE_0_2

]]></Node>
<StgValue><ssdm name="call_ln4937"/></StgValue>
</operation>

<operation id="1282" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4497 %call_ln5117 = call void @PE_wrapper54, i512 %fifo_A_PE_1_1, i512 %fifo_A_PE_1_2, i512 %fifo_B_PE_1_1, i512 %fifo_B_PE_2_1, i16 %fifo_C_drain_PE_1_1

]]></Node>
<StgValue><ssdm name="call_ln5117"/></StgValue>
</operation>

<operation id="1283" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4512 %call_ln5297 = call void @PE_wrapper69, i512 %fifo_A_PE_2_0, i512 %fifo_A_PE_2_1, i512 %fifo_B_PE_2_0, i512 %fifo_B_PE_3_0, i16 %fifo_C_drain_PE_2_0

]]></Node>
<StgValue><ssdm name="call_ln5297"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1284" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4450 %call_ln4649 = call void @A_IO_L2_in11, i512 %fifo_A_A_IO_L2_in_4, i512 %fifo_A_A_IO_L2_in_5, i512 %fifo_A_PE_4_0

]]></Node>
<StgValue><ssdm name="call_ln4649"/></StgValue>
</operation>

<operation id="1285" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4468 %call_ln4806 = call void @B_IO_L2_in26, i512 %fifo_B_B_IO_L2_in_4, i512 %fifo_B_B_IO_L2_in_5, i512 %fifo_B_PE_0_4

]]></Node>
<StgValue><ssdm name="call_ln4806"/></StgValue>
</operation>

<operation id="1286" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4483 %call_ln4949 = call void @PE_wrapper40, i512 %fifo_A_PE_0_3, i512 %fifo_A_PE_0_4, i512 %fifo_B_PE_0_3, i512 %fifo_B_PE_1_3, i16 %fifo_C_drain_PE_0_3

]]></Node>
<StgValue><ssdm name="call_ln4949"/></StgValue>
</operation>

<operation id="1287" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4498 %call_ln5129 = call void @PE_wrapper55, i512 %fifo_A_PE_1_2, i512 %fifo_A_PE_1_3, i512 %fifo_B_PE_1_2, i512 %fifo_B_PE_2_2, i16 %fifo_C_drain_PE_1_2

]]></Node>
<StgValue><ssdm name="call_ln5129"/></StgValue>
</operation>

<operation id="1288" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4513 %call_ln5309 = call void @PE_wrapper70, i512 %fifo_A_PE_2_1, i512 %fifo_A_PE_2_2, i512 %fifo_B_PE_2_1, i512 %fifo_B_PE_3_1, i16 %fifo_C_drain_PE_2_1

]]></Node>
<StgValue><ssdm name="call_ln5309"/></StgValue>
</operation>

<operation id="1289" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4528 %call_ln5489 = call void @PE_wrapper85, i512 %fifo_A_PE_3_0, i512 %fifo_A_PE_3_1, i512 %fifo_B_PE_3_0, i512 %fifo_B_PE_4_0, i16 %fifo_C_drain_PE_3_0

]]></Node>
<StgValue><ssdm name="call_ln5489"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1290" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4450 %call_ln4649 = call void @A_IO_L2_in11, i512 %fifo_A_A_IO_L2_in_4, i512 %fifo_A_A_IO_L2_in_5, i512 %fifo_A_PE_4_0

]]></Node>
<StgValue><ssdm name="call_ln4649"/></StgValue>
</operation>

<operation id="1291" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4468 %call_ln4806 = call void @B_IO_L2_in26, i512 %fifo_B_B_IO_L2_in_4, i512 %fifo_B_B_IO_L2_in_5, i512 %fifo_B_PE_0_4

]]></Node>
<StgValue><ssdm name="call_ln4806"/></StgValue>
</operation>

<operation id="1292" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4483 %call_ln4949 = call void @PE_wrapper40, i512 %fifo_A_PE_0_3, i512 %fifo_A_PE_0_4, i512 %fifo_B_PE_0_3, i512 %fifo_B_PE_1_3, i16 %fifo_C_drain_PE_0_3

]]></Node>
<StgValue><ssdm name="call_ln4949"/></StgValue>
</operation>

<operation id="1293" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4498 %call_ln5129 = call void @PE_wrapper55, i512 %fifo_A_PE_1_2, i512 %fifo_A_PE_1_3, i512 %fifo_B_PE_1_2, i512 %fifo_B_PE_2_2, i16 %fifo_C_drain_PE_1_2

]]></Node>
<StgValue><ssdm name="call_ln5129"/></StgValue>
</operation>

<operation id="1294" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4513 %call_ln5309 = call void @PE_wrapper70, i512 %fifo_A_PE_2_1, i512 %fifo_A_PE_2_2, i512 %fifo_B_PE_2_1, i512 %fifo_B_PE_3_1, i16 %fifo_C_drain_PE_2_1

]]></Node>
<StgValue><ssdm name="call_ln5309"/></StgValue>
</operation>

<operation id="1295" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4528 %call_ln5489 = call void @PE_wrapper85, i512 %fifo_A_PE_3_0, i512 %fifo_A_PE_3_1, i512 %fifo_B_PE_3_0, i512 %fifo_B_PE_4_0, i16 %fifo_C_drain_PE_3_0

]]></Node>
<StgValue><ssdm name="call_ln5489"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1296" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4451 %call_ln4658 = call void @A_IO_L2_in12, i512 %fifo_A_A_IO_L2_in_5, i512 %fifo_A_A_IO_L2_in_6, i512 %fifo_A_PE_5_0

]]></Node>
<StgValue><ssdm name="call_ln4658"/></StgValue>
</operation>

<operation id="1297" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4469 %call_ln4815 = call void @B_IO_L2_in27, i512 %fifo_B_B_IO_L2_in_5, i512 %fifo_B_B_IO_L2_in_6, i512 %fifo_B_PE_0_5

]]></Node>
<StgValue><ssdm name="call_ln4815"/></StgValue>
</operation>

<operation id="1298" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4484 %call_ln4961 = call void @PE_wrapper41, i512 %fifo_A_PE_0_4, i512 %fifo_A_PE_0_5, i512 %fifo_B_PE_0_4, i512 %fifo_B_PE_1_4, i16 %fifo_C_drain_PE_0_4

]]></Node>
<StgValue><ssdm name="call_ln4961"/></StgValue>
</operation>

<operation id="1299" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4499 %call_ln5141 = call void @PE_wrapper56, i512 %fifo_A_PE_1_3, i512 %fifo_A_PE_1_4, i512 %fifo_B_PE_1_3, i512 %fifo_B_PE_2_3, i16 %fifo_C_drain_PE_1_3

]]></Node>
<StgValue><ssdm name="call_ln5141"/></StgValue>
</operation>

<operation id="1300" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4514 %call_ln5321 = call void @PE_wrapper71, i512 %fifo_A_PE_2_2, i512 %fifo_A_PE_2_3, i512 %fifo_B_PE_2_2, i512 %fifo_B_PE_3_2, i16 %fifo_C_drain_PE_2_2

]]></Node>
<StgValue><ssdm name="call_ln5321"/></StgValue>
</operation>

<operation id="1301" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4529 %call_ln5501 = call void @PE_wrapper86, i512 %fifo_A_PE_3_1, i512 %fifo_A_PE_3_2, i512 %fifo_B_PE_3_1, i512 %fifo_B_PE_4_1, i16 %fifo_C_drain_PE_3_1

]]></Node>
<StgValue><ssdm name="call_ln5501"/></StgValue>
</operation>

<operation id="1302" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4544 %call_ln5681 = call void @PE_wrapper101, i512 %fifo_A_PE_4_0, i512 %fifo_A_PE_4_1, i512 %fifo_B_PE_4_0, i512 %fifo_B_PE_5_0, i16 %fifo_C_drain_PE_4_0

]]></Node>
<StgValue><ssdm name="call_ln5681"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1303" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4451 %call_ln4658 = call void @A_IO_L2_in12, i512 %fifo_A_A_IO_L2_in_5, i512 %fifo_A_A_IO_L2_in_6, i512 %fifo_A_PE_5_0

]]></Node>
<StgValue><ssdm name="call_ln4658"/></StgValue>
</operation>

<operation id="1304" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4469 %call_ln4815 = call void @B_IO_L2_in27, i512 %fifo_B_B_IO_L2_in_5, i512 %fifo_B_B_IO_L2_in_6, i512 %fifo_B_PE_0_5

]]></Node>
<StgValue><ssdm name="call_ln4815"/></StgValue>
</operation>

<operation id="1305" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4484 %call_ln4961 = call void @PE_wrapper41, i512 %fifo_A_PE_0_4, i512 %fifo_A_PE_0_5, i512 %fifo_B_PE_0_4, i512 %fifo_B_PE_1_4, i16 %fifo_C_drain_PE_0_4

]]></Node>
<StgValue><ssdm name="call_ln4961"/></StgValue>
</operation>

<operation id="1306" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4499 %call_ln5141 = call void @PE_wrapper56, i512 %fifo_A_PE_1_3, i512 %fifo_A_PE_1_4, i512 %fifo_B_PE_1_3, i512 %fifo_B_PE_2_3, i16 %fifo_C_drain_PE_1_3

]]></Node>
<StgValue><ssdm name="call_ln5141"/></StgValue>
</operation>

<operation id="1307" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4514 %call_ln5321 = call void @PE_wrapper71, i512 %fifo_A_PE_2_2, i512 %fifo_A_PE_2_3, i512 %fifo_B_PE_2_2, i512 %fifo_B_PE_3_2, i16 %fifo_C_drain_PE_2_2

]]></Node>
<StgValue><ssdm name="call_ln5321"/></StgValue>
</operation>

<operation id="1308" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4529 %call_ln5501 = call void @PE_wrapper86, i512 %fifo_A_PE_3_1, i512 %fifo_A_PE_3_2, i512 %fifo_B_PE_3_1, i512 %fifo_B_PE_4_1, i16 %fifo_C_drain_PE_3_1

]]></Node>
<StgValue><ssdm name="call_ln5501"/></StgValue>
</operation>

<operation id="1309" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4544 %call_ln5681 = call void @PE_wrapper101, i512 %fifo_A_PE_4_0, i512 %fifo_A_PE_4_1, i512 %fifo_B_PE_4_0, i512 %fifo_B_PE_5_0, i16 %fifo_C_drain_PE_4_0

]]></Node>
<StgValue><ssdm name="call_ln5681"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1310" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4452 %call_ln4667 = call void @A_IO_L2_in13, i512 %fifo_A_A_IO_L2_in_6, i512 %fifo_A_A_IO_L2_in_7, i512 %fifo_A_PE_6_0

]]></Node>
<StgValue><ssdm name="call_ln4667"/></StgValue>
</operation>

<operation id="1311" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4470 %call_ln4824 = call void @B_IO_L2_in28, i512 %fifo_B_B_IO_L2_in_6, i512 %fifo_B_B_IO_L2_in_7, i512 %fifo_B_PE_0_6

]]></Node>
<StgValue><ssdm name="call_ln4824"/></StgValue>
</operation>

<operation id="1312" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4485 %call_ln4973 = call void @PE_wrapper42, i512 %fifo_A_PE_0_5, i512 %fifo_A_PE_0_6, i512 %fifo_B_PE_0_5, i512 %fifo_B_PE_1_5, i16 %fifo_C_drain_PE_0_5

]]></Node>
<StgValue><ssdm name="call_ln4973"/></StgValue>
</operation>

<operation id="1313" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4500 %call_ln5153 = call void @PE_wrapper57, i512 %fifo_A_PE_1_4, i512 %fifo_A_PE_1_5, i512 %fifo_B_PE_1_4, i512 %fifo_B_PE_2_4, i16 %fifo_C_drain_PE_1_4

]]></Node>
<StgValue><ssdm name="call_ln5153"/></StgValue>
</operation>

<operation id="1314" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4515 %call_ln5333 = call void @PE_wrapper72, i512 %fifo_A_PE_2_3, i512 %fifo_A_PE_2_4, i512 %fifo_B_PE_2_3, i512 %fifo_B_PE_3_3, i16 %fifo_C_drain_PE_2_3

]]></Node>
<StgValue><ssdm name="call_ln5333"/></StgValue>
</operation>

<operation id="1315" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4530 %call_ln5513 = call void @PE_wrapper87, i512 %fifo_A_PE_3_2, i512 %fifo_A_PE_3_3, i512 %fifo_B_PE_3_2, i512 %fifo_B_PE_4_2, i16 %fifo_C_drain_PE_3_2

]]></Node>
<StgValue><ssdm name="call_ln5513"/></StgValue>
</operation>

<operation id="1316" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4545 %call_ln5693 = call void @PE_wrapper102, i512 %fifo_A_PE_4_1, i512 %fifo_A_PE_4_2, i512 %fifo_B_PE_4_1, i512 %fifo_B_PE_5_1, i16 %fifo_C_drain_PE_4_1

]]></Node>
<StgValue><ssdm name="call_ln5693"/></StgValue>
</operation>

<operation id="1317" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4560 %call_ln5873 = call void @PE_wrapper117, i512 %fifo_A_PE_5_0, i512 %fifo_A_PE_5_1, i512 %fifo_B_PE_5_0, i512 %fifo_B_PE_6_0, i16 %fifo_C_drain_PE_5_0

]]></Node>
<StgValue><ssdm name="call_ln5873"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1318" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4452 %call_ln4667 = call void @A_IO_L2_in13, i512 %fifo_A_A_IO_L2_in_6, i512 %fifo_A_A_IO_L2_in_7, i512 %fifo_A_PE_6_0

]]></Node>
<StgValue><ssdm name="call_ln4667"/></StgValue>
</operation>

<operation id="1319" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4470 %call_ln4824 = call void @B_IO_L2_in28, i512 %fifo_B_B_IO_L2_in_6, i512 %fifo_B_B_IO_L2_in_7, i512 %fifo_B_PE_0_6

]]></Node>
<StgValue><ssdm name="call_ln4824"/></StgValue>
</operation>

<operation id="1320" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4485 %call_ln4973 = call void @PE_wrapper42, i512 %fifo_A_PE_0_5, i512 %fifo_A_PE_0_6, i512 %fifo_B_PE_0_5, i512 %fifo_B_PE_1_5, i16 %fifo_C_drain_PE_0_5

]]></Node>
<StgValue><ssdm name="call_ln4973"/></StgValue>
</operation>

<operation id="1321" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4500 %call_ln5153 = call void @PE_wrapper57, i512 %fifo_A_PE_1_4, i512 %fifo_A_PE_1_5, i512 %fifo_B_PE_1_4, i512 %fifo_B_PE_2_4, i16 %fifo_C_drain_PE_1_4

]]></Node>
<StgValue><ssdm name="call_ln5153"/></StgValue>
</operation>

<operation id="1322" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4515 %call_ln5333 = call void @PE_wrapper72, i512 %fifo_A_PE_2_3, i512 %fifo_A_PE_2_4, i512 %fifo_B_PE_2_3, i512 %fifo_B_PE_3_3, i16 %fifo_C_drain_PE_2_3

]]></Node>
<StgValue><ssdm name="call_ln5333"/></StgValue>
</operation>

<operation id="1323" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4530 %call_ln5513 = call void @PE_wrapper87, i512 %fifo_A_PE_3_2, i512 %fifo_A_PE_3_3, i512 %fifo_B_PE_3_2, i512 %fifo_B_PE_4_2, i16 %fifo_C_drain_PE_3_2

]]></Node>
<StgValue><ssdm name="call_ln5513"/></StgValue>
</operation>

<operation id="1324" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4545 %call_ln5693 = call void @PE_wrapper102, i512 %fifo_A_PE_4_1, i512 %fifo_A_PE_4_2, i512 %fifo_B_PE_4_1, i512 %fifo_B_PE_5_1, i16 %fifo_C_drain_PE_4_1

]]></Node>
<StgValue><ssdm name="call_ln5693"/></StgValue>
</operation>

<operation id="1325" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4560 %call_ln5873 = call void @PE_wrapper117, i512 %fifo_A_PE_5_0, i512 %fifo_A_PE_5_1, i512 %fifo_B_PE_5_0, i512 %fifo_B_PE_6_0, i16 %fifo_C_drain_PE_5_0

]]></Node>
<StgValue><ssdm name="call_ln5873"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1326" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4453 %call_ln4676 = call void @A_IO_L2_in14, i512 %fifo_A_A_IO_L2_in_7, i512 %fifo_A_A_IO_L2_in_8, i512 %fifo_A_PE_7_0

]]></Node>
<StgValue><ssdm name="call_ln4676"/></StgValue>
</operation>

<operation id="1327" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4471 %call_ln4833 = call void @B_IO_L2_in29, i512 %fifo_B_B_IO_L2_in_7, i512 %fifo_B_B_IO_L2_in_8, i512 %fifo_B_PE_0_7

]]></Node>
<StgValue><ssdm name="call_ln4833"/></StgValue>
</operation>

<operation id="1328" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4486 %call_ln4985 = call void @PE_wrapper43, i512 %fifo_A_PE_0_6, i512 %fifo_A_PE_0_7, i512 %fifo_B_PE_0_6, i512 %fifo_B_PE_1_6, i16 %fifo_C_drain_PE_0_6

]]></Node>
<StgValue><ssdm name="call_ln4985"/></StgValue>
</operation>

<operation id="1329" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4501 %call_ln5165 = call void @PE_wrapper58, i512 %fifo_A_PE_1_5, i512 %fifo_A_PE_1_6, i512 %fifo_B_PE_1_5, i512 %fifo_B_PE_2_5, i16 %fifo_C_drain_PE_1_5

]]></Node>
<StgValue><ssdm name="call_ln5165"/></StgValue>
</operation>

<operation id="1330" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4516 %call_ln5345 = call void @PE_wrapper73, i512 %fifo_A_PE_2_4, i512 %fifo_A_PE_2_5, i512 %fifo_B_PE_2_4, i512 %fifo_B_PE_3_4, i16 %fifo_C_drain_PE_2_4

]]></Node>
<StgValue><ssdm name="call_ln5345"/></StgValue>
</operation>

<operation id="1331" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4531 %call_ln5525 = call void @PE_wrapper88, i512 %fifo_A_PE_3_3, i512 %fifo_A_PE_3_4, i512 %fifo_B_PE_3_3, i512 %fifo_B_PE_4_3, i16 %fifo_C_drain_PE_3_3

]]></Node>
<StgValue><ssdm name="call_ln5525"/></StgValue>
</operation>

<operation id="1332" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4546 %call_ln5705 = call void @PE_wrapper103, i512 %fifo_A_PE_4_2, i512 %fifo_A_PE_4_3, i512 %fifo_B_PE_4_2, i512 %fifo_B_PE_5_2, i16 %fifo_C_drain_PE_4_2

]]></Node>
<StgValue><ssdm name="call_ln5705"/></StgValue>
</operation>

<operation id="1333" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4561 %call_ln5885 = call void @PE_wrapper118, i512 %fifo_A_PE_5_1, i512 %fifo_A_PE_5_2, i512 %fifo_B_PE_5_1, i512 %fifo_B_PE_6_1, i16 %fifo_C_drain_PE_5_1

]]></Node>
<StgValue><ssdm name="call_ln5885"/></StgValue>
</operation>

<operation id="1334" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4576 %call_ln6065 = call void @PE_wrapper133, i512 %fifo_A_PE_6_0, i512 %fifo_A_PE_6_1, i512 %fifo_B_PE_6_0, i512 %fifo_B_PE_7_0, i16 %fifo_C_drain_PE_6_0

]]></Node>
<StgValue><ssdm name="call_ln6065"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1335" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4453 %call_ln4676 = call void @A_IO_L2_in14, i512 %fifo_A_A_IO_L2_in_7, i512 %fifo_A_A_IO_L2_in_8, i512 %fifo_A_PE_7_0

]]></Node>
<StgValue><ssdm name="call_ln4676"/></StgValue>
</operation>

<operation id="1336" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4471 %call_ln4833 = call void @B_IO_L2_in29, i512 %fifo_B_B_IO_L2_in_7, i512 %fifo_B_B_IO_L2_in_8, i512 %fifo_B_PE_0_7

]]></Node>
<StgValue><ssdm name="call_ln4833"/></StgValue>
</operation>

<operation id="1337" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4486 %call_ln4985 = call void @PE_wrapper43, i512 %fifo_A_PE_0_6, i512 %fifo_A_PE_0_7, i512 %fifo_B_PE_0_6, i512 %fifo_B_PE_1_6, i16 %fifo_C_drain_PE_0_6

]]></Node>
<StgValue><ssdm name="call_ln4985"/></StgValue>
</operation>

<operation id="1338" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4501 %call_ln5165 = call void @PE_wrapper58, i512 %fifo_A_PE_1_5, i512 %fifo_A_PE_1_6, i512 %fifo_B_PE_1_5, i512 %fifo_B_PE_2_5, i16 %fifo_C_drain_PE_1_5

]]></Node>
<StgValue><ssdm name="call_ln5165"/></StgValue>
</operation>

<operation id="1339" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4516 %call_ln5345 = call void @PE_wrapper73, i512 %fifo_A_PE_2_4, i512 %fifo_A_PE_2_5, i512 %fifo_B_PE_2_4, i512 %fifo_B_PE_3_4, i16 %fifo_C_drain_PE_2_4

]]></Node>
<StgValue><ssdm name="call_ln5345"/></StgValue>
</operation>

<operation id="1340" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4531 %call_ln5525 = call void @PE_wrapper88, i512 %fifo_A_PE_3_3, i512 %fifo_A_PE_3_4, i512 %fifo_B_PE_3_3, i512 %fifo_B_PE_4_3, i16 %fifo_C_drain_PE_3_3

]]></Node>
<StgValue><ssdm name="call_ln5525"/></StgValue>
</operation>

<operation id="1341" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4546 %call_ln5705 = call void @PE_wrapper103, i512 %fifo_A_PE_4_2, i512 %fifo_A_PE_4_3, i512 %fifo_B_PE_4_2, i512 %fifo_B_PE_5_2, i16 %fifo_C_drain_PE_4_2

]]></Node>
<StgValue><ssdm name="call_ln5705"/></StgValue>
</operation>

<operation id="1342" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4561 %call_ln5885 = call void @PE_wrapper118, i512 %fifo_A_PE_5_1, i512 %fifo_A_PE_5_2, i512 %fifo_B_PE_5_1, i512 %fifo_B_PE_6_1, i16 %fifo_C_drain_PE_5_1

]]></Node>
<StgValue><ssdm name="call_ln5885"/></StgValue>
</operation>

<operation id="1343" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4576 %call_ln6065 = call void @PE_wrapper133, i512 %fifo_A_PE_6_0, i512 %fifo_A_PE_6_1, i512 %fifo_B_PE_6_0, i512 %fifo_B_PE_7_0, i16 %fifo_C_drain_PE_6_0

]]></Node>
<StgValue><ssdm name="call_ln6065"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1344" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4454 %call_ln4685 = call void @A_IO_L2_in15, i512 %fifo_A_A_IO_L2_in_8, i512 %fifo_A_A_IO_L2_in_9, i512 %fifo_A_PE_8_0

]]></Node>
<StgValue><ssdm name="call_ln4685"/></StgValue>
</operation>

<operation id="1345" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4472 %call_ln4842 = call void @B_IO_L2_in30, i512 %fifo_B_B_IO_L2_in_8, i512 %fifo_B_B_IO_L2_in_9, i512 %fifo_B_PE_0_8

]]></Node>
<StgValue><ssdm name="call_ln4842"/></StgValue>
</operation>

<operation id="1346" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4487 %call_ln4997 = call void @PE_wrapper44, i512 %fifo_A_PE_0_7, i512 %fifo_A_PE_0_8, i512 %fifo_B_PE_0_7, i512 %fifo_B_PE_1_7, i16 %fifo_C_drain_PE_0_7

]]></Node>
<StgValue><ssdm name="call_ln4997"/></StgValue>
</operation>

<operation id="1347" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4502 %call_ln5177 = call void @PE_wrapper59, i512 %fifo_A_PE_1_6, i512 %fifo_A_PE_1_7, i512 %fifo_B_PE_1_6, i512 %fifo_B_PE_2_6, i16 %fifo_C_drain_PE_1_6

]]></Node>
<StgValue><ssdm name="call_ln5177"/></StgValue>
</operation>

<operation id="1348" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4517 %call_ln5357 = call void @PE_wrapper74, i512 %fifo_A_PE_2_5, i512 %fifo_A_PE_2_6, i512 %fifo_B_PE_2_5, i512 %fifo_B_PE_3_5, i16 %fifo_C_drain_PE_2_5

]]></Node>
<StgValue><ssdm name="call_ln5357"/></StgValue>
</operation>

<operation id="1349" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4532 %call_ln5537 = call void @PE_wrapper89, i512 %fifo_A_PE_3_4, i512 %fifo_A_PE_3_5, i512 %fifo_B_PE_3_4, i512 %fifo_B_PE_4_4, i16 %fifo_C_drain_PE_3_4

]]></Node>
<StgValue><ssdm name="call_ln5537"/></StgValue>
</operation>

<operation id="1350" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4547 %call_ln5717 = call void @PE_wrapper104, i512 %fifo_A_PE_4_3, i512 %fifo_A_PE_4_4, i512 %fifo_B_PE_4_3, i512 %fifo_B_PE_5_3, i16 %fifo_C_drain_PE_4_3

]]></Node>
<StgValue><ssdm name="call_ln5717"/></StgValue>
</operation>

<operation id="1351" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4562 %call_ln5897 = call void @PE_wrapper119, i512 %fifo_A_PE_5_2, i512 %fifo_A_PE_5_3, i512 %fifo_B_PE_5_2, i512 %fifo_B_PE_6_2, i16 %fifo_C_drain_PE_5_2

]]></Node>
<StgValue><ssdm name="call_ln5897"/></StgValue>
</operation>

<operation id="1352" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4577 %call_ln6077 = call void @PE_wrapper134, i512 %fifo_A_PE_6_1, i512 %fifo_A_PE_6_2, i512 %fifo_B_PE_6_1, i512 %fifo_B_PE_7_1, i16 %fifo_C_drain_PE_6_1

]]></Node>
<StgValue><ssdm name="call_ln6077"/></StgValue>
</operation>

<operation id="1353" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4592 %call_ln6257 = call void @PE_wrapper149, i512 %fifo_A_PE_7_0, i512 %fifo_A_PE_7_1, i512 %fifo_B_PE_7_0, i512 %fifo_B_PE_8_0, i16 %fifo_C_drain_PE_7_0

]]></Node>
<StgValue><ssdm name="call_ln6257"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1354" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4454 %call_ln4685 = call void @A_IO_L2_in15, i512 %fifo_A_A_IO_L2_in_8, i512 %fifo_A_A_IO_L2_in_9, i512 %fifo_A_PE_8_0

]]></Node>
<StgValue><ssdm name="call_ln4685"/></StgValue>
</operation>

<operation id="1355" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4472 %call_ln4842 = call void @B_IO_L2_in30, i512 %fifo_B_B_IO_L2_in_8, i512 %fifo_B_B_IO_L2_in_9, i512 %fifo_B_PE_0_8

]]></Node>
<StgValue><ssdm name="call_ln4842"/></StgValue>
</operation>

<operation id="1356" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4487 %call_ln4997 = call void @PE_wrapper44, i512 %fifo_A_PE_0_7, i512 %fifo_A_PE_0_8, i512 %fifo_B_PE_0_7, i512 %fifo_B_PE_1_7, i16 %fifo_C_drain_PE_0_7

]]></Node>
<StgValue><ssdm name="call_ln4997"/></StgValue>
</operation>

<operation id="1357" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4502 %call_ln5177 = call void @PE_wrapper59, i512 %fifo_A_PE_1_6, i512 %fifo_A_PE_1_7, i512 %fifo_B_PE_1_6, i512 %fifo_B_PE_2_6, i16 %fifo_C_drain_PE_1_6

]]></Node>
<StgValue><ssdm name="call_ln5177"/></StgValue>
</operation>

<operation id="1358" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4517 %call_ln5357 = call void @PE_wrapper74, i512 %fifo_A_PE_2_5, i512 %fifo_A_PE_2_6, i512 %fifo_B_PE_2_5, i512 %fifo_B_PE_3_5, i16 %fifo_C_drain_PE_2_5

]]></Node>
<StgValue><ssdm name="call_ln5357"/></StgValue>
</operation>

<operation id="1359" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4532 %call_ln5537 = call void @PE_wrapper89, i512 %fifo_A_PE_3_4, i512 %fifo_A_PE_3_5, i512 %fifo_B_PE_3_4, i512 %fifo_B_PE_4_4, i16 %fifo_C_drain_PE_3_4

]]></Node>
<StgValue><ssdm name="call_ln5537"/></StgValue>
</operation>

<operation id="1360" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4547 %call_ln5717 = call void @PE_wrapper104, i512 %fifo_A_PE_4_3, i512 %fifo_A_PE_4_4, i512 %fifo_B_PE_4_3, i512 %fifo_B_PE_5_3, i16 %fifo_C_drain_PE_4_3

]]></Node>
<StgValue><ssdm name="call_ln5717"/></StgValue>
</operation>

<operation id="1361" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4562 %call_ln5897 = call void @PE_wrapper119, i512 %fifo_A_PE_5_2, i512 %fifo_A_PE_5_3, i512 %fifo_B_PE_5_2, i512 %fifo_B_PE_6_2, i16 %fifo_C_drain_PE_5_2

]]></Node>
<StgValue><ssdm name="call_ln5897"/></StgValue>
</operation>

<operation id="1362" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4577 %call_ln6077 = call void @PE_wrapper134, i512 %fifo_A_PE_6_1, i512 %fifo_A_PE_6_2, i512 %fifo_B_PE_6_1, i512 %fifo_B_PE_7_1, i16 %fifo_C_drain_PE_6_1

]]></Node>
<StgValue><ssdm name="call_ln6077"/></StgValue>
</operation>

<operation id="1363" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4592 %call_ln6257 = call void @PE_wrapper149, i512 %fifo_A_PE_7_0, i512 %fifo_A_PE_7_1, i512 %fifo_B_PE_7_0, i512 %fifo_B_PE_8_0, i16 %fifo_C_drain_PE_7_0

]]></Node>
<StgValue><ssdm name="call_ln6257"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1364" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4455 %call_ln4694 = call void @A_IO_L2_in16, i512 %fifo_A_A_IO_L2_in_9, i512 %fifo_A_A_IO_L2_in_10, i512 %fifo_A_PE_9_0

]]></Node>
<StgValue><ssdm name="call_ln4694"/></StgValue>
</operation>

<operation id="1365" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4473 %call_ln4851 = call void @B_IO_L2_in31, i512 %fifo_B_B_IO_L2_in_9, i512 %fifo_B_B_IO_L2_in_10, i512 %fifo_B_PE_0_9

]]></Node>
<StgValue><ssdm name="call_ln4851"/></StgValue>
</operation>

<operation id="1366" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4488 %call_ln5009 = call void @PE_wrapper45, i512 %fifo_A_PE_0_8, i512 %fifo_A_PE_0_9, i512 %fifo_B_PE_0_8, i512 %fifo_B_PE_1_8, i16 %fifo_C_drain_PE_0_8

]]></Node>
<StgValue><ssdm name="call_ln5009"/></StgValue>
</operation>

<operation id="1367" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4503 %call_ln5189 = call void @PE_wrapper60, i512 %fifo_A_PE_1_7, i512 %fifo_A_PE_1_8, i512 %fifo_B_PE_1_7, i512 %fifo_B_PE_2_7, i16 %fifo_C_drain_PE_1_7

]]></Node>
<StgValue><ssdm name="call_ln5189"/></StgValue>
</operation>

<operation id="1368" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4518 %call_ln5369 = call void @PE_wrapper75, i512 %fifo_A_PE_2_6, i512 %fifo_A_PE_2_7, i512 %fifo_B_PE_2_6, i512 %fifo_B_PE_3_6, i16 %fifo_C_drain_PE_2_6

]]></Node>
<StgValue><ssdm name="call_ln5369"/></StgValue>
</operation>

<operation id="1369" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4533 %call_ln5549 = call void @PE_wrapper90, i512 %fifo_A_PE_3_5, i512 %fifo_A_PE_3_6, i512 %fifo_B_PE_3_5, i512 %fifo_B_PE_4_5, i16 %fifo_C_drain_PE_3_5

]]></Node>
<StgValue><ssdm name="call_ln5549"/></StgValue>
</operation>

<operation id="1370" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4548 %call_ln5729 = call void @PE_wrapper105, i512 %fifo_A_PE_4_4, i512 %fifo_A_PE_4_5, i512 %fifo_B_PE_4_4, i512 %fifo_B_PE_5_4, i16 %fifo_C_drain_PE_4_4

]]></Node>
<StgValue><ssdm name="call_ln5729"/></StgValue>
</operation>

<operation id="1371" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4563 %call_ln5909 = call void @PE_wrapper120, i512 %fifo_A_PE_5_3, i512 %fifo_A_PE_5_4, i512 %fifo_B_PE_5_3, i512 %fifo_B_PE_6_3, i16 %fifo_C_drain_PE_5_3

]]></Node>
<StgValue><ssdm name="call_ln5909"/></StgValue>
</operation>

<operation id="1372" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4578 %call_ln6089 = call void @PE_wrapper135, i512 %fifo_A_PE_6_2, i512 %fifo_A_PE_6_3, i512 %fifo_B_PE_6_2, i512 %fifo_B_PE_7_2, i16 %fifo_C_drain_PE_6_2

]]></Node>
<StgValue><ssdm name="call_ln6089"/></StgValue>
</operation>

<operation id="1373" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4593 %call_ln6269 = call void @PE_wrapper150, i512 %fifo_A_PE_7_1, i512 %fifo_A_PE_7_2, i512 %fifo_B_PE_7_1, i512 %fifo_B_PE_8_1, i16 %fifo_C_drain_PE_7_1

]]></Node>
<StgValue><ssdm name="call_ln6269"/></StgValue>
</operation>

<operation id="1374" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4608 %call_ln6449 = call void @PE_wrapper165, i512 %fifo_A_PE_8_0, i512 %fifo_A_PE_8_1, i512 %fifo_B_PE_8_0, i512 %fifo_B_PE_9_0, i16 %fifo_C_drain_PE_8_0

]]></Node>
<StgValue><ssdm name="call_ln6449"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1375" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4455 %call_ln4694 = call void @A_IO_L2_in16, i512 %fifo_A_A_IO_L2_in_9, i512 %fifo_A_A_IO_L2_in_10, i512 %fifo_A_PE_9_0

]]></Node>
<StgValue><ssdm name="call_ln4694"/></StgValue>
</operation>

<operation id="1376" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4473 %call_ln4851 = call void @B_IO_L2_in31, i512 %fifo_B_B_IO_L2_in_9, i512 %fifo_B_B_IO_L2_in_10, i512 %fifo_B_PE_0_9

]]></Node>
<StgValue><ssdm name="call_ln4851"/></StgValue>
</operation>

<operation id="1377" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4488 %call_ln5009 = call void @PE_wrapper45, i512 %fifo_A_PE_0_8, i512 %fifo_A_PE_0_9, i512 %fifo_B_PE_0_8, i512 %fifo_B_PE_1_8, i16 %fifo_C_drain_PE_0_8

]]></Node>
<StgValue><ssdm name="call_ln5009"/></StgValue>
</operation>

<operation id="1378" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4503 %call_ln5189 = call void @PE_wrapper60, i512 %fifo_A_PE_1_7, i512 %fifo_A_PE_1_8, i512 %fifo_B_PE_1_7, i512 %fifo_B_PE_2_7, i16 %fifo_C_drain_PE_1_7

]]></Node>
<StgValue><ssdm name="call_ln5189"/></StgValue>
</operation>

<operation id="1379" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4518 %call_ln5369 = call void @PE_wrapper75, i512 %fifo_A_PE_2_6, i512 %fifo_A_PE_2_7, i512 %fifo_B_PE_2_6, i512 %fifo_B_PE_3_6, i16 %fifo_C_drain_PE_2_6

]]></Node>
<StgValue><ssdm name="call_ln5369"/></StgValue>
</operation>

<operation id="1380" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4533 %call_ln5549 = call void @PE_wrapper90, i512 %fifo_A_PE_3_5, i512 %fifo_A_PE_3_6, i512 %fifo_B_PE_3_5, i512 %fifo_B_PE_4_5, i16 %fifo_C_drain_PE_3_5

]]></Node>
<StgValue><ssdm name="call_ln5549"/></StgValue>
</operation>

<operation id="1381" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4548 %call_ln5729 = call void @PE_wrapper105, i512 %fifo_A_PE_4_4, i512 %fifo_A_PE_4_5, i512 %fifo_B_PE_4_4, i512 %fifo_B_PE_5_4, i16 %fifo_C_drain_PE_4_4

]]></Node>
<StgValue><ssdm name="call_ln5729"/></StgValue>
</operation>

<operation id="1382" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4563 %call_ln5909 = call void @PE_wrapper120, i512 %fifo_A_PE_5_3, i512 %fifo_A_PE_5_4, i512 %fifo_B_PE_5_3, i512 %fifo_B_PE_6_3, i16 %fifo_C_drain_PE_5_3

]]></Node>
<StgValue><ssdm name="call_ln5909"/></StgValue>
</operation>

<operation id="1383" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4578 %call_ln6089 = call void @PE_wrapper135, i512 %fifo_A_PE_6_2, i512 %fifo_A_PE_6_3, i512 %fifo_B_PE_6_2, i512 %fifo_B_PE_7_2, i16 %fifo_C_drain_PE_6_2

]]></Node>
<StgValue><ssdm name="call_ln6089"/></StgValue>
</operation>

<operation id="1384" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4593 %call_ln6269 = call void @PE_wrapper150, i512 %fifo_A_PE_7_1, i512 %fifo_A_PE_7_2, i512 %fifo_B_PE_7_1, i512 %fifo_B_PE_8_1, i16 %fifo_C_drain_PE_7_1

]]></Node>
<StgValue><ssdm name="call_ln6269"/></StgValue>
</operation>

<operation id="1385" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4608 %call_ln6449 = call void @PE_wrapper165, i512 %fifo_A_PE_8_0, i512 %fifo_A_PE_8_1, i512 %fifo_B_PE_8_0, i512 %fifo_B_PE_9_0, i16 %fifo_C_drain_PE_8_0

]]></Node>
<StgValue><ssdm name="call_ln6449"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1386" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4456 %call_ln4703 = call void @A_IO_L2_in17, i512 %fifo_A_A_IO_L2_in_10, i512 %fifo_A_A_IO_L2_in_11, i512 %fifo_A_PE_10_0

]]></Node>
<StgValue><ssdm name="call_ln4703"/></StgValue>
</operation>

<operation id="1387" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4474 %call_ln4860 = call void @B_IO_L2_in32, i512 %fifo_B_B_IO_L2_in_10, i512 %fifo_B_B_IO_L2_in_11, i512 %fifo_B_PE_0_10

]]></Node>
<StgValue><ssdm name="call_ln4860"/></StgValue>
</operation>

<operation id="1388" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4489 %call_ln5021 = call void @PE_wrapper46, i512 %fifo_A_PE_0_9, i512 %fifo_A_PE_0_10, i512 %fifo_B_PE_0_9, i512 %fifo_B_PE_1_9, i16 %fifo_C_drain_PE_0_9

]]></Node>
<StgValue><ssdm name="call_ln5021"/></StgValue>
</operation>

<operation id="1389" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4504 %call_ln5201 = call void @PE_wrapper61, i512 %fifo_A_PE_1_8, i512 %fifo_A_PE_1_9, i512 %fifo_B_PE_1_8, i512 %fifo_B_PE_2_8, i16 %fifo_C_drain_PE_1_8

]]></Node>
<StgValue><ssdm name="call_ln5201"/></StgValue>
</operation>

<operation id="1390" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4519 %call_ln5381 = call void @PE_wrapper76, i512 %fifo_A_PE_2_7, i512 %fifo_A_PE_2_8, i512 %fifo_B_PE_2_7, i512 %fifo_B_PE_3_7, i16 %fifo_C_drain_PE_2_7

]]></Node>
<StgValue><ssdm name="call_ln5381"/></StgValue>
</operation>

<operation id="1391" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4534 %call_ln5561 = call void @PE_wrapper91, i512 %fifo_A_PE_3_6, i512 %fifo_A_PE_3_7, i512 %fifo_B_PE_3_6, i512 %fifo_B_PE_4_6, i16 %fifo_C_drain_PE_3_6

]]></Node>
<StgValue><ssdm name="call_ln5561"/></StgValue>
</operation>

<operation id="1392" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4549 %call_ln5741 = call void @PE_wrapper106, i512 %fifo_A_PE_4_5, i512 %fifo_A_PE_4_6, i512 %fifo_B_PE_4_5, i512 %fifo_B_PE_5_5, i16 %fifo_C_drain_PE_4_5

]]></Node>
<StgValue><ssdm name="call_ln5741"/></StgValue>
</operation>

<operation id="1393" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4564 %call_ln5921 = call void @PE_wrapper121, i512 %fifo_A_PE_5_4, i512 %fifo_A_PE_5_5, i512 %fifo_B_PE_5_4, i512 %fifo_B_PE_6_4, i16 %fifo_C_drain_PE_5_4

]]></Node>
<StgValue><ssdm name="call_ln5921"/></StgValue>
</operation>

<operation id="1394" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4579 %call_ln6101 = call void @PE_wrapper136, i512 %fifo_A_PE_6_3, i512 %fifo_A_PE_6_4, i512 %fifo_B_PE_6_3, i512 %fifo_B_PE_7_3, i16 %fifo_C_drain_PE_6_3

]]></Node>
<StgValue><ssdm name="call_ln6101"/></StgValue>
</operation>

<operation id="1395" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4594 %call_ln6281 = call void @PE_wrapper151, i512 %fifo_A_PE_7_2, i512 %fifo_A_PE_7_3, i512 %fifo_B_PE_7_2, i512 %fifo_B_PE_8_2, i16 %fifo_C_drain_PE_7_2

]]></Node>
<StgValue><ssdm name="call_ln6281"/></StgValue>
</operation>

<operation id="1396" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4609 %call_ln6461 = call void @PE_wrapper166, i512 %fifo_A_PE_8_1, i512 %fifo_A_PE_8_2, i512 %fifo_B_PE_8_1, i512 %fifo_B_PE_9_1, i16 %fifo_C_drain_PE_8_1

]]></Node>
<StgValue><ssdm name="call_ln6461"/></StgValue>
</operation>

<operation id="1397" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4624 %call_ln6641 = call void @PE_wrapper181, i512 %fifo_A_PE_9_0, i512 %fifo_A_PE_9_1, i512 %fifo_B_PE_9_0, i512 %fifo_B_PE_10_0, i16 %fifo_C_drain_PE_9_0

]]></Node>
<StgValue><ssdm name="call_ln6641"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1398" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4456 %call_ln4703 = call void @A_IO_L2_in17, i512 %fifo_A_A_IO_L2_in_10, i512 %fifo_A_A_IO_L2_in_11, i512 %fifo_A_PE_10_0

]]></Node>
<StgValue><ssdm name="call_ln4703"/></StgValue>
</operation>

<operation id="1399" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4474 %call_ln4860 = call void @B_IO_L2_in32, i512 %fifo_B_B_IO_L2_in_10, i512 %fifo_B_B_IO_L2_in_11, i512 %fifo_B_PE_0_10

]]></Node>
<StgValue><ssdm name="call_ln4860"/></StgValue>
</operation>

<operation id="1400" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4489 %call_ln5021 = call void @PE_wrapper46, i512 %fifo_A_PE_0_9, i512 %fifo_A_PE_0_10, i512 %fifo_B_PE_0_9, i512 %fifo_B_PE_1_9, i16 %fifo_C_drain_PE_0_9

]]></Node>
<StgValue><ssdm name="call_ln5021"/></StgValue>
</operation>

<operation id="1401" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4504 %call_ln5201 = call void @PE_wrapper61, i512 %fifo_A_PE_1_8, i512 %fifo_A_PE_1_9, i512 %fifo_B_PE_1_8, i512 %fifo_B_PE_2_8, i16 %fifo_C_drain_PE_1_8

]]></Node>
<StgValue><ssdm name="call_ln5201"/></StgValue>
</operation>

<operation id="1402" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4519 %call_ln5381 = call void @PE_wrapper76, i512 %fifo_A_PE_2_7, i512 %fifo_A_PE_2_8, i512 %fifo_B_PE_2_7, i512 %fifo_B_PE_3_7, i16 %fifo_C_drain_PE_2_7

]]></Node>
<StgValue><ssdm name="call_ln5381"/></StgValue>
</operation>

<operation id="1403" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4534 %call_ln5561 = call void @PE_wrapper91, i512 %fifo_A_PE_3_6, i512 %fifo_A_PE_3_7, i512 %fifo_B_PE_3_6, i512 %fifo_B_PE_4_6, i16 %fifo_C_drain_PE_3_6

]]></Node>
<StgValue><ssdm name="call_ln5561"/></StgValue>
</operation>

<operation id="1404" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4549 %call_ln5741 = call void @PE_wrapper106, i512 %fifo_A_PE_4_5, i512 %fifo_A_PE_4_6, i512 %fifo_B_PE_4_5, i512 %fifo_B_PE_5_5, i16 %fifo_C_drain_PE_4_5

]]></Node>
<StgValue><ssdm name="call_ln5741"/></StgValue>
</operation>

<operation id="1405" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4564 %call_ln5921 = call void @PE_wrapper121, i512 %fifo_A_PE_5_4, i512 %fifo_A_PE_5_5, i512 %fifo_B_PE_5_4, i512 %fifo_B_PE_6_4, i16 %fifo_C_drain_PE_5_4

]]></Node>
<StgValue><ssdm name="call_ln5921"/></StgValue>
</operation>

<operation id="1406" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4579 %call_ln6101 = call void @PE_wrapper136, i512 %fifo_A_PE_6_3, i512 %fifo_A_PE_6_4, i512 %fifo_B_PE_6_3, i512 %fifo_B_PE_7_3, i16 %fifo_C_drain_PE_6_3

]]></Node>
<StgValue><ssdm name="call_ln6101"/></StgValue>
</operation>

<operation id="1407" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4594 %call_ln6281 = call void @PE_wrapper151, i512 %fifo_A_PE_7_2, i512 %fifo_A_PE_7_3, i512 %fifo_B_PE_7_2, i512 %fifo_B_PE_8_2, i16 %fifo_C_drain_PE_7_2

]]></Node>
<StgValue><ssdm name="call_ln6281"/></StgValue>
</operation>

<operation id="1408" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4609 %call_ln6461 = call void @PE_wrapper166, i512 %fifo_A_PE_8_1, i512 %fifo_A_PE_8_2, i512 %fifo_B_PE_8_1, i512 %fifo_B_PE_9_1, i16 %fifo_C_drain_PE_8_1

]]></Node>
<StgValue><ssdm name="call_ln6461"/></StgValue>
</operation>

<operation id="1409" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4624 %call_ln6641 = call void @PE_wrapper181, i512 %fifo_A_PE_9_0, i512 %fifo_A_PE_9_1, i512 %fifo_B_PE_9_0, i512 %fifo_B_PE_10_0, i16 %fifo_C_drain_PE_9_0

]]></Node>
<StgValue><ssdm name="call_ln6641"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1410" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4457 %call_ln4712 = call void @A_IO_L2_in18, i512 %fifo_A_A_IO_L2_in_11, i512 %fifo_A_A_IO_L2_in_12, i512 %fifo_A_PE_11_0

]]></Node>
<StgValue><ssdm name="call_ln4712"/></StgValue>
</operation>

<operation id="1411" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4475 %call_ln4869 = call void @B_IO_L2_in33, i512 %fifo_B_B_IO_L2_in_11, i512 %fifo_B_B_IO_L2_in_12, i512 %fifo_B_PE_0_11

]]></Node>
<StgValue><ssdm name="call_ln4869"/></StgValue>
</operation>

<operation id="1412" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4490 %call_ln5033 = call void @PE_wrapper47, i512 %fifo_A_PE_0_10, i512 %fifo_A_PE_0_11, i512 %fifo_B_PE_0_10, i512 %fifo_B_PE_1_10, i16 %fifo_C_drain_PE_0_10

]]></Node>
<StgValue><ssdm name="call_ln5033"/></StgValue>
</operation>

<operation id="1413" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4505 %call_ln5213 = call void @PE_wrapper62, i512 %fifo_A_PE_1_9, i512 %fifo_A_PE_1_10, i512 %fifo_B_PE_1_9, i512 %fifo_B_PE_2_9, i16 %fifo_C_drain_PE_1_9

]]></Node>
<StgValue><ssdm name="call_ln5213"/></StgValue>
</operation>

<operation id="1414" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4520 %call_ln5393 = call void @PE_wrapper77, i512 %fifo_A_PE_2_8, i512 %fifo_A_PE_2_9, i512 %fifo_B_PE_2_8, i512 %fifo_B_PE_3_8, i16 %fifo_C_drain_PE_2_8

]]></Node>
<StgValue><ssdm name="call_ln5393"/></StgValue>
</operation>

<operation id="1415" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4535 %call_ln5573 = call void @PE_wrapper92, i512 %fifo_A_PE_3_7, i512 %fifo_A_PE_3_8, i512 %fifo_B_PE_3_7, i512 %fifo_B_PE_4_7, i16 %fifo_C_drain_PE_3_7

]]></Node>
<StgValue><ssdm name="call_ln5573"/></StgValue>
</operation>

<operation id="1416" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4550 %call_ln5753 = call void @PE_wrapper107, i512 %fifo_A_PE_4_6, i512 %fifo_A_PE_4_7, i512 %fifo_B_PE_4_6, i512 %fifo_B_PE_5_6, i16 %fifo_C_drain_PE_4_6

]]></Node>
<StgValue><ssdm name="call_ln5753"/></StgValue>
</operation>

<operation id="1417" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4565 %call_ln5933 = call void @PE_wrapper122, i512 %fifo_A_PE_5_5, i512 %fifo_A_PE_5_6, i512 %fifo_B_PE_5_5, i512 %fifo_B_PE_6_5, i16 %fifo_C_drain_PE_5_5

]]></Node>
<StgValue><ssdm name="call_ln5933"/></StgValue>
</operation>

<operation id="1418" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4580 %call_ln6113 = call void @PE_wrapper137, i512 %fifo_A_PE_6_4, i512 %fifo_A_PE_6_5, i512 %fifo_B_PE_6_4, i512 %fifo_B_PE_7_4, i16 %fifo_C_drain_PE_6_4

]]></Node>
<StgValue><ssdm name="call_ln6113"/></StgValue>
</operation>

<operation id="1419" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4595 %call_ln6293 = call void @PE_wrapper152, i512 %fifo_A_PE_7_3, i512 %fifo_A_PE_7_4, i512 %fifo_B_PE_7_3, i512 %fifo_B_PE_8_3, i16 %fifo_C_drain_PE_7_3

]]></Node>
<StgValue><ssdm name="call_ln6293"/></StgValue>
</operation>

<operation id="1420" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4610 %call_ln6473 = call void @PE_wrapper167, i512 %fifo_A_PE_8_2, i512 %fifo_A_PE_8_3, i512 %fifo_B_PE_8_2, i512 %fifo_B_PE_9_2, i16 %fifo_C_drain_PE_8_2

]]></Node>
<StgValue><ssdm name="call_ln6473"/></StgValue>
</operation>

<operation id="1421" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4625 %call_ln6653 = call void @PE_wrapper182, i512 %fifo_A_PE_9_1, i512 %fifo_A_PE_9_2, i512 %fifo_B_PE_9_1, i512 %fifo_B_PE_10_1, i16 %fifo_C_drain_PE_9_1

]]></Node>
<StgValue><ssdm name="call_ln6653"/></StgValue>
</operation>

<operation id="1422" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4640 %call_ln6833 = call void @PE_wrapper197, i512 %fifo_A_PE_10_0, i512 %fifo_A_PE_10_1, i512 %fifo_B_PE_10_0, i512 %fifo_B_PE_11_0, i16 %fifo_C_drain_PE_10_0

]]></Node>
<StgValue><ssdm name="call_ln6833"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1423" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4457 %call_ln4712 = call void @A_IO_L2_in18, i512 %fifo_A_A_IO_L2_in_11, i512 %fifo_A_A_IO_L2_in_12, i512 %fifo_A_PE_11_0

]]></Node>
<StgValue><ssdm name="call_ln4712"/></StgValue>
</operation>

<operation id="1424" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4475 %call_ln4869 = call void @B_IO_L2_in33, i512 %fifo_B_B_IO_L2_in_11, i512 %fifo_B_B_IO_L2_in_12, i512 %fifo_B_PE_0_11

]]></Node>
<StgValue><ssdm name="call_ln4869"/></StgValue>
</operation>

<operation id="1425" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4490 %call_ln5033 = call void @PE_wrapper47, i512 %fifo_A_PE_0_10, i512 %fifo_A_PE_0_11, i512 %fifo_B_PE_0_10, i512 %fifo_B_PE_1_10, i16 %fifo_C_drain_PE_0_10

]]></Node>
<StgValue><ssdm name="call_ln5033"/></StgValue>
</operation>

<operation id="1426" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4505 %call_ln5213 = call void @PE_wrapper62, i512 %fifo_A_PE_1_9, i512 %fifo_A_PE_1_10, i512 %fifo_B_PE_1_9, i512 %fifo_B_PE_2_9, i16 %fifo_C_drain_PE_1_9

]]></Node>
<StgValue><ssdm name="call_ln5213"/></StgValue>
</operation>

<operation id="1427" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4520 %call_ln5393 = call void @PE_wrapper77, i512 %fifo_A_PE_2_8, i512 %fifo_A_PE_2_9, i512 %fifo_B_PE_2_8, i512 %fifo_B_PE_3_8, i16 %fifo_C_drain_PE_2_8

]]></Node>
<StgValue><ssdm name="call_ln5393"/></StgValue>
</operation>

<operation id="1428" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4535 %call_ln5573 = call void @PE_wrapper92, i512 %fifo_A_PE_3_7, i512 %fifo_A_PE_3_8, i512 %fifo_B_PE_3_7, i512 %fifo_B_PE_4_7, i16 %fifo_C_drain_PE_3_7

]]></Node>
<StgValue><ssdm name="call_ln5573"/></StgValue>
</operation>

<operation id="1429" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4550 %call_ln5753 = call void @PE_wrapper107, i512 %fifo_A_PE_4_6, i512 %fifo_A_PE_4_7, i512 %fifo_B_PE_4_6, i512 %fifo_B_PE_5_6, i16 %fifo_C_drain_PE_4_6

]]></Node>
<StgValue><ssdm name="call_ln5753"/></StgValue>
</operation>

<operation id="1430" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4565 %call_ln5933 = call void @PE_wrapper122, i512 %fifo_A_PE_5_5, i512 %fifo_A_PE_5_6, i512 %fifo_B_PE_5_5, i512 %fifo_B_PE_6_5, i16 %fifo_C_drain_PE_5_5

]]></Node>
<StgValue><ssdm name="call_ln5933"/></StgValue>
</operation>

<operation id="1431" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4580 %call_ln6113 = call void @PE_wrapper137, i512 %fifo_A_PE_6_4, i512 %fifo_A_PE_6_5, i512 %fifo_B_PE_6_4, i512 %fifo_B_PE_7_4, i16 %fifo_C_drain_PE_6_4

]]></Node>
<StgValue><ssdm name="call_ln6113"/></StgValue>
</operation>

<operation id="1432" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4595 %call_ln6293 = call void @PE_wrapper152, i512 %fifo_A_PE_7_3, i512 %fifo_A_PE_7_4, i512 %fifo_B_PE_7_3, i512 %fifo_B_PE_8_3, i16 %fifo_C_drain_PE_7_3

]]></Node>
<StgValue><ssdm name="call_ln6293"/></StgValue>
</operation>

<operation id="1433" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4610 %call_ln6473 = call void @PE_wrapper167, i512 %fifo_A_PE_8_2, i512 %fifo_A_PE_8_3, i512 %fifo_B_PE_8_2, i512 %fifo_B_PE_9_2, i16 %fifo_C_drain_PE_8_2

]]></Node>
<StgValue><ssdm name="call_ln6473"/></StgValue>
</operation>

<operation id="1434" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4625 %call_ln6653 = call void @PE_wrapper182, i512 %fifo_A_PE_9_1, i512 %fifo_A_PE_9_2, i512 %fifo_B_PE_9_1, i512 %fifo_B_PE_10_1, i16 %fifo_C_drain_PE_9_1

]]></Node>
<StgValue><ssdm name="call_ln6653"/></StgValue>
</operation>

<operation id="1435" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4640 %call_ln6833 = call void @PE_wrapper197, i512 %fifo_A_PE_10_0, i512 %fifo_A_PE_10_1, i512 %fifo_B_PE_10_0, i512 %fifo_B_PE_11_0, i16 %fifo_C_drain_PE_10_0

]]></Node>
<StgValue><ssdm name="call_ln6833"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1436" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4458 %call_ln4721 = call void @A_IO_L2_in19, i512 %fifo_A_A_IO_L2_in_12, i512 %fifo_A_A_IO_L2_in_13, i512 %fifo_A_PE_12_0

]]></Node>
<StgValue><ssdm name="call_ln4721"/></StgValue>
</operation>

<operation id="1437" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4476 %call_ln4878 = call void @B_IO_L2_in34, i512 %fifo_B_B_IO_L2_in_12, i512 %fifo_B_B_IO_L2_in_13, i512 %fifo_B_PE_0_12

]]></Node>
<StgValue><ssdm name="call_ln4878"/></StgValue>
</operation>

<operation id="1438" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4491 %call_ln5045 = call void @PE_wrapper48, i512 %fifo_A_PE_0_11, i512 %fifo_A_PE_0_12, i512 %fifo_B_PE_0_11, i512 %fifo_B_PE_1_11, i16 %fifo_C_drain_PE_0_11

]]></Node>
<StgValue><ssdm name="call_ln5045"/></StgValue>
</operation>

<operation id="1439" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4506 %call_ln5225 = call void @PE_wrapper63, i512 %fifo_A_PE_1_10, i512 %fifo_A_PE_1_11, i512 %fifo_B_PE_1_10, i512 %fifo_B_PE_2_10, i16 %fifo_C_drain_PE_1_10

]]></Node>
<StgValue><ssdm name="call_ln5225"/></StgValue>
</operation>

<operation id="1440" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4521 %call_ln5405 = call void @PE_wrapper78, i512 %fifo_A_PE_2_9, i512 %fifo_A_PE_2_10, i512 %fifo_B_PE_2_9, i512 %fifo_B_PE_3_9, i16 %fifo_C_drain_PE_2_9

]]></Node>
<StgValue><ssdm name="call_ln5405"/></StgValue>
</operation>

<operation id="1441" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4536 %call_ln5585 = call void @PE_wrapper93, i512 %fifo_A_PE_3_8, i512 %fifo_A_PE_3_9, i512 %fifo_B_PE_3_8, i512 %fifo_B_PE_4_8, i16 %fifo_C_drain_PE_3_8

]]></Node>
<StgValue><ssdm name="call_ln5585"/></StgValue>
</operation>

<operation id="1442" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4551 %call_ln5765 = call void @PE_wrapper108, i512 %fifo_A_PE_4_7, i512 %fifo_A_PE_4_8, i512 %fifo_B_PE_4_7, i512 %fifo_B_PE_5_7, i16 %fifo_C_drain_PE_4_7

]]></Node>
<StgValue><ssdm name="call_ln5765"/></StgValue>
</operation>

<operation id="1443" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4566 %call_ln5945 = call void @PE_wrapper123, i512 %fifo_A_PE_5_6, i512 %fifo_A_PE_5_7, i512 %fifo_B_PE_5_6, i512 %fifo_B_PE_6_6, i16 %fifo_C_drain_PE_5_6

]]></Node>
<StgValue><ssdm name="call_ln5945"/></StgValue>
</operation>

<operation id="1444" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4581 %call_ln6125 = call void @PE_wrapper138, i512 %fifo_A_PE_6_5, i512 %fifo_A_PE_6_6, i512 %fifo_B_PE_6_5, i512 %fifo_B_PE_7_5, i16 %fifo_C_drain_PE_6_5

]]></Node>
<StgValue><ssdm name="call_ln6125"/></StgValue>
</operation>

<operation id="1445" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4596 %call_ln6305 = call void @PE_wrapper153, i512 %fifo_A_PE_7_4, i512 %fifo_A_PE_7_5, i512 %fifo_B_PE_7_4, i512 %fifo_B_PE_8_4, i16 %fifo_C_drain_PE_7_4

]]></Node>
<StgValue><ssdm name="call_ln6305"/></StgValue>
</operation>

<operation id="1446" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4611 %call_ln6485 = call void @PE_wrapper168, i512 %fifo_A_PE_8_3, i512 %fifo_A_PE_8_4, i512 %fifo_B_PE_8_3, i512 %fifo_B_PE_9_3, i16 %fifo_C_drain_PE_8_3

]]></Node>
<StgValue><ssdm name="call_ln6485"/></StgValue>
</operation>

<operation id="1447" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4626 %call_ln6665 = call void @PE_wrapper183, i512 %fifo_A_PE_9_2, i512 %fifo_A_PE_9_3, i512 %fifo_B_PE_9_2, i512 %fifo_B_PE_10_2, i16 %fifo_C_drain_PE_9_2

]]></Node>
<StgValue><ssdm name="call_ln6665"/></StgValue>
</operation>

<operation id="1448" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4641 %call_ln6845 = call void @PE_wrapper198, i512 %fifo_A_PE_10_1, i512 %fifo_A_PE_10_2, i512 %fifo_B_PE_10_1, i512 %fifo_B_PE_11_1, i16 %fifo_C_drain_PE_10_1

]]></Node>
<StgValue><ssdm name="call_ln6845"/></StgValue>
</operation>

<operation id="1449" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4656 %call_ln7025 = call void @PE_wrapper213, i512 %fifo_A_PE_11_0, i512 %fifo_A_PE_11_1, i512 %fifo_B_PE_11_0, i512 %fifo_B_PE_12_0, i16 %fifo_C_drain_PE_11_0

]]></Node>
<StgValue><ssdm name="call_ln7025"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1450" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4458 %call_ln4721 = call void @A_IO_L2_in19, i512 %fifo_A_A_IO_L2_in_12, i512 %fifo_A_A_IO_L2_in_13, i512 %fifo_A_PE_12_0

]]></Node>
<StgValue><ssdm name="call_ln4721"/></StgValue>
</operation>

<operation id="1451" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4476 %call_ln4878 = call void @B_IO_L2_in34, i512 %fifo_B_B_IO_L2_in_12, i512 %fifo_B_B_IO_L2_in_13, i512 %fifo_B_PE_0_12

]]></Node>
<StgValue><ssdm name="call_ln4878"/></StgValue>
</operation>

<operation id="1452" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4491 %call_ln5045 = call void @PE_wrapper48, i512 %fifo_A_PE_0_11, i512 %fifo_A_PE_0_12, i512 %fifo_B_PE_0_11, i512 %fifo_B_PE_1_11, i16 %fifo_C_drain_PE_0_11

]]></Node>
<StgValue><ssdm name="call_ln5045"/></StgValue>
</operation>

<operation id="1453" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4506 %call_ln5225 = call void @PE_wrapper63, i512 %fifo_A_PE_1_10, i512 %fifo_A_PE_1_11, i512 %fifo_B_PE_1_10, i512 %fifo_B_PE_2_10, i16 %fifo_C_drain_PE_1_10

]]></Node>
<StgValue><ssdm name="call_ln5225"/></StgValue>
</operation>

<operation id="1454" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4521 %call_ln5405 = call void @PE_wrapper78, i512 %fifo_A_PE_2_9, i512 %fifo_A_PE_2_10, i512 %fifo_B_PE_2_9, i512 %fifo_B_PE_3_9, i16 %fifo_C_drain_PE_2_9

]]></Node>
<StgValue><ssdm name="call_ln5405"/></StgValue>
</operation>

<operation id="1455" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4536 %call_ln5585 = call void @PE_wrapper93, i512 %fifo_A_PE_3_8, i512 %fifo_A_PE_3_9, i512 %fifo_B_PE_3_8, i512 %fifo_B_PE_4_8, i16 %fifo_C_drain_PE_3_8

]]></Node>
<StgValue><ssdm name="call_ln5585"/></StgValue>
</operation>

<operation id="1456" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4551 %call_ln5765 = call void @PE_wrapper108, i512 %fifo_A_PE_4_7, i512 %fifo_A_PE_4_8, i512 %fifo_B_PE_4_7, i512 %fifo_B_PE_5_7, i16 %fifo_C_drain_PE_4_7

]]></Node>
<StgValue><ssdm name="call_ln5765"/></StgValue>
</operation>

<operation id="1457" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4566 %call_ln5945 = call void @PE_wrapper123, i512 %fifo_A_PE_5_6, i512 %fifo_A_PE_5_7, i512 %fifo_B_PE_5_6, i512 %fifo_B_PE_6_6, i16 %fifo_C_drain_PE_5_6

]]></Node>
<StgValue><ssdm name="call_ln5945"/></StgValue>
</operation>

<operation id="1458" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4581 %call_ln6125 = call void @PE_wrapper138, i512 %fifo_A_PE_6_5, i512 %fifo_A_PE_6_6, i512 %fifo_B_PE_6_5, i512 %fifo_B_PE_7_5, i16 %fifo_C_drain_PE_6_5

]]></Node>
<StgValue><ssdm name="call_ln6125"/></StgValue>
</operation>

<operation id="1459" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4596 %call_ln6305 = call void @PE_wrapper153, i512 %fifo_A_PE_7_4, i512 %fifo_A_PE_7_5, i512 %fifo_B_PE_7_4, i512 %fifo_B_PE_8_4, i16 %fifo_C_drain_PE_7_4

]]></Node>
<StgValue><ssdm name="call_ln6305"/></StgValue>
</operation>

<operation id="1460" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4611 %call_ln6485 = call void @PE_wrapper168, i512 %fifo_A_PE_8_3, i512 %fifo_A_PE_8_4, i512 %fifo_B_PE_8_3, i512 %fifo_B_PE_9_3, i16 %fifo_C_drain_PE_8_3

]]></Node>
<StgValue><ssdm name="call_ln6485"/></StgValue>
</operation>

<operation id="1461" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4626 %call_ln6665 = call void @PE_wrapper183, i512 %fifo_A_PE_9_2, i512 %fifo_A_PE_9_3, i512 %fifo_B_PE_9_2, i512 %fifo_B_PE_10_2, i16 %fifo_C_drain_PE_9_2

]]></Node>
<StgValue><ssdm name="call_ln6665"/></StgValue>
</operation>

<operation id="1462" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4641 %call_ln6845 = call void @PE_wrapper198, i512 %fifo_A_PE_10_1, i512 %fifo_A_PE_10_2, i512 %fifo_B_PE_10_1, i512 %fifo_B_PE_11_1, i16 %fifo_C_drain_PE_10_1

]]></Node>
<StgValue><ssdm name="call_ln6845"/></StgValue>
</operation>

<operation id="1463" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4656 %call_ln7025 = call void @PE_wrapper213, i512 %fifo_A_PE_11_0, i512 %fifo_A_PE_11_1, i512 %fifo_B_PE_11_0, i512 %fifo_B_PE_12_0, i16 %fifo_C_drain_PE_11_0

]]></Node>
<StgValue><ssdm name="call_ln7025"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1464" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4459 %call_ln4730 = call void @A_IO_L2_in20, i512 %fifo_A_A_IO_L2_in_13, i512 %fifo_A_A_IO_L2_in_14, i512 %fifo_A_PE_13_0

]]></Node>
<StgValue><ssdm name="call_ln4730"/></StgValue>
</operation>

<operation id="1465" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4477 %call_ln4887 = call void @B_IO_L2_in35, i512 %fifo_B_B_IO_L2_in_13, i512 %fifo_B_B_IO_L2_in_14, i512 %fifo_B_PE_0_13

]]></Node>
<StgValue><ssdm name="call_ln4887"/></StgValue>
</operation>

<operation id="1466" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4492 %call_ln5057 = call void @PE_wrapper49, i512 %fifo_A_PE_0_12, i512 %fifo_A_PE_0_13, i512 %fifo_B_PE_0_12, i512 %fifo_B_PE_1_12, i16 %fifo_C_drain_PE_0_12

]]></Node>
<StgValue><ssdm name="call_ln5057"/></StgValue>
</operation>

<operation id="1467" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4507 %call_ln5237 = call void @PE_wrapper64, i512 %fifo_A_PE_1_11, i512 %fifo_A_PE_1_12, i512 %fifo_B_PE_1_11, i512 %fifo_B_PE_2_11, i16 %fifo_C_drain_PE_1_11

]]></Node>
<StgValue><ssdm name="call_ln5237"/></StgValue>
</operation>

<operation id="1468" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4522 %call_ln5417 = call void @PE_wrapper79, i512 %fifo_A_PE_2_10, i512 %fifo_A_PE_2_11, i512 %fifo_B_PE_2_10, i512 %fifo_B_PE_3_10, i16 %fifo_C_drain_PE_2_10

]]></Node>
<StgValue><ssdm name="call_ln5417"/></StgValue>
</operation>

<operation id="1469" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4537 %call_ln5597 = call void @PE_wrapper94, i512 %fifo_A_PE_3_9, i512 %fifo_A_PE_3_10, i512 %fifo_B_PE_3_9, i512 %fifo_B_PE_4_9, i16 %fifo_C_drain_PE_3_9

]]></Node>
<StgValue><ssdm name="call_ln5597"/></StgValue>
</operation>

<operation id="1470" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4552 %call_ln5777 = call void @PE_wrapper109, i512 %fifo_A_PE_4_8, i512 %fifo_A_PE_4_9, i512 %fifo_B_PE_4_8, i512 %fifo_B_PE_5_8, i16 %fifo_C_drain_PE_4_8

]]></Node>
<StgValue><ssdm name="call_ln5777"/></StgValue>
</operation>

<operation id="1471" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4567 %call_ln5957 = call void @PE_wrapper124, i512 %fifo_A_PE_5_7, i512 %fifo_A_PE_5_8, i512 %fifo_B_PE_5_7, i512 %fifo_B_PE_6_7, i16 %fifo_C_drain_PE_5_7

]]></Node>
<StgValue><ssdm name="call_ln5957"/></StgValue>
</operation>

<operation id="1472" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4582 %call_ln6137 = call void @PE_wrapper139, i512 %fifo_A_PE_6_6, i512 %fifo_A_PE_6_7, i512 %fifo_B_PE_6_6, i512 %fifo_B_PE_7_6, i16 %fifo_C_drain_PE_6_6

]]></Node>
<StgValue><ssdm name="call_ln6137"/></StgValue>
</operation>

<operation id="1473" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4597 %call_ln6317 = call void @PE_wrapper154, i512 %fifo_A_PE_7_5, i512 %fifo_A_PE_7_6, i512 %fifo_B_PE_7_5, i512 %fifo_B_PE_8_5, i16 %fifo_C_drain_PE_7_5

]]></Node>
<StgValue><ssdm name="call_ln6317"/></StgValue>
</operation>

<operation id="1474" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4612 %call_ln6497 = call void @PE_wrapper169, i512 %fifo_A_PE_8_4, i512 %fifo_A_PE_8_5, i512 %fifo_B_PE_8_4, i512 %fifo_B_PE_9_4, i16 %fifo_C_drain_PE_8_4

]]></Node>
<StgValue><ssdm name="call_ln6497"/></StgValue>
</operation>

<operation id="1475" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4627 %call_ln6677 = call void @PE_wrapper184, i512 %fifo_A_PE_9_3, i512 %fifo_A_PE_9_4, i512 %fifo_B_PE_9_3, i512 %fifo_B_PE_10_3, i16 %fifo_C_drain_PE_9_3

]]></Node>
<StgValue><ssdm name="call_ln6677"/></StgValue>
</operation>

<operation id="1476" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4642 %call_ln6857 = call void @PE_wrapper199, i512 %fifo_A_PE_10_2, i512 %fifo_A_PE_10_3, i512 %fifo_B_PE_10_2, i512 %fifo_B_PE_11_2, i16 %fifo_C_drain_PE_10_2

]]></Node>
<StgValue><ssdm name="call_ln6857"/></StgValue>
</operation>

<operation id="1477" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4657 %call_ln7037 = call void @PE_wrapper214, i512 %fifo_A_PE_11_1, i512 %fifo_A_PE_11_2, i512 %fifo_B_PE_11_1, i512 %fifo_B_PE_12_1, i16 %fifo_C_drain_PE_11_1

]]></Node>
<StgValue><ssdm name="call_ln7037"/></StgValue>
</operation>

<operation id="1478" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4672 %call_ln7217 = call void @PE_wrapper229, i512 %fifo_A_PE_12_0, i512 %fifo_A_PE_12_1, i512 %fifo_B_PE_12_0, i512 %fifo_B_PE_13_0, i16 %fifo_C_drain_PE_12_0

]]></Node>
<StgValue><ssdm name="call_ln7217"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1479" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4459 %call_ln4730 = call void @A_IO_L2_in20, i512 %fifo_A_A_IO_L2_in_13, i512 %fifo_A_A_IO_L2_in_14, i512 %fifo_A_PE_13_0

]]></Node>
<StgValue><ssdm name="call_ln4730"/></StgValue>
</operation>

<operation id="1480" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4477 %call_ln4887 = call void @B_IO_L2_in35, i512 %fifo_B_B_IO_L2_in_13, i512 %fifo_B_B_IO_L2_in_14, i512 %fifo_B_PE_0_13

]]></Node>
<StgValue><ssdm name="call_ln4887"/></StgValue>
</operation>

<operation id="1481" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4492 %call_ln5057 = call void @PE_wrapper49, i512 %fifo_A_PE_0_12, i512 %fifo_A_PE_0_13, i512 %fifo_B_PE_0_12, i512 %fifo_B_PE_1_12, i16 %fifo_C_drain_PE_0_12

]]></Node>
<StgValue><ssdm name="call_ln5057"/></StgValue>
</operation>

<operation id="1482" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4507 %call_ln5237 = call void @PE_wrapper64, i512 %fifo_A_PE_1_11, i512 %fifo_A_PE_1_12, i512 %fifo_B_PE_1_11, i512 %fifo_B_PE_2_11, i16 %fifo_C_drain_PE_1_11

]]></Node>
<StgValue><ssdm name="call_ln5237"/></StgValue>
</operation>

<operation id="1483" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4522 %call_ln5417 = call void @PE_wrapper79, i512 %fifo_A_PE_2_10, i512 %fifo_A_PE_2_11, i512 %fifo_B_PE_2_10, i512 %fifo_B_PE_3_10, i16 %fifo_C_drain_PE_2_10

]]></Node>
<StgValue><ssdm name="call_ln5417"/></StgValue>
</operation>

<operation id="1484" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4537 %call_ln5597 = call void @PE_wrapper94, i512 %fifo_A_PE_3_9, i512 %fifo_A_PE_3_10, i512 %fifo_B_PE_3_9, i512 %fifo_B_PE_4_9, i16 %fifo_C_drain_PE_3_9

]]></Node>
<StgValue><ssdm name="call_ln5597"/></StgValue>
</operation>

<operation id="1485" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4552 %call_ln5777 = call void @PE_wrapper109, i512 %fifo_A_PE_4_8, i512 %fifo_A_PE_4_9, i512 %fifo_B_PE_4_8, i512 %fifo_B_PE_5_8, i16 %fifo_C_drain_PE_4_8

]]></Node>
<StgValue><ssdm name="call_ln5777"/></StgValue>
</operation>

<operation id="1486" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4567 %call_ln5957 = call void @PE_wrapper124, i512 %fifo_A_PE_5_7, i512 %fifo_A_PE_5_8, i512 %fifo_B_PE_5_7, i512 %fifo_B_PE_6_7, i16 %fifo_C_drain_PE_5_7

]]></Node>
<StgValue><ssdm name="call_ln5957"/></StgValue>
</operation>

<operation id="1487" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4582 %call_ln6137 = call void @PE_wrapper139, i512 %fifo_A_PE_6_6, i512 %fifo_A_PE_6_7, i512 %fifo_B_PE_6_6, i512 %fifo_B_PE_7_6, i16 %fifo_C_drain_PE_6_6

]]></Node>
<StgValue><ssdm name="call_ln6137"/></StgValue>
</operation>

<operation id="1488" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4597 %call_ln6317 = call void @PE_wrapper154, i512 %fifo_A_PE_7_5, i512 %fifo_A_PE_7_6, i512 %fifo_B_PE_7_5, i512 %fifo_B_PE_8_5, i16 %fifo_C_drain_PE_7_5

]]></Node>
<StgValue><ssdm name="call_ln6317"/></StgValue>
</operation>

<operation id="1489" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4612 %call_ln6497 = call void @PE_wrapper169, i512 %fifo_A_PE_8_4, i512 %fifo_A_PE_8_5, i512 %fifo_B_PE_8_4, i512 %fifo_B_PE_9_4, i16 %fifo_C_drain_PE_8_4

]]></Node>
<StgValue><ssdm name="call_ln6497"/></StgValue>
</operation>

<operation id="1490" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4627 %call_ln6677 = call void @PE_wrapper184, i512 %fifo_A_PE_9_3, i512 %fifo_A_PE_9_4, i512 %fifo_B_PE_9_3, i512 %fifo_B_PE_10_3, i16 %fifo_C_drain_PE_9_3

]]></Node>
<StgValue><ssdm name="call_ln6677"/></StgValue>
</operation>

<operation id="1491" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4642 %call_ln6857 = call void @PE_wrapper199, i512 %fifo_A_PE_10_2, i512 %fifo_A_PE_10_3, i512 %fifo_B_PE_10_2, i512 %fifo_B_PE_11_2, i16 %fifo_C_drain_PE_10_2

]]></Node>
<StgValue><ssdm name="call_ln6857"/></StgValue>
</operation>

<operation id="1492" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4657 %call_ln7037 = call void @PE_wrapper214, i512 %fifo_A_PE_11_1, i512 %fifo_A_PE_11_2, i512 %fifo_B_PE_11_1, i512 %fifo_B_PE_12_1, i16 %fifo_C_drain_PE_11_1

]]></Node>
<StgValue><ssdm name="call_ln7037"/></StgValue>
</operation>

<operation id="1493" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4672 %call_ln7217 = call void @PE_wrapper229, i512 %fifo_A_PE_12_0, i512 %fifo_A_PE_12_1, i512 %fifo_B_PE_12_0, i512 %fifo_B_PE_13_0, i16 %fifo_C_drain_PE_12_0

]]></Node>
<StgValue><ssdm name="call_ln7217"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1494" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4460 %call_ln4739 = call void @A_IO_L2_in21, i512 %fifo_A_A_IO_L2_in_14, i512 %fifo_A_A_IO_L2_in_15, i512 %fifo_A_PE_14_0

]]></Node>
<StgValue><ssdm name="call_ln4739"/></StgValue>
</operation>

<operation id="1495" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4478 %call_ln4896 = call void @B_IO_L2_in36, i512 %fifo_B_B_IO_L2_in_14, i512 %fifo_B_B_IO_L2_in_15, i512 %fifo_B_PE_0_14

]]></Node>
<StgValue><ssdm name="call_ln4896"/></StgValue>
</operation>

<operation id="1496" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4493 %call_ln5069 = call void @PE_wrapper50, i512 %fifo_A_PE_0_13, i512 %fifo_A_PE_0_14, i512 %fifo_B_PE_0_13, i512 %fifo_B_PE_1_13, i16 %fifo_C_drain_PE_0_13

]]></Node>
<StgValue><ssdm name="call_ln5069"/></StgValue>
</operation>

<operation id="1497" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4508 %call_ln5249 = call void @PE_wrapper65, i512 %fifo_A_PE_1_12, i512 %fifo_A_PE_1_13, i512 %fifo_B_PE_1_12, i512 %fifo_B_PE_2_12, i16 %fifo_C_drain_PE_1_12

]]></Node>
<StgValue><ssdm name="call_ln5249"/></StgValue>
</operation>

<operation id="1498" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4523 %call_ln5429 = call void @PE_wrapper80, i512 %fifo_A_PE_2_11, i512 %fifo_A_PE_2_12, i512 %fifo_B_PE_2_11, i512 %fifo_B_PE_3_11, i16 %fifo_C_drain_PE_2_11

]]></Node>
<StgValue><ssdm name="call_ln5429"/></StgValue>
</operation>

<operation id="1499" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4538 %call_ln5609 = call void @PE_wrapper95, i512 %fifo_A_PE_3_10, i512 %fifo_A_PE_3_11, i512 %fifo_B_PE_3_10, i512 %fifo_B_PE_4_10, i16 %fifo_C_drain_PE_3_10

]]></Node>
<StgValue><ssdm name="call_ln5609"/></StgValue>
</operation>

<operation id="1500" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4553 %call_ln5789 = call void @PE_wrapper110, i512 %fifo_A_PE_4_9, i512 %fifo_A_PE_4_10, i512 %fifo_B_PE_4_9, i512 %fifo_B_PE_5_9, i16 %fifo_C_drain_PE_4_9

]]></Node>
<StgValue><ssdm name="call_ln5789"/></StgValue>
</operation>

<operation id="1501" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4568 %call_ln5969 = call void @PE_wrapper125, i512 %fifo_A_PE_5_8, i512 %fifo_A_PE_5_9, i512 %fifo_B_PE_5_8, i512 %fifo_B_PE_6_8, i16 %fifo_C_drain_PE_5_8

]]></Node>
<StgValue><ssdm name="call_ln5969"/></StgValue>
</operation>

<operation id="1502" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4583 %call_ln6149 = call void @PE_wrapper140, i512 %fifo_A_PE_6_7, i512 %fifo_A_PE_6_8, i512 %fifo_B_PE_6_7, i512 %fifo_B_PE_7_7, i16 %fifo_C_drain_PE_6_7

]]></Node>
<StgValue><ssdm name="call_ln6149"/></StgValue>
</operation>

<operation id="1503" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4598 %call_ln6329 = call void @PE_wrapper155, i512 %fifo_A_PE_7_6, i512 %fifo_A_PE_7_7, i512 %fifo_B_PE_7_6, i512 %fifo_B_PE_8_6, i16 %fifo_C_drain_PE_7_6

]]></Node>
<StgValue><ssdm name="call_ln6329"/></StgValue>
</operation>

<operation id="1504" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4613 %call_ln6509 = call void @PE_wrapper170, i512 %fifo_A_PE_8_5, i512 %fifo_A_PE_8_6, i512 %fifo_B_PE_8_5, i512 %fifo_B_PE_9_5, i16 %fifo_C_drain_PE_8_5

]]></Node>
<StgValue><ssdm name="call_ln6509"/></StgValue>
</operation>

<operation id="1505" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4628 %call_ln6689 = call void @PE_wrapper185, i512 %fifo_A_PE_9_4, i512 %fifo_A_PE_9_5, i512 %fifo_B_PE_9_4, i512 %fifo_B_PE_10_4, i16 %fifo_C_drain_PE_9_4

]]></Node>
<StgValue><ssdm name="call_ln6689"/></StgValue>
</operation>

<operation id="1506" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4643 %call_ln6869 = call void @PE_wrapper200, i512 %fifo_A_PE_10_3, i512 %fifo_A_PE_10_4, i512 %fifo_B_PE_10_3, i512 %fifo_B_PE_11_3, i16 %fifo_C_drain_PE_10_3

]]></Node>
<StgValue><ssdm name="call_ln6869"/></StgValue>
</operation>

<operation id="1507" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4658 %call_ln7049 = call void @PE_wrapper215, i512 %fifo_A_PE_11_2, i512 %fifo_A_PE_11_3, i512 %fifo_B_PE_11_2, i512 %fifo_B_PE_12_2, i16 %fifo_C_drain_PE_11_2

]]></Node>
<StgValue><ssdm name="call_ln7049"/></StgValue>
</operation>

<operation id="1508" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4673 %call_ln7229 = call void @PE_wrapper230, i512 %fifo_A_PE_12_1, i512 %fifo_A_PE_12_2, i512 %fifo_B_PE_12_1, i512 %fifo_B_PE_13_1, i16 %fifo_C_drain_PE_12_1

]]></Node>
<StgValue><ssdm name="call_ln7229"/></StgValue>
</operation>

<operation id="1509" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4688 %call_ln7409 = call void @PE_wrapper245, i512 %fifo_A_PE_13_0, i512 %fifo_A_PE_13_1, i512 %fifo_B_PE_13_0, i512 %fifo_B_PE_14_0, i16 %fifo_C_drain_PE_13_0

]]></Node>
<StgValue><ssdm name="call_ln7409"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1510" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4460 %call_ln4739 = call void @A_IO_L2_in21, i512 %fifo_A_A_IO_L2_in_14, i512 %fifo_A_A_IO_L2_in_15, i512 %fifo_A_PE_14_0

]]></Node>
<StgValue><ssdm name="call_ln4739"/></StgValue>
</operation>

<operation id="1511" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:4478 %call_ln4896 = call void @B_IO_L2_in36, i512 %fifo_B_B_IO_L2_in_14, i512 %fifo_B_B_IO_L2_in_15, i512 %fifo_B_PE_0_14

]]></Node>
<StgValue><ssdm name="call_ln4896"/></StgValue>
</operation>

<operation id="1512" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4493 %call_ln5069 = call void @PE_wrapper50, i512 %fifo_A_PE_0_13, i512 %fifo_A_PE_0_14, i512 %fifo_B_PE_0_13, i512 %fifo_B_PE_1_13, i16 %fifo_C_drain_PE_0_13

]]></Node>
<StgValue><ssdm name="call_ln5069"/></StgValue>
</operation>

<operation id="1513" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4508 %call_ln5249 = call void @PE_wrapper65, i512 %fifo_A_PE_1_12, i512 %fifo_A_PE_1_13, i512 %fifo_B_PE_1_12, i512 %fifo_B_PE_2_12, i16 %fifo_C_drain_PE_1_12

]]></Node>
<StgValue><ssdm name="call_ln5249"/></StgValue>
</operation>

<operation id="1514" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4523 %call_ln5429 = call void @PE_wrapper80, i512 %fifo_A_PE_2_11, i512 %fifo_A_PE_2_12, i512 %fifo_B_PE_2_11, i512 %fifo_B_PE_3_11, i16 %fifo_C_drain_PE_2_11

]]></Node>
<StgValue><ssdm name="call_ln5429"/></StgValue>
</operation>

<operation id="1515" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4538 %call_ln5609 = call void @PE_wrapper95, i512 %fifo_A_PE_3_10, i512 %fifo_A_PE_3_11, i512 %fifo_B_PE_3_10, i512 %fifo_B_PE_4_10, i16 %fifo_C_drain_PE_3_10

]]></Node>
<StgValue><ssdm name="call_ln5609"/></StgValue>
</operation>

<operation id="1516" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4553 %call_ln5789 = call void @PE_wrapper110, i512 %fifo_A_PE_4_9, i512 %fifo_A_PE_4_10, i512 %fifo_B_PE_4_9, i512 %fifo_B_PE_5_9, i16 %fifo_C_drain_PE_4_9

]]></Node>
<StgValue><ssdm name="call_ln5789"/></StgValue>
</operation>

<operation id="1517" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4568 %call_ln5969 = call void @PE_wrapper125, i512 %fifo_A_PE_5_8, i512 %fifo_A_PE_5_9, i512 %fifo_B_PE_5_8, i512 %fifo_B_PE_6_8, i16 %fifo_C_drain_PE_5_8

]]></Node>
<StgValue><ssdm name="call_ln5969"/></StgValue>
</operation>

<operation id="1518" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4583 %call_ln6149 = call void @PE_wrapper140, i512 %fifo_A_PE_6_7, i512 %fifo_A_PE_6_8, i512 %fifo_B_PE_6_7, i512 %fifo_B_PE_7_7, i16 %fifo_C_drain_PE_6_7

]]></Node>
<StgValue><ssdm name="call_ln6149"/></StgValue>
</operation>

<operation id="1519" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4598 %call_ln6329 = call void @PE_wrapper155, i512 %fifo_A_PE_7_6, i512 %fifo_A_PE_7_7, i512 %fifo_B_PE_7_6, i512 %fifo_B_PE_8_6, i16 %fifo_C_drain_PE_7_6

]]></Node>
<StgValue><ssdm name="call_ln6329"/></StgValue>
</operation>

<operation id="1520" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4613 %call_ln6509 = call void @PE_wrapper170, i512 %fifo_A_PE_8_5, i512 %fifo_A_PE_8_6, i512 %fifo_B_PE_8_5, i512 %fifo_B_PE_9_5, i16 %fifo_C_drain_PE_8_5

]]></Node>
<StgValue><ssdm name="call_ln6509"/></StgValue>
</operation>

<operation id="1521" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4628 %call_ln6689 = call void @PE_wrapper185, i512 %fifo_A_PE_9_4, i512 %fifo_A_PE_9_5, i512 %fifo_B_PE_9_4, i512 %fifo_B_PE_10_4, i16 %fifo_C_drain_PE_9_4

]]></Node>
<StgValue><ssdm name="call_ln6689"/></StgValue>
</operation>

<operation id="1522" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4643 %call_ln6869 = call void @PE_wrapper200, i512 %fifo_A_PE_10_3, i512 %fifo_A_PE_10_4, i512 %fifo_B_PE_10_3, i512 %fifo_B_PE_11_3, i16 %fifo_C_drain_PE_10_3

]]></Node>
<StgValue><ssdm name="call_ln6869"/></StgValue>
</operation>

<operation id="1523" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4658 %call_ln7049 = call void @PE_wrapper215, i512 %fifo_A_PE_11_2, i512 %fifo_A_PE_11_3, i512 %fifo_B_PE_11_2, i512 %fifo_B_PE_12_2, i16 %fifo_C_drain_PE_11_2

]]></Node>
<StgValue><ssdm name="call_ln7049"/></StgValue>
</operation>

<operation id="1524" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4673 %call_ln7229 = call void @PE_wrapper230, i512 %fifo_A_PE_12_1, i512 %fifo_A_PE_12_2, i512 %fifo_B_PE_12_1, i512 %fifo_B_PE_13_1, i16 %fifo_C_drain_PE_12_1

]]></Node>
<StgValue><ssdm name="call_ln7229"/></StgValue>
</operation>

<operation id="1525" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4688 %call_ln7409 = call void @PE_wrapper245, i512 %fifo_A_PE_13_0, i512 %fifo_A_PE_13_1, i512 %fifo_B_PE_13_0, i512 %fifo_B_PE_14_0, i16 %fifo_C_drain_PE_13_0

]]></Node>
<StgValue><ssdm name="call_ln7409"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1526" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:4461 %call_ln4748 = call void @A_IO_L2_in_boundary, i512 %fifo_A_A_IO_L2_in_15, i512 %fifo_A_PE_15_0

]]></Node>
<StgValue><ssdm name="call_ln4748"/></StgValue>
</operation>

<operation id="1527" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:4479 %call_ln4905 = call void @B_IO_L2_in_boundary, i512 %fifo_B_B_IO_L2_in_15, i512 %fifo_B_PE_0_15

]]></Node>
<StgValue><ssdm name="call_ln4905"/></StgValue>
</operation>

<operation id="1528" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4494 %call_ln5081 = call void @PE_wrapper51, i512 %fifo_A_PE_0_14, i512 %fifo_A_PE_0_15, i512 %fifo_B_PE_0_14, i512 %fifo_B_PE_1_14, i16 %fifo_C_drain_PE_0_14

]]></Node>
<StgValue><ssdm name="call_ln5081"/></StgValue>
</operation>

<operation id="1529" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4509 %call_ln5261 = call void @PE_wrapper66, i512 %fifo_A_PE_1_13, i512 %fifo_A_PE_1_14, i512 %fifo_B_PE_1_13, i512 %fifo_B_PE_2_13, i16 %fifo_C_drain_PE_1_13

]]></Node>
<StgValue><ssdm name="call_ln5261"/></StgValue>
</operation>

<operation id="1530" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4524 %call_ln5441 = call void @PE_wrapper81, i512 %fifo_A_PE_2_12, i512 %fifo_A_PE_2_13, i512 %fifo_B_PE_2_12, i512 %fifo_B_PE_3_12, i16 %fifo_C_drain_PE_2_12

]]></Node>
<StgValue><ssdm name="call_ln5441"/></StgValue>
</operation>

<operation id="1531" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4539 %call_ln5621 = call void @PE_wrapper96, i512 %fifo_A_PE_3_11, i512 %fifo_A_PE_3_12, i512 %fifo_B_PE_3_11, i512 %fifo_B_PE_4_11, i16 %fifo_C_drain_PE_3_11

]]></Node>
<StgValue><ssdm name="call_ln5621"/></StgValue>
</operation>

<operation id="1532" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4554 %call_ln5801 = call void @PE_wrapper111, i512 %fifo_A_PE_4_10, i512 %fifo_A_PE_4_11, i512 %fifo_B_PE_4_10, i512 %fifo_B_PE_5_10, i16 %fifo_C_drain_PE_4_10

]]></Node>
<StgValue><ssdm name="call_ln5801"/></StgValue>
</operation>

<operation id="1533" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4569 %call_ln5981 = call void @PE_wrapper126, i512 %fifo_A_PE_5_9, i512 %fifo_A_PE_5_10, i512 %fifo_B_PE_5_9, i512 %fifo_B_PE_6_9, i16 %fifo_C_drain_PE_5_9

]]></Node>
<StgValue><ssdm name="call_ln5981"/></StgValue>
</operation>

<operation id="1534" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4584 %call_ln6161 = call void @PE_wrapper141, i512 %fifo_A_PE_6_8, i512 %fifo_A_PE_6_9, i512 %fifo_B_PE_6_8, i512 %fifo_B_PE_7_8, i16 %fifo_C_drain_PE_6_8

]]></Node>
<StgValue><ssdm name="call_ln6161"/></StgValue>
</operation>

<operation id="1535" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4599 %call_ln6341 = call void @PE_wrapper156, i512 %fifo_A_PE_7_7, i512 %fifo_A_PE_7_8, i512 %fifo_B_PE_7_7, i512 %fifo_B_PE_8_7, i16 %fifo_C_drain_PE_7_7

]]></Node>
<StgValue><ssdm name="call_ln6341"/></StgValue>
</operation>

<operation id="1536" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4614 %call_ln6521 = call void @PE_wrapper171, i512 %fifo_A_PE_8_6, i512 %fifo_A_PE_8_7, i512 %fifo_B_PE_8_6, i512 %fifo_B_PE_9_6, i16 %fifo_C_drain_PE_8_6

]]></Node>
<StgValue><ssdm name="call_ln6521"/></StgValue>
</operation>

<operation id="1537" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4629 %call_ln6701 = call void @PE_wrapper186, i512 %fifo_A_PE_9_5, i512 %fifo_A_PE_9_6, i512 %fifo_B_PE_9_5, i512 %fifo_B_PE_10_5, i16 %fifo_C_drain_PE_9_5

]]></Node>
<StgValue><ssdm name="call_ln6701"/></StgValue>
</operation>

<operation id="1538" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4644 %call_ln6881 = call void @PE_wrapper201, i512 %fifo_A_PE_10_4, i512 %fifo_A_PE_10_5, i512 %fifo_B_PE_10_4, i512 %fifo_B_PE_11_4, i16 %fifo_C_drain_PE_10_4

]]></Node>
<StgValue><ssdm name="call_ln6881"/></StgValue>
</operation>

<operation id="1539" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4659 %call_ln7061 = call void @PE_wrapper216, i512 %fifo_A_PE_11_3, i512 %fifo_A_PE_11_4, i512 %fifo_B_PE_11_3, i512 %fifo_B_PE_12_3, i16 %fifo_C_drain_PE_11_3

]]></Node>
<StgValue><ssdm name="call_ln7061"/></StgValue>
</operation>

<operation id="1540" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4674 %call_ln7241 = call void @PE_wrapper231, i512 %fifo_A_PE_12_2, i512 %fifo_A_PE_12_3, i512 %fifo_B_PE_12_2, i512 %fifo_B_PE_13_2, i16 %fifo_C_drain_PE_12_2

]]></Node>
<StgValue><ssdm name="call_ln7241"/></StgValue>
</operation>

<operation id="1541" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4689 %call_ln7421 = call void @PE_wrapper246, i512 %fifo_A_PE_13_1, i512 %fifo_A_PE_13_2, i512 %fifo_B_PE_13_1, i512 %fifo_B_PE_14_1, i16 %fifo_C_drain_PE_13_1

]]></Node>
<StgValue><ssdm name="call_ln7421"/></StgValue>
</operation>

<operation id="1542" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4704 %call_ln7601 = call void @PE_wrapper261, i512 %fifo_A_PE_14_0, i512 %fifo_A_PE_14_1, i512 %fifo_B_PE_14_0, i512 %fifo_B_PE_15_0, i16 %fifo_C_drain_PE_14_0

]]></Node>
<StgValue><ssdm name="call_ln7601"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1543" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:4461 %call_ln4748 = call void @A_IO_L2_in_boundary, i512 %fifo_A_A_IO_L2_in_15, i512 %fifo_A_PE_15_0

]]></Node>
<StgValue><ssdm name="call_ln4748"/></StgValue>
</operation>

<operation id="1544" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:4479 %call_ln4905 = call void @B_IO_L2_in_boundary, i512 %fifo_B_B_IO_L2_in_15, i512 %fifo_B_PE_0_15

]]></Node>
<StgValue><ssdm name="call_ln4905"/></StgValue>
</operation>

<operation id="1545" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4494 %call_ln5081 = call void @PE_wrapper51, i512 %fifo_A_PE_0_14, i512 %fifo_A_PE_0_15, i512 %fifo_B_PE_0_14, i512 %fifo_B_PE_1_14, i16 %fifo_C_drain_PE_0_14

]]></Node>
<StgValue><ssdm name="call_ln5081"/></StgValue>
</operation>

<operation id="1546" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4509 %call_ln5261 = call void @PE_wrapper66, i512 %fifo_A_PE_1_13, i512 %fifo_A_PE_1_14, i512 %fifo_B_PE_1_13, i512 %fifo_B_PE_2_13, i16 %fifo_C_drain_PE_1_13

]]></Node>
<StgValue><ssdm name="call_ln5261"/></StgValue>
</operation>

<operation id="1547" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4524 %call_ln5441 = call void @PE_wrapper81, i512 %fifo_A_PE_2_12, i512 %fifo_A_PE_2_13, i512 %fifo_B_PE_2_12, i512 %fifo_B_PE_3_12, i16 %fifo_C_drain_PE_2_12

]]></Node>
<StgValue><ssdm name="call_ln5441"/></StgValue>
</operation>

<operation id="1548" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4539 %call_ln5621 = call void @PE_wrapper96, i512 %fifo_A_PE_3_11, i512 %fifo_A_PE_3_12, i512 %fifo_B_PE_3_11, i512 %fifo_B_PE_4_11, i16 %fifo_C_drain_PE_3_11

]]></Node>
<StgValue><ssdm name="call_ln5621"/></StgValue>
</operation>

<operation id="1549" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4554 %call_ln5801 = call void @PE_wrapper111, i512 %fifo_A_PE_4_10, i512 %fifo_A_PE_4_11, i512 %fifo_B_PE_4_10, i512 %fifo_B_PE_5_10, i16 %fifo_C_drain_PE_4_10

]]></Node>
<StgValue><ssdm name="call_ln5801"/></StgValue>
</operation>

<operation id="1550" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4569 %call_ln5981 = call void @PE_wrapper126, i512 %fifo_A_PE_5_9, i512 %fifo_A_PE_5_10, i512 %fifo_B_PE_5_9, i512 %fifo_B_PE_6_9, i16 %fifo_C_drain_PE_5_9

]]></Node>
<StgValue><ssdm name="call_ln5981"/></StgValue>
</operation>

<operation id="1551" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4584 %call_ln6161 = call void @PE_wrapper141, i512 %fifo_A_PE_6_8, i512 %fifo_A_PE_6_9, i512 %fifo_B_PE_6_8, i512 %fifo_B_PE_7_8, i16 %fifo_C_drain_PE_6_8

]]></Node>
<StgValue><ssdm name="call_ln6161"/></StgValue>
</operation>

<operation id="1552" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4599 %call_ln6341 = call void @PE_wrapper156, i512 %fifo_A_PE_7_7, i512 %fifo_A_PE_7_8, i512 %fifo_B_PE_7_7, i512 %fifo_B_PE_8_7, i16 %fifo_C_drain_PE_7_7

]]></Node>
<StgValue><ssdm name="call_ln6341"/></StgValue>
</operation>

<operation id="1553" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4614 %call_ln6521 = call void @PE_wrapper171, i512 %fifo_A_PE_8_6, i512 %fifo_A_PE_8_7, i512 %fifo_B_PE_8_6, i512 %fifo_B_PE_9_6, i16 %fifo_C_drain_PE_8_6

]]></Node>
<StgValue><ssdm name="call_ln6521"/></StgValue>
</operation>

<operation id="1554" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4629 %call_ln6701 = call void @PE_wrapper186, i512 %fifo_A_PE_9_5, i512 %fifo_A_PE_9_6, i512 %fifo_B_PE_9_5, i512 %fifo_B_PE_10_5, i16 %fifo_C_drain_PE_9_5

]]></Node>
<StgValue><ssdm name="call_ln6701"/></StgValue>
</operation>

<operation id="1555" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4644 %call_ln6881 = call void @PE_wrapper201, i512 %fifo_A_PE_10_4, i512 %fifo_A_PE_10_5, i512 %fifo_B_PE_10_4, i512 %fifo_B_PE_11_4, i16 %fifo_C_drain_PE_10_4

]]></Node>
<StgValue><ssdm name="call_ln6881"/></StgValue>
</operation>

<operation id="1556" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4659 %call_ln7061 = call void @PE_wrapper216, i512 %fifo_A_PE_11_3, i512 %fifo_A_PE_11_4, i512 %fifo_B_PE_11_3, i512 %fifo_B_PE_12_3, i16 %fifo_C_drain_PE_11_3

]]></Node>
<StgValue><ssdm name="call_ln7061"/></StgValue>
</operation>

<operation id="1557" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4674 %call_ln7241 = call void @PE_wrapper231, i512 %fifo_A_PE_12_2, i512 %fifo_A_PE_12_3, i512 %fifo_B_PE_12_2, i512 %fifo_B_PE_13_2, i16 %fifo_C_drain_PE_12_2

]]></Node>
<StgValue><ssdm name="call_ln7241"/></StgValue>
</operation>

<operation id="1558" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4689 %call_ln7421 = call void @PE_wrapper246, i512 %fifo_A_PE_13_1, i512 %fifo_A_PE_13_2, i512 %fifo_B_PE_13_1, i512 %fifo_B_PE_14_1, i16 %fifo_C_drain_PE_13_1

]]></Node>
<StgValue><ssdm name="call_ln7421"/></StgValue>
</operation>

<operation id="1559" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4704 %call_ln7601 = call void @PE_wrapper261, i512 %fifo_A_PE_14_0, i512 %fifo_A_PE_14_1, i512 %fifo_B_PE_14_0, i512 %fifo_B_PE_15_0, i16 %fifo_C_drain_PE_14_0

]]></Node>
<StgValue><ssdm name="call_ln7601"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1560" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4495 %call_ln5093 = call void @PE_wrapper52, i512 %fifo_A_PE_0_15, i512 %fifo_A_PE_0_16, i512 %fifo_B_PE_0_15, i512 %fifo_B_PE_1_15, i16 %fifo_C_drain_PE_0_15

]]></Node>
<StgValue><ssdm name="call_ln5093"/></StgValue>
</operation>

<operation id="1561" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4510 %call_ln5273 = call void @PE_wrapper67, i512 %fifo_A_PE_1_14, i512 %fifo_A_PE_1_15, i512 %fifo_B_PE_1_14, i512 %fifo_B_PE_2_14, i16 %fifo_C_drain_PE_1_14

]]></Node>
<StgValue><ssdm name="call_ln5273"/></StgValue>
</operation>

<operation id="1562" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4525 %call_ln5453 = call void @PE_wrapper82, i512 %fifo_A_PE_2_13, i512 %fifo_A_PE_2_14, i512 %fifo_B_PE_2_13, i512 %fifo_B_PE_3_13, i16 %fifo_C_drain_PE_2_13

]]></Node>
<StgValue><ssdm name="call_ln5453"/></StgValue>
</operation>

<operation id="1563" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4540 %call_ln5633 = call void @PE_wrapper97, i512 %fifo_A_PE_3_12, i512 %fifo_A_PE_3_13, i512 %fifo_B_PE_3_12, i512 %fifo_B_PE_4_12, i16 %fifo_C_drain_PE_3_12

]]></Node>
<StgValue><ssdm name="call_ln5633"/></StgValue>
</operation>

<operation id="1564" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4555 %call_ln5813 = call void @PE_wrapper112, i512 %fifo_A_PE_4_11, i512 %fifo_A_PE_4_12, i512 %fifo_B_PE_4_11, i512 %fifo_B_PE_5_11, i16 %fifo_C_drain_PE_4_11

]]></Node>
<StgValue><ssdm name="call_ln5813"/></StgValue>
</operation>

<operation id="1565" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4570 %call_ln5993 = call void @PE_wrapper127, i512 %fifo_A_PE_5_10, i512 %fifo_A_PE_5_11, i512 %fifo_B_PE_5_10, i512 %fifo_B_PE_6_10, i16 %fifo_C_drain_PE_5_10

]]></Node>
<StgValue><ssdm name="call_ln5993"/></StgValue>
</operation>

<operation id="1566" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4585 %call_ln6173 = call void @PE_wrapper142, i512 %fifo_A_PE_6_9, i512 %fifo_A_PE_6_10, i512 %fifo_B_PE_6_9, i512 %fifo_B_PE_7_9, i16 %fifo_C_drain_PE_6_9

]]></Node>
<StgValue><ssdm name="call_ln6173"/></StgValue>
</operation>

<operation id="1567" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4600 %call_ln6353 = call void @PE_wrapper157, i512 %fifo_A_PE_7_8, i512 %fifo_A_PE_7_9, i512 %fifo_B_PE_7_8, i512 %fifo_B_PE_8_8, i16 %fifo_C_drain_PE_7_8

]]></Node>
<StgValue><ssdm name="call_ln6353"/></StgValue>
</operation>

<operation id="1568" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4615 %call_ln6533 = call void @PE_wrapper172, i512 %fifo_A_PE_8_7, i512 %fifo_A_PE_8_8, i512 %fifo_B_PE_8_7, i512 %fifo_B_PE_9_7, i16 %fifo_C_drain_PE_8_7

]]></Node>
<StgValue><ssdm name="call_ln6533"/></StgValue>
</operation>

<operation id="1569" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4630 %call_ln6713 = call void @PE_wrapper187, i512 %fifo_A_PE_9_6, i512 %fifo_A_PE_9_7, i512 %fifo_B_PE_9_6, i512 %fifo_B_PE_10_6, i16 %fifo_C_drain_PE_9_6

]]></Node>
<StgValue><ssdm name="call_ln6713"/></StgValue>
</operation>

<operation id="1570" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4645 %call_ln6893 = call void @PE_wrapper202, i512 %fifo_A_PE_10_5, i512 %fifo_A_PE_10_6, i512 %fifo_B_PE_10_5, i512 %fifo_B_PE_11_5, i16 %fifo_C_drain_PE_10_5

]]></Node>
<StgValue><ssdm name="call_ln6893"/></StgValue>
</operation>

<operation id="1571" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4660 %call_ln7073 = call void @PE_wrapper217, i512 %fifo_A_PE_11_4, i512 %fifo_A_PE_11_5, i512 %fifo_B_PE_11_4, i512 %fifo_B_PE_12_4, i16 %fifo_C_drain_PE_11_4

]]></Node>
<StgValue><ssdm name="call_ln7073"/></StgValue>
</operation>

<operation id="1572" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4675 %call_ln7253 = call void @PE_wrapper232, i512 %fifo_A_PE_12_3, i512 %fifo_A_PE_12_4, i512 %fifo_B_PE_12_3, i512 %fifo_B_PE_13_3, i16 %fifo_C_drain_PE_12_3

]]></Node>
<StgValue><ssdm name="call_ln7253"/></StgValue>
</operation>

<operation id="1573" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4690 %call_ln7433 = call void @PE_wrapper247, i512 %fifo_A_PE_13_2, i512 %fifo_A_PE_13_3, i512 %fifo_B_PE_13_2, i512 %fifo_B_PE_14_2, i16 %fifo_C_drain_PE_13_2

]]></Node>
<StgValue><ssdm name="call_ln7433"/></StgValue>
</operation>

<operation id="1574" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4705 %call_ln7613 = call void @PE_wrapper262, i512 %fifo_A_PE_14_1, i512 %fifo_A_PE_14_2, i512 %fifo_B_PE_14_1, i512 %fifo_B_PE_15_1, i16 %fifo_C_drain_PE_14_1

]]></Node>
<StgValue><ssdm name="call_ln7613"/></StgValue>
</operation>

<operation id="1575" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4720 %call_ln7793 = call void @PE_wrapper277, i512 %fifo_A_PE_15_0, i512 %fifo_A_PE_15_1, i512 %fifo_B_PE_15_0, i512 %fifo_B_PE_16_0, i16 %fifo_C_drain_PE_15_0

]]></Node>
<StgValue><ssdm name="call_ln7793"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1576" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4495 %call_ln5093 = call void @PE_wrapper52, i512 %fifo_A_PE_0_15, i512 %fifo_A_PE_0_16, i512 %fifo_B_PE_0_15, i512 %fifo_B_PE_1_15, i16 %fifo_C_drain_PE_0_15

]]></Node>
<StgValue><ssdm name="call_ln5093"/></StgValue>
</operation>

<operation id="1577" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4510 %call_ln5273 = call void @PE_wrapper67, i512 %fifo_A_PE_1_14, i512 %fifo_A_PE_1_15, i512 %fifo_B_PE_1_14, i512 %fifo_B_PE_2_14, i16 %fifo_C_drain_PE_1_14

]]></Node>
<StgValue><ssdm name="call_ln5273"/></StgValue>
</operation>

<operation id="1578" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4525 %call_ln5453 = call void @PE_wrapper82, i512 %fifo_A_PE_2_13, i512 %fifo_A_PE_2_14, i512 %fifo_B_PE_2_13, i512 %fifo_B_PE_3_13, i16 %fifo_C_drain_PE_2_13

]]></Node>
<StgValue><ssdm name="call_ln5453"/></StgValue>
</operation>

<operation id="1579" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4540 %call_ln5633 = call void @PE_wrapper97, i512 %fifo_A_PE_3_12, i512 %fifo_A_PE_3_13, i512 %fifo_B_PE_3_12, i512 %fifo_B_PE_4_12, i16 %fifo_C_drain_PE_3_12

]]></Node>
<StgValue><ssdm name="call_ln5633"/></StgValue>
</operation>

<operation id="1580" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4555 %call_ln5813 = call void @PE_wrapper112, i512 %fifo_A_PE_4_11, i512 %fifo_A_PE_4_12, i512 %fifo_B_PE_4_11, i512 %fifo_B_PE_5_11, i16 %fifo_C_drain_PE_4_11

]]></Node>
<StgValue><ssdm name="call_ln5813"/></StgValue>
</operation>

<operation id="1581" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4570 %call_ln5993 = call void @PE_wrapper127, i512 %fifo_A_PE_5_10, i512 %fifo_A_PE_5_11, i512 %fifo_B_PE_5_10, i512 %fifo_B_PE_6_10, i16 %fifo_C_drain_PE_5_10

]]></Node>
<StgValue><ssdm name="call_ln5993"/></StgValue>
</operation>

<operation id="1582" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4585 %call_ln6173 = call void @PE_wrapper142, i512 %fifo_A_PE_6_9, i512 %fifo_A_PE_6_10, i512 %fifo_B_PE_6_9, i512 %fifo_B_PE_7_9, i16 %fifo_C_drain_PE_6_9

]]></Node>
<StgValue><ssdm name="call_ln6173"/></StgValue>
</operation>

<operation id="1583" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4600 %call_ln6353 = call void @PE_wrapper157, i512 %fifo_A_PE_7_8, i512 %fifo_A_PE_7_9, i512 %fifo_B_PE_7_8, i512 %fifo_B_PE_8_8, i16 %fifo_C_drain_PE_7_8

]]></Node>
<StgValue><ssdm name="call_ln6353"/></StgValue>
</operation>

<operation id="1584" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4615 %call_ln6533 = call void @PE_wrapper172, i512 %fifo_A_PE_8_7, i512 %fifo_A_PE_8_8, i512 %fifo_B_PE_8_7, i512 %fifo_B_PE_9_7, i16 %fifo_C_drain_PE_8_7

]]></Node>
<StgValue><ssdm name="call_ln6533"/></StgValue>
</operation>

<operation id="1585" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4630 %call_ln6713 = call void @PE_wrapper187, i512 %fifo_A_PE_9_6, i512 %fifo_A_PE_9_7, i512 %fifo_B_PE_9_6, i512 %fifo_B_PE_10_6, i16 %fifo_C_drain_PE_9_6

]]></Node>
<StgValue><ssdm name="call_ln6713"/></StgValue>
</operation>

<operation id="1586" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4645 %call_ln6893 = call void @PE_wrapper202, i512 %fifo_A_PE_10_5, i512 %fifo_A_PE_10_6, i512 %fifo_B_PE_10_5, i512 %fifo_B_PE_11_5, i16 %fifo_C_drain_PE_10_5

]]></Node>
<StgValue><ssdm name="call_ln6893"/></StgValue>
</operation>

<operation id="1587" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4660 %call_ln7073 = call void @PE_wrapper217, i512 %fifo_A_PE_11_4, i512 %fifo_A_PE_11_5, i512 %fifo_B_PE_11_4, i512 %fifo_B_PE_12_4, i16 %fifo_C_drain_PE_11_4

]]></Node>
<StgValue><ssdm name="call_ln7073"/></StgValue>
</operation>

<operation id="1588" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4675 %call_ln7253 = call void @PE_wrapper232, i512 %fifo_A_PE_12_3, i512 %fifo_A_PE_12_4, i512 %fifo_B_PE_12_3, i512 %fifo_B_PE_13_3, i16 %fifo_C_drain_PE_12_3

]]></Node>
<StgValue><ssdm name="call_ln7253"/></StgValue>
</operation>

<operation id="1589" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4690 %call_ln7433 = call void @PE_wrapper247, i512 %fifo_A_PE_13_2, i512 %fifo_A_PE_13_3, i512 %fifo_B_PE_13_2, i512 %fifo_B_PE_14_2, i16 %fifo_C_drain_PE_13_2

]]></Node>
<StgValue><ssdm name="call_ln7433"/></StgValue>
</operation>

<operation id="1590" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4705 %call_ln7613 = call void @PE_wrapper262, i512 %fifo_A_PE_14_1, i512 %fifo_A_PE_14_2, i512 %fifo_B_PE_14_1, i512 %fifo_B_PE_15_1, i16 %fifo_C_drain_PE_14_1

]]></Node>
<StgValue><ssdm name="call_ln7613"/></StgValue>
</operation>

<operation id="1591" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4720 %call_ln7793 = call void @PE_wrapper277, i512 %fifo_A_PE_15_0, i512 %fifo_A_PE_15_1, i512 %fifo_B_PE_15_0, i512 %fifo_B_PE_16_0, i16 %fifo_C_drain_PE_15_0

]]></Node>
<StgValue><ssdm name="call_ln7793"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1592" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4511 %call_ln5285 = call void @PE_wrapper68, i512 %fifo_A_PE_1_15, i512 %fifo_A_PE_1_16, i512 %fifo_B_PE_1_15, i512 %fifo_B_PE_2_15, i16 %fifo_C_drain_PE_1_15

]]></Node>
<StgValue><ssdm name="call_ln5285"/></StgValue>
</operation>

<operation id="1593" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4526 %call_ln5465 = call void @PE_wrapper83, i512 %fifo_A_PE_2_14, i512 %fifo_A_PE_2_15, i512 %fifo_B_PE_2_14, i512 %fifo_B_PE_3_14, i16 %fifo_C_drain_PE_2_14

]]></Node>
<StgValue><ssdm name="call_ln5465"/></StgValue>
</operation>

<operation id="1594" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4541 %call_ln5645 = call void @PE_wrapper98, i512 %fifo_A_PE_3_13, i512 %fifo_A_PE_3_14, i512 %fifo_B_PE_3_13, i512 %fifo_B_PE_4_13, i16 %fifo_C_drain_PE_3_13

]]></Node>
<StgValue><ssdm name="call_ln5645"/></StgValue>
</operation>

<operation id="1595" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4556 %call_ln5825 = call void @PE_wrapper113, i512 %fifo_A_PE_4_12, i512 %fifo_A_PE_4_13, i512 %fifo_B_PE_4_12, i512 %fifo_B_PE_5_12, i16 %fifo_C_drain_PE_4_12

]]></Node>
<StgValue><ssdm name="call_ln5825"/></StgValue>
</operation>

<operation id="1596" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4571 %call_ln6005 = call void @PE_wrapper128, i512 %fifo_A_PE_5_11, i512 %fifo_A_PE_5_12, i512 %fifo_B_PE_5_11, i512 %fifo_B_PE_6_11, i16 %fifo_C_drain_PE_5_11

]]></Node>
<StgValue><ssdm name="call_ln6005"/></StgValue>
</operation>

<operation id="1597" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4586 %call_ln6185 = call void @PE_wrapper143, i512 %fifo_A_PE_6_10, i512 %fifo_A_PE_6_11, i512 %fifo_B_PE_6_10, i512 %fifo_B_PE_7_10, i16 %fifo_C_drain_PE_6_10

]]></Node>
<StgValue><ssdm name="call_ln6185"/></StgValue>
</operation>

<operation id="1598" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4601 %call_ln6365 = call void @PE_wrapper158, i512 %fifo_A_PE_7_9, i512 %fifo_A_PE_7_10, i512 %fifo_B_PE_7_9, i512 %fifo_B_PE_8_9, i16 %fifo_C_drain_PE_7_9

]]></Node>
<StgValue><ssdm name="call_ln6365"/></StgValue>
</operation>

<operation id="1599" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4616 %call_ln6545 = call void @PE_wrapper173, i512 %fifo_A_PE_8_8, i512 %fifo_A_PE_8_9, i512 %fifo_B_PE_8_8, i512 %fifo_B_PE_9_8, i16 %fifo_C_drain_PE_8_8

]]></Node>
<StgValue><ssdm name="call_ln6545"/></StgValue>
</operation>

<operation id="1600" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4631 %call_ln6725 = call void @PE_wrapper188, i512 %fifo_A_PE_9_7, i512 %fifo_A_PE_9_8, i512 %fifo_B_PE_9_7, i512 %fifo_B_PE_10_7, i16 %fifo_C_drain_PE_9_7

]]></Node>
<StgValue><ssdm name="call_ln6725"/></StgValue>
</operation>

<operation id="1601" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4646 %call_ln6905 = call void @PE_wrapper203, i512 %fifo_A_PE_10_6, i512 %fifo_A_PE_10_7, i512 %fifo_B_PE_10_6, i512 %fifo_B_PE_11_6, i16 %fifo_C_drain_PE_10_6

]]></Node>
<StgValue><ssdm name="call_ln6905"/></StgValue>
</operation>

<operation id="1602" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4661 %call_ln7085 = call void @PE_wrapper218, i512 %fifo_A_PE_11_5, i512 %fifo_A_PE_11_6, i512 %fifo_B_PE_11_5, i512 %fifo_B_PE_12_5, i16 %fifo_C_drain_PE_11_5

]]></Node>
<StgValue><ssdm name="call_ln7085"/></StgValue>
</operation>

<operation id="1603" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4676 %call_ln7265 = call void @PE_wrapper233, i512 %fifo_A_PE_12_4, i512 %fifo_A_PE_12_5, i512 %fifo_B_PE_12_4, i512 %fifo_B_PE_13_4, i16 %fifo_C_drain_PE_12_4

]]></Node>
<StgValue><ssdm name="call_ln7265"/></StgValue>
</operation>

<operation id="1604" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4691 %call_ln7445 = call void @PE_wrapper248, i512 %fifo_A_PE_13_3, i512 %fifo_A_PE_13_4, i512 %fifo_B_PE_13_3, i512 %fifo_B_PE_14_3, i16 %fifo_C_drain_PE_13_3

]]></Node>
<StgValue><ssdm name="call_ln7445"/></StgValue>
</operation>

<operation id="1605" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4706 %call_ln7625 = call void @PE_wrapper263, i512 %fifo_A_PE_14_2, i512 %fifo_A_PE_14_3, i512 %fifo_B_PE_14_2, i512 %fifo_B_PE_15_2, i16 %fifo_C_drain_PE_14_2

]]></Node>
<StgValue><ssdm name="call_ln7625"/></StgValue>
</operation>

<operation id="1606" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4721 %call_ln7805 = call void @PE_wrapper278, i512 %fifo_A_PE_15_1, i512 %fifo_A_PE_15_2, i512 %fifo_B_PE_15_1, i512 %fifo_B_PE_16_1, i16 %fifo_C_drain_PE_15_1

]]></Node>
<StgValue><ssdm name="call_ln7805"/></StgValue>
</operation>

<operation id="1607" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4736 %call_ln7985 = call void @A_PE_dummy_in292, i512 %fifo_A_PE_0_16

]]></Node>
<StgValue><ssdm name="call_ln7985"/></StgValue>
</operation>

<operation id="1608" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4752 %call_ln8113 = call void @B_PE_dummy_in307, i512 %fifo_B_PE_16_0

]]></Node>
<StgValue><ssdm name="call_ln8113"/></StgValue>
</operation>

<operation id="1609" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4768 %call_ln8241 = call void @C_drain_IO_L1_out_boundary_wrapper322, i256 %fifo_C_drain_C_drain_IO_L1_out_0_15, i16 %fifo_C_drain_PE_15_0

]]></Node>
<StgValue><ssdm name="call_ln8241"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1610" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4511 %call_ln5285 = call void @PE_wrapper68, i512 %fifo_A_PE_1_15, i512 %fifo_A_PE_1_16, i512 %fifo_B_PE_1_15, i512 %fifo_B_PE_2_15, i16 %fifo_C_drain_PE_1_15

]]></Node>
<StgValue><ssdm name="call_ln5285"/></StgValue>
</operation>

<operation id="1611" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4526 %call_ln5465 = call void @PE_wrapper83, i512 %fifo_A_PE_2_14, i512 %fifo_A_PE_2_15, i512 %fifo_B_PE_2_14, i512 %fifo_B_PE_3_14, i16 %fifo_C_drain_PE_2_14

]]></Node>
<StgValue><ssdm name="call_ln5465"/></StgValue>
</operation>

<operation id="1612" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4541 %call_ln5645 = call void @PE_wrapper98, i512 %fifo_A_PE_3_13, i512 %fifo_A_PE_3_14, i512 %fifo_B_PE_3_13, i512 %fifo_B_PE_4_13, i16 %fifo_C_drain_PE_3_13

]]></Node>
<StgValue><ssdm name="call_ln5645"/></StgValue>
</operation>

<operation id="1613" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4556 %call_ln5825 = call void @PE_wrapper113, i512 %fifo_A_PE_4_12, i512 %fifo_A_PE_4_13, i512 %fifo_B_PE_4_12, i512 %fifo_B_PE_5_12, i16 %fifo_C_drain_PE_4_12

]]></Node>
<StgValue><ssdm name="call_ln5825"/></StgValue>
</operation>

<operation id="1614" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4571 %call_ln6005 = call void @PE_wrapper128, i512 %fifo_A_PE_5_11, i512 %fifo_A_PE_5_12, i512 %fifo_B_PE_5_11, i512 %fifo_B_PE_6_11, i16 %fifo_C_drain_PE_5_11

]]></Node>
<StgValue><ssdm name="call_ln6005"/></StgValue>
</operation>

<operation id="1615" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4586 %call_ln6185 = call void @PE_wrapper143, i512 %fifo_A_PE_6_10, i512 %fifo_A_PE_6_11, i512 %fifo_B_PE_6_10, i512 %fifo_B_PE_7_10, i16 %fifo_C_drain_PE_6_10

]]></Node>
<StgValue><ssdm name="call_ln6185"/></StgValue>
</operation>

<operation id="1616" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4601 %call_ln6365 = call void @PE_wrapper158, i512 %fifo_A_PE_7_9, i512 %fifo_A_PE_7_10, i512 %fifo_B_PE_7_9, i512 %fifo_B_PE_8_9, i16 %fifo_C_drain_PE_7_9

]]></Node>
<StgValue><ssdm name="call_ln6365"/></StgValue>
</operation>

<operation id="1617" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4616 %call_ln6545 = call void @PE_wrapper173, i512 %fifo_A_PE_8_8, i512 %fifo_A_PE_8_9, i512 %fifo_B_PE_8_8, i512 %fifo_B_PE_9_8, i16 %fifo_C_drain_PE_8_8

]]></Node>
<StgValue><ssdm name="call_ln6545"/></StgValue>
</operation>

<operation id="1618" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4631 %call_ln6725 = call void @PE_wrapper188, i512 %fifo_A_PE_9_7, i512 %fifo_A_PE_9_8, i512 %fifo_B_PE_9_7, i512 %fifo_B_PE_10_7, i16 %fifo_C_drain_PE_9_7

]]></Node>
<StgValue><ssdm name="call_ln6725"/></StgValue>
</operation>

<operation id="1619" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4646 %call_ln6905 = call void @PE_wrapper203, i512 %fifo_A_PE_10_6, i512 %fifo_A_PE_10_7, i512 %fifo_B_PE_10_6, i512 %fifo_B_PE_11_6, i16 %fifo_C_drain_PE_10_6

]]></Node>
<StgValue><ssdm name="call_ln6905"/></StgValue>
</operation>

<operation id="1620" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4661 %call_ln7085 = call void @PE_wrapper218, i512 %fifo_A_PE_11_5, i512 %fifo_A_PE_11_6, i512 %fifo_B_PE_11_5, i512 %fifo_B_PE_12_5, i16 %fifo_C_drain_PE_11_5

]]></Node>
<StgValue><ssdm name="call_ln7085"/></StgValue>
</operation>

<operation id="1621" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4676 %call_ln7265 = call void @PE_wrapper233, i512 %fifo_A_PE_12_4, i512 %fifo_A_PE_12_5, i512 %fifo_B_PE_12_4, i512 %fifo_B_PE_13_4, i16 %fifo_C_drain_PE_12_4

]]></Node>
<StgValue><ssdm name="call_ln7265"/></StgValue>
</operation>

<operation id="1622" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4691 %call_ln7445 = call void @PE_wrapper248, i512 %fifo_A_PE_13_3, i512 %fifo_A_PE_13_4, i512 %fifo_B_PE_13_3, i512 %fifo_B_PE_14_3, i16 %fifo_C_drain_PE_13_3

]]></Node>
<StgValue><ssdm name="call_ln7445"/></StgValue>
</operation>

<operation id="1623" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4706 %call_ln7625 = call void @PE_wrapper263, i512 %fifo_A_PE_14_2, i512 %fifo_A_PE_14_3, i512 %fifo_B_PE_14_2, i512 %fifo_B_PE_15_2, i16 %fifo_C_drain_PE_14_2

]]></Node>
<StgValue><ssdm name="call_ln7625"/></StgValue>
</operation>

<operation id="1624" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4721 %call_ln7805 = call void @PE_wrapper278, i512 %fifo_A_PE_15_1, i512 %fifo_A_PE_15_2, i512 %fifo_B_PE_15_1, i512 %fifo_B_PE_16_1, i16 %fifo_C_drain_PE_15_1

]]></Node>
<StgValue><ssdm name="call_ln7805"/></StgValue>
</operation>

<operation id="1625" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4736 %call_ln7985 = call void @A_PE_dummy_in292, i512 %fifo_A_PE_0_16

]]></Node>
<StgValue><ssdm name="call_ln7985"/></StgValue>
</operation>

<operation id="1626" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4752 %call_ln8113 = call void @B_PE_dummy_in307, i512 %fifo_B_PE_16_0

]]></Node>
<StgValue><ssdm name="call_ln8113"/></StgValue>
</operation>

<operation id="1627" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4768 %call_ln8241 = call void @C_drain_IO_L1_out_boundary_wrapper322, i256 %fifo_C_drain_C_drain_IO_L1_out_0_15, i16 %fifo_C_drain_PE_15_0

]]></Node>
<StgValue><ssdm name="call_ln8241"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1628" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4527 %call_ln5477 = call void @PE_wrapper84, i512 %fifo_A_PE_2_15, i512 %fifo_A_PE_2_16, i512 %fifo_B_PE_2_15, i512 %fifo_B_PE_3_15, i16 %fifo_C_drain_PE_2_15

]]></Node>
<StgValue><ssdm name="call_ln5477"/></StgValue>
</operation>

<operation id="1629" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4542 %call_ln5657 = call void @PE_wrapper99, i512 %fifo_A_PE_3_14, i512 %fifo_A_PE_3_15, i512 %fifo_B_PE_3_14, i512 %fifo_B_PE_4_14, i16 %fifo_C_drain_PE_3_14

]]></Node>
<StgValue><ssdm name="call_ln5657"/></StgValue>
</operation>

<operation id="1630" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4557 %call_ln5837 = call void @PE_wrapper114, i512 %fifo_A_PE_4_13, i512 %fifo_A_PE_4_14, i512 %fifo_B_PE_4_13, i512 %fifo_B_PE_5_13, i16 %fifo_C_drain_PE_4_13

]]></Node>
<StgValue><ssdm name="call_ln5837"/></StgValue>
</operation>

<operation id="1631" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4572 %call_ln6017 = call void @PE_wrapper129, i512 %fifo_A_PE_5_12, i512 %fifo_A_PE_5_13, i512 %fifo_B_PE_5_12, i512 %fifo_B_PE_6_12, i16 %fifo_C_drain_PE_5_12

]]></Node>
<StgValue><ssdm name="call_ln6017"/></StgValue>
</operation>

<operation id="1632" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4587 %call_ln6197 = call void @PE_wrapper144, i512 %fifo_A_PE_6_11, i512 %fifo_A_PE_6_12, i512 %fifo_B_PE_6_11, i512 %fifo_B_PE_7_11, i16 %fifo_C_drain_PE_6_11

]]></Node>
<StgValue><ssdm name="call_ln6197"/></StgValue>
</operation>

<operation id="1633" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4602 %call_ln6377 = call void @PE_wrapper159, i512 %fifo_A_PE_7_10, i512 %fifo_A_PE_7_11, i512 %fifo_B_PE_7_10, i512 %fifo_B_PE_8_10, i16 %fifo_C_drain_PE_7_10

]]></Node>
<StgValue><ssdm name="call_ln6377"/></StgValue>
</operation>

<operation id="1634" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4617 %call_ln6557 = call void @PE_wrapper174, i512 %fifo_A_PE_8_9, i512 %fifo_A_PE_8_10, i512 %fifo_B_PE_8_9, i512 %fifo_B_PE_9_9, i16 %fifo_C_drain_PE_8_9

]]></Node>
<StgValue><ssdm name="call_ln6557"/></StgValue>
</operation>

<operation id="1635" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4632 %call_ln6737 = call void @PE_wrapper189, i512 %fifo_A_PE_9_8, i512 %fifo_A_PE_9_9, i512 %fifo_B_PE_9_8, i512 %fifo_B_PE_10_8, i16 %fifo_C_drain_PE_9_8

]]></Node>
<StgValue><ssdm name="call_ln6737"/></StgValue>
</operation>

<operation id="1636" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4647 %call_ln6917 = call void @PE_wrapper204, i512 %fifo_A_PE_10_7, i512 %fifo_A_PE_10_8, i512 %fifo_B_PE_10_7, i512 %fifo_B_PE_11_7, i16 %fifo_C_drain_PE_10_7

]]></Node>
<StgValue><ssdm name="call_ln6917"/></StgValue>
</operation>

<operation id="1637" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4662 %call_ln7097 = call void @PE_wrapper219, i512 %fifo_A_PE_11_6, i512 %fifo_A_PE_11_7, i512 %fifo_B_PE_11_6, i512 %fifo_B_PE_12_6, i16 %fifo_C_drain_PE_11_6

]]></Node>
<StgValue><ssdm name="call_ln7097"/></StgValue>
</operation>

<operation id="1638" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4677 %call_ln7277 = call void @PE_wrapper234, i512 %fifo_A_PE_12_5, i512 %fifo_A_PE_12_6, i512 %fifo_B_PE_12_5, i512 %fifo_B_PE_13_5, i16 %fifo_C_drain_PE_12_5

]]></Node>
<StgValue><ssdm name="call_ln7277"/></StgValue>
</operation>

<operation id="1639" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4692 %call_ln7457 = call void @PE_wrapper249, i512 %fifo_A_PE_13_4, i512 %fifo_A_PE_13_5, i512 %fifo_B_PE_13_4, i512 %fifo_B_PE_14_4, i16 %fifo_C_drain_PE_13_4

]]></Node>
<StgValue><ssdm name="call_ln7457"/></StgValue>
</operation>

<operation id="1640" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4707 %call_ln7637 = call void @PE_wrapper264, i512 %fifo_A_PE_14_3, i512 %fifo_A_PE_14_4, i512 %fifo_B_PE_14_3, i512 %fifo_B_PE_15_3, i16 %fifo_C_drain_PE_14_3

]]></Node>
<StgValue><ssdm name="call_ln7637"/></StgValue>
</operation>

<operation id="1641" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4722 %call_ln7817 = call void @PE_wrapper279, i512 %fifo_A_PE_15_2, i512 %fifo_A_PE_15_3, i512 %fifo_B_PE_15_2, i512 %fifo_B_PE_16_2, i16 %fifo_C_drain_PE_15_2

]]></Node>
<StgValue><ssdm name="call_ln7817"/></StgValue>
</operation>

<operation id="1642" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4737 %call_ln7993 = call void @A_PE_dummy_in293, i512 %fifo_A_PE_1_16

]]></Node>
<StgValue><ssdm name="call_ln7993"/></StgValue>
</operation>

<operation id="1643" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4753 %call_ln8121 = call void @B_PE_dummy_in308, i512 %fifo_B_PE_16_1

]]></Node>
<StgValue><ssdm name="call_ln8121"/></StgValue>
</operation>

<operation id="1644" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4769 %call_ln8250 = call void @C_drain_IO_L1_out_wrapper323, i256 %fifo_C_drain_C_drain_IO_L1_out_0_15, i256 %fifo_C_drain_C_drain_IO_L1_out_0_14, i16 %fifo_C_drain_PE_14_0

]]></Node>
<StgValue><ssdm name="call_ln8250"/></StgValue>
</operation>

<operation id="1645" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4784 %call_ln8400 = call void @C_drain_IO_L1_out_boundary_wrapper338, i256 %fifo_C_drain_C_drain_IO_L1_out_1_15, i16 %fifo_C_drain_PE_15_1

]]></Node>
<StgValue><ssdm name="call_ln8400"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1646" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4527 %call_ln5477 = call void @PE_wrapper84, i512 %fifo_A_PE_2_15, i512 %fifo_A_PE_2_16, i512 %fifo_B_PE_2_15, i512 %fifo_B_PE_3_15, i16 %fifo_C_drain_PE_2_15

]]></Node>
<StgValue><ssdm name="call_ln5477"/></StgValue>
</operation>

<operation id="1647" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4542 %call_ln5657 = call void @PE_wrapper99, i512 %fifo_A_PE_3_14, i512 %fifo_A_PE_3_15, i512 %fifo_B_PE_3_14, i512 %fifo_B_PE_4_14, i16 %fifo_C_drain_PE_3_14

]]></Node>
<StgValue><ssdm name="call_ln5657"/></StgValue>
</operation>

<operation id="1648" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4557 %call_ln5837 = call void @PE_wrapper114, i512 %fifo_A_PE_4_13, i512 %fifo_A_PE_4_14, i512 %fifo_B_PE_4_13, i512 %fifo_B_PE_5_13, i16 %fifo_C_drain_PE_4_13

]]></Node>
<StgValue><ssdm name="call_ln5837"/></StgValue>
</operation>

<operation id="1649" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4572 %call_ln6017 = call void @PE_wrapper129, i512 %fifo_A_PE_5_12, i512 %fifo_A_PE_5_13, i512 %fifo_B_PE_5_12, i512 %fifo_B_PE_6_12, i16 %fifo_C_drain_PE_5_12

]]></Node>
<StgValue><ssdm name="call_ln6017"/></StgValue>
</operation>

<operation id="1650" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4587 %call_ln6197 = call void @PE_wrapper144, i512 %fifo_A_PE_6_11, i512 %fifo_A_PE_6_12, i512 %fifo_B_PE_6_11, i512 %fifo_B_PE_7_11, i16 %fifo_C_drain_PE_6_11

]]></Node>
<StgValue><ssdm name="call_ln6197"/></StgValue>
</operation>

<operation id="1651" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4602 %call_ln6377 = call void @PE_wrapper159, i512 %fifo_A_PE_7_10, i512 %fifo_A_PE_7_11, i512 %fifo_B_PE_7_10, i512 %fifo_B_PE_8_10, i16 %fifo_C_drain_PE_7_10

]]></Node>
<StgValue><ssdm name="call_ln6377"/></StgValue>
</operation>

<operation id="1652" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4617 %call_ln6557 = call void @PE_wrapper174, i512 %fifo_A_PE_8_9, i512 %fifo_A_PE_8_10, i512 %fifo_B_PE_8_9, i512 %fifo_B_PE_9_9, i16 %fifo_C_drain_PE_8_9

]]></Node>
<StgValue><ssdm name="call_ln6557"/></StgValue>
</operation>

<operation id="1653" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4632 %call_ln6737 = call void @PE_wrapper189, i512 %fifo_A_PE_9_8, i512 %fifo_A_PE_9_9, i512 %fifo_B_PE_9_8, i512 %fifo_B_PE_10_8, i16 %fifo_C_drain_PE_9_8

]]></Node>
<StgValue><ssdm name="call_ln6737"/></StgValue>
</operation>

<operation id="1654" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4647 %call_ln6917 = call void @PE_wrapper204, i512 %fifo_A_PE_10_7, i512 %fifo_A_PE_10_8, i512 %fifo_B_PE_10_7, i512 %fifo_B_PE_11_7, i16 %fifo_C_drain_PE_10_7

]]></Node>
<StgValue><ssdm name="call_ln6917"/></StgValue>
</operation>

<operation id="1655" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4662 %call_ln7097 = call void @PE_wrapper219, i512 %fifo_A_PE_11_6, i512 %fifo_A_PE_11_7, i512 %fifo_B_PE_11_6, i512 %fifo_B_PE_12_6, i16 %fifo_C_drain_PE_11_6

]]></Node>
<StgValue><ssdm name="call_ln7097"/></StgValue>
</operation>

<operation id="1656" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4677 %call_ln7277 = call void @PE_wrapper234, i512 %fifo_A_PE_12_5, i512 %fifo_A_PE_12_6, i512 %fifo_B_PE_12_5, i512 %fifo_B_PE_13_5, i16 %fifo_C_drain_PE_12_5

]]></Node>
<StgValue><ssdm name="call_ln7277"/></StgValue>
</operation>

<operation id="1657" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4692 %call_ln7457 = call void @PE_wrapper249, i512 %fifo_A_PE_13_4, i512 %fifo_A_PE_13_5, i512 %fifo_B_PE_13_4, i512 %fifo_B_PE_14_4, i16 %fifo_C_drain_PE_13_4

]]></Node>
<StgValue><ssdm name="call_ln7457"/></StgValue>
</operation>

<operation id="1658" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4707 %call_ln7637 = call void @PE_wrapper264, i512 %fifo_A_PE_14_3, i512 %fifo_A_PE_14_4, i512 %fifo_B_PE_14_3, i512 %fifo_B_PE_15_3, i16 %fifo_C_drain_PE_14_3

]]></Node>
<StgValue><ssdm name="call_ln7637"/></StgValue>
</operation>

<operation id="1659" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4722 %call_ln7817 = call void @PE_wrapper279, i512 %fifo_A_PE_15_2, i512 %fifo_A_PE_15_3, i512 %fifo_B_PE_15_2, i512 %fifo_B_PE_16_2, i16 %fifo_C_drain_PE_15_2

]]></Node>
<StgValue><ssdm name="call_ln7817"/></StgValue>
</operation>

<operation id="1660" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4737 %call_ln7993 = call void @A_PE_dummy_in293, i512 %fifo_A_PE_1_16

]]></Node>
<StgValue><ssdm name="call_ln7993"/></StgValue>
</operation>

<operation id="1661" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4753 %call_ln8121 = call void @B_PE_dummy_in308, i512 %fifo_B_PE_16_1

]]></Node>
<StgValue><ssdm name="call_ln8121"/></StgValue>
</operation>

<operation id="1662" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4769 %call_ln8250 = call void @C_drain_IO_L1_out_wrapper323, i256 %fifo_C_drain_C_drain_IO_L1_out_0_15, i256 %fifo_C_drain_C_drain_IO_L1_out_0_14, i16 %fifo_C_drain_PE_14_0

]]></Node>
<StgValue><ssdm name="call_ln8250"/></StgValue>
</operation>

<operation id="1663" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4784 %call_ln8400 = call void @C_drain_IO_L1_out_boundary_wrapper338, i256 %fifo_C_drain_C_drain_IO_L1_out_1_15, i16 %fifo_C_drain_PE_15_1

]]></Node>
<StgValue><ssdm name="call_ln8400"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1664" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4543 %call_ln5669 = call void @PE_wrapper100, i512 %fifo_A_PE_3_15, i512 %fifo_A_PE_3_16, i512 %fifo_B_PE_3_15, i512 %fifo_B_PE_4_15, i16 %fifo_C_drain_PE_3_15

]]></Node>
<StgValue><ssdm name="call_ln5669"/></StgValue>
</operation>

<operation id="1665" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4558 %call_ln5849 = call void @PE_wrapper115, i512 %fifo_A_PE_4_14, i512 %fifo_A_PE_4_15, i512 %fifo_B_PE_4_14, i512 %fifo_B_PE_5_14, i16 %fifo_C_drain_PE_4_14

]]></Node>
<StgValue><ssdm name="call_ln5849"/></StgValue>
</operation>

<operation id="1666" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4573 %call_ln6029 = call void @PE_wrapper130, i512 %fifo_A_PE_5_13, i512 %fifo_A_PE_5_14, i512 %fifo_B_PE_5_13, i512 %fifo_B_PE_6_13, i16 %fifo_C_drain_PE_5_13

]]></Node>
<StgValue><ssdm name="call_ln6029"/></StgValue>
</operation>

<operation id="1667" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4588 %call_ln6209 = call void @PE_wrapper145, i512 %fifo_A_PE_6_12, i512 %fifo_A_PE_6_13, i512 %fifo_B_PE_6_12, i512 %fifo_B_PE_7_12, i16 %fifo_C_drain_PE_6_12

]]></Node>
<StgValue><ssdm name="call_ln6209"/></StgValue>
</operation>

<operation id="1668" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4603 %call_ln6389 = call void @PE_wrapper160, i512 %fifo_A_PE_7_11, i512 %fifo_A_PE_7_12, i512 %fifo_B_PE_7_11, i512 %fifo_B_PE_8_11, i16 %fifo_C_drain_PE_7_11

]]></Node>
<StgValue><ssdm name="call_ln6389"/></StgValue>
</operation>

<operation id="1669" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4618 %call_ln6569 = call void @PE_wrapper175, i512 %fifo_A_PE_8_10, i512 %fifo_A_PE_8_11, i512 %fifo_B_PE_8_10, i512 %fifo_B_PE_9_10, i16 %fifo_C_drain_PE_8_10

]]></Node>
<StgValue><ssdm name="call_ln6569"/></StgValue>
</operation>

<operation id="1670" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4633 %call_ln6749 = call void @PE_wrapper190, i512 %fifo_A_PE_9_9, i512 %fifo_A_PE_9_10, i512 %fifo_B_PE_9_9, i512 %fifo_B_PE_10_9, i16 %fifo_C_drain_PE_9_9

]]></Node>
<StgValue><ssdm name="call_ln6749"/></StgValue>
</operation>

<operation id="1671" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4648 %call_ln6929 = call void @PE_wrapper205, i512 %fifo_A_PE_10_8, i512 %fifo_A_PE_10_9, i512 %fifo_B_PE_10_8, i512 %fifo_B_PE_11_8, i16 %fifo_C_drain_PE_10_8

]]></Node>
<StgValue><ssdm name="call_ln6929"/></StgValue>
</operation>

<operation id="1672" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4663 %call_ln7109 = call void @PE_wrapper220, i512 %fifo_A_PE_11_7, i512 %fifo_A_PE_11_8, i512 %fifo_B_PE_11_7, i512 %fifo_B_PE_12_7, i16 %fifo_C_drain_PE_11_7

]]></Node>
<StgValue><ssdm name="call_ln7109"/></StgValue>
</operation>

<operation id="1673" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4678 %call_ln7289 = call void @PE_wrapper235, i512 %fifo_A_PE_12_6, i512 %fifo_A_PE_12_7, i512 %fifo_B_PE_12_6, i512 %fifo_B_PE_13_6, i16 %fifo_C_drain_PE_12_6

]]></Node>
<StgValue><ssdm name="call_ln7289"/></StgValue>
</operation>

<operation id="1674" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4693 %call_ln7469 = call void @PE_wrapper250, i512 %fifo_A_PE_13_5, i512 %fifo_A_PE_13_6, i512 %fifo_B_PE_13_5, i512 %fifo_B_PE_14_5, i16 %fifo_C_drain_PE_13_5

]]></Node>
<StgValue><ssdm name="call_ln7469"/></StgValue>
</operation>

<operation id="1675" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4708 %call_ln7649 = call void @PE_wrapper265, i512 %fifo_A_PE_14_4, i512 %fifo_A_PE_14_5, i512 %fifo_B_PE_14_4, i512 %fifo_B_PE_15_4, i16 %fifo_C_drain_PE_14_4

]]></Node>
<StgValue><ssdm name="call_ln7649"/></StgValue>
</operation>

<operation id="1676" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4723 %call_ln7829 = call void @PE_wrapper280, i512 %fifo_A_PE_15_3, i512 %fifo_A_PE_15_4, i512 %fifo_B_PE_15_3, i512 %fifo_B_PE_16_3, i16 %fifo_C_drain_PE_15_3

]]></Node>
<StgValue><ssdm name="call_ln7829"/></StgValue>
</operation>

<operation id="1677" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4738 %call_ln8001 = call void @A_PE_dummy_in294, i512 %fifo_A_PE_2_16

]]></Node>
<StgValue><ssdm name="call_ln8001"/></StgValue>
</operation>

<operation id="1678" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4754 %call_ln8129 = call void @B_PE_dummy_in309, i512 %fifo_B_PE_16_2

]]></Node>
<StgValue><ssdm name="call_ln8129"/></StgValue>
</operation>

<operation id="1679" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4770 %call_ln8260 = call void @C_drain_IO_L1_out_wrapper324, i256 %fifo_C_drain_C_drain_IO_L1_out_0_14, i256 %fifo_C_drain_C_drain_IO_L1_out_0_13, i16 %fifo_C_drain_PE_13_0

]]></Node>
<StgValue><ssdm name="call_ln8260"/></StgValue>
</operation>

<operation id="1680" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4785 %call_ln8409 = call void @C_drain_IO_L1_out_wrapper339, i256 %fifo_C_drain_C_drain_IO_L1_out_1_15, i256 %fifo_C_drain_C_drain_IO_L1_out_1_14, i16 %fifo_C_drain_PE_14_1

]]></Node>
<StgValue><ssdm name="call_ln8409"/></StgValue>
</operation>

<operation id="1681" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4800 %call_ln8559 = call void @C_drain_IO_L1_out_boundary_wrapper354, i256 %fifo_C_drain_C_drain_IO_L1_out_2_15, i16 %fifo_C_drain_PE_15_2

]]></Node>
<StgValue><ssdm name="call_ln8559"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1682" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4543 %call_ln5669 = call void @PE_wrapper100, i512 %fifo_A_PE_3_15, i512 %fifo_A_PE_3_16, i512 %fifo_B_PE_3_15, i512 %fifo_B_PE_4_15, i16 %fifo_C_drain_PE_3_15

]]></Node>
<StgValue><ssdm name="call_ln5669"/></StgValue>
</operation>

<operation id="1683" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4558 %call_ln5849 = call void @PE_wrapper115, i512 %fifo_A_PE_4_14, i512 %fifo_A_PE_4_15, i512 %fifo_B_PE_4_14, i512 %fifo_B_PE_5_14, i16 %fifo_C_drain_PE_4_14

]]></Node>
<StgValue><ssdm name="call_ln5849"/></StgValue>
</operation>

<operation id="1684" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4573 %call_ln6029 = call void @PE_wrapper130, i512 %fifo_A_PE_5_13, i512 %fifo_A_PE_5_14, i512 %fifo_B_PE_5_13, i512 %fifo_B_PE_6_13, i16 %fifo_C_drain_PE_5_13

]]></Node>
<StgValue><ssdm name="call_ln6029"/></StgValue>
</operation>

<operation id="1685" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4588 %call_ln6209 = call void @PE_wrapper145, i512 %fifo_A_PE_6_12, i512 %fifo_A_PE_6_13, i512 %fifo_B_PE_6_12, i512 %fifo_B_PE_7_12, i16 %fifo_C_drain_PE_6_12

]]></Node>
<StgValue><ssdm name="call_ln6209"/></StgValue>
</operation>

<operation id="1686" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4603 %call_ln6389 = call void @PE_wrapper160, i512 %fifo_A_PE_7_11, i512 %fifo_A_PE_7_12, i512 %fifo_B_PE_7_11, i512 %fifo_B_PE_8_11, i16 %fifo_C_drain_PE_7_11

]]></Node>
<StgValue><ssdm name="call_ln6389"/></StgValue>
</operation>

<operation id="1687" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4618 %call_ln6569 = call void @PE_wrapper175, i512 %fifo_A_PE_8_10, i512 %fifo_A_PE_8_11, i512 %fifo_B_PE_8_10, i512 %fifo_B_PE_9_10, i16 %fifo_C_drain_PE_8_10

]]></Node>
<StgValue><ssdm name="call_ln6569"/></StgValue>
</operation>

<operation id="1688" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4633 %call_ln6749 = call void @PE_wrapper190, i512 %fifo_A_PE_9_9, i512 %fifo_A_PE_9_10, i512 %fifo_B_PE_9_9, i512 %fifo_B_PE_10_9, i16 %fifo_C_drain_PE_9_9

]]></Node>
<StgValue><ssdm name="call_ln6749"/></StgValue>
</operation>

<operation id="1689" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4648 %call_ln6929 = call void @PE_wrapper205, i512 %fifo_A_PE_10_8, i512 %fifo_A_PE_10_9, i512 %fifo_B_PE_10_8, i512 %fifo_B_PE_11_8, i16 %fifo_C_drain_PE_10_8

]]></Node>
<StgValue><ssdm name="call_ln6929"/></StgValue>
</operation>

<operation id="1690" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4663 %call_ln7109 = call void @PE_wrapper220, i512 %fifo_A_PE_11_7, i512 %fifo_A_PE_11_8, i512 %fifo_B_PE_11_7, i512 %fifo_B_PE_12_7, i16 %fifo_C_drain_PE_11_7

]]></Node>
<StgValue><ssdm name="call_ln7109"/></StgValue>
</operation>

<operation id="1691" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4678 %call_ln7289 = call void @PE_wrapper235, i512 %fifo_A_PE_12_6, i512 %fifo_A_PE_12_7, i512 %fifo_B_PE_12_6, i512 %fifo_B_PE_13_6, i16 %fifo_C_drain_PE_12_6

]]></Node>
<StgValue><ssdm name="call_ln7289"/></StgValue>
</operation>

<operation id="1692" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4693 %call_ln7469 = call void @PE_wrapper250, i512 %fifo_A_PE_13_5, i512 %fifo_A_PE_13_6, i512 %fifo_B_PE_13_5, i512 %fifo_B_PE_14_5, i16 %fifo_C_drain_PE_13_5

]]></Node>
<StgValue><ssdm name="call_ln7469"/></StgValue>
</operation>

<operation id="1693" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4708 %call_ln7649 = call void @PE_wrapper265, i512 %fifo_A_PE_14_4, i512 %fifo_A_PE_14_5, i512 %fifo_B_PE_14_4, i512 %fifo_B_PE_15_4, i16 %fifo_C_drain_PE_14_4

]]></Node>
<StgValue><ssdm name="call_ln7649"/></StgValue>
</operation>

<operation id="1694" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4723 %call_ln7829 = call void @PE_wrapper280, i512 %fifo_A_PE_15_3, i512 %fifo_A_PE_15_4, i512 %fifo_B_PE_15_3, i512 %fifo_B_PE_16_3, i16 %fifo_C_drain_PE_15_3

]]></Node>
<StgValue><ssdm name="call_ln7829"/></StgValue>
</operation>

<operation id="1695" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4738 %call_ln8001 = call void @A_PE_dummy_in294, i512 %fifo_A_PE_2_16

]]></Node>
<StgValue><ssdm name="call_ln8001"/></StgValue>
</operation>

<operation id="1696" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4754 %call_ln8129 = call void @B_PE_dummy_in309, i512 %fifo_B_PE_16_2

]]></Node>
<StgValue><ssdm name="call_ln8129"/></StgValue>
</operation>

<operation id="1697" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4770 %call_ln8260 = call void @C_drain_IO_L1_out_wrapper324, i256 %fifo_C_drain_C_drain_IO_L1_out_0_14, i256 %fifo_C_drain_C_drain_IO_L1_out_0_13, i16 %fifo_C_drain_PE_13_0

]]></Node>
<StgValue><ssdm name="call_ln8260"/></StgValue>
</operation>

<operation id="1698" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4785 %call_ln8409 = call void @C_drain_IO_L1_out_wrapper339, i256 %fifo_C_drain_C_drain_IO_L1_out_1_15, i256 %fifo_C_drain_C_drain_IO_L1_out_1_14, i16 %fifo_C_drain_PE_14_1

]]></Node>
<StgValue><ssdm name="call_ln8409"/></StgValue>
</operation>

<operation id="1699" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4800 %call_ln8559 = call void @C_drain_IO_L1_out_boundary_wrapper354, i256 %fifo_C_drain_C_drain_IO_L1_out_2_15, i16 %fifo_C_drain_PE_15_2

]]></Node>
<StgValue><ssdm name="call_ln8559"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1700" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4559 %call_ln5861 = call void @PE_wrapper116, i512 %fifo_A_PE_4_15, i512 %fifo_A_PE_4_16, i512 %fifo_B_PE_4_15, i512 %fifo_B_PE_5_15, i16 %fifo_C_drain_PE_4_15

]]></Node>
<StgValue><ssdm name="call_ln5861"/></StgValue>
</operation>

<operation id="1701" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4574 %call_ln6041 = call void @PE_wrapper131, i512 %fifo_A_PE_5_14, i512 %fifo_A_PE_5_15, i512 %fifo_B_PE_5_14, i512 %fifo_B_PE_6_14, i16 %fifo_C_drain_PE_5_14

]]></Node>
<StgValue><ssdm name="call_ln6041"/></StgValue>
</operation>

<operation id="1702" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4589 %call_ln6221 = call void @PE_wrapper146, i512 %fifo_A_PE_6_13, i512 %fifo_A_PE_6_14, i512 %fifo_B_PE_6_13, i512 %fifo_B_PE_7_13, i16 %fifo_C_drain_PE_6_13

]]></Node>
<StgValue><ssdm name="call_ln6221"/></StgValue>
</operation>

<operation id="1703" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4604 %call_ln6401 = call void @PE_wrapper161, i512 %fifo_A_PE_7_12, i512 %fifo_A_PE_7_13, i512 %fifo_B_PE_7_12, i512 %fifo_B_PE_8_12, i16 %fifo_C_drain_PE_7_12

]]></Node>
<StgValue><ssdm name="call_ln6401"/></StgValue>
</operation>

<operation id="1704" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4619 %call_ln6581 = call void @PE_wrapper176, i512 %fifo_A_PE_8_11, i512 %fifo_A_PE_8_12, i512 %fifo_B_PE_8_11, i512 %fifo_B_PE_9_11, i16 %fifo_C_drain_PE_8_11

]]></Node>
<StgValue><ssdm name="call_ln6581"/></StgValue>
</operation>

<operation id="1705" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4634 %call_ln6761 = call void @PE_wrapper191, i512 %fifo_A_PE_9_10, i512 %fifo_A_PE_9_11, i512 %fifo_B_PE_9_10, i512 %fifo_B_PE_10_10, i16 %fifo_C_drain_PE_9_10

]]></Node>
<StgValue><ssdm name="call_ln6761"/></StgValue>
</operation>

<operation id="1706" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4649 %call_ln6941 = call void @PE_wrapper206, i512 %fifo_A_PE_10_9, i512 %fifo_A_PE_10_10, i512 %fifo_B_PE_10_9, i512 %fifo_B_PE_11_9, i16 %fifo_C_drain_PE_10_9

]]></Node>
<StgValue><ssdm name="call_ln6941"/></StgValue>
</operation>

<operation id="1707" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4664 %call_ln7121 = call void @PE_wrapper221, i512 %fifo_A_PE_11_8, i512 %fifo_A_PE_11_9, i512 %fifo_B_PE_11_8, i512 %fifo_B_PE_12_8, i16 %fifo_C_drain_PE_11_8

]]></Node>
<StgValue><ssdm name="call_ln7121"/></StgValue>
</operation>

<operation id="1708" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4679 %call_ln7301 = call void @PE_wrapper236, i512 %fifo_A_PE_12_7, i512 %fifo_A_PE_12_8, i512 %fifo_B_PE_12_7, i512 %fifo_B_PE_13_7, i16 %fifo_C_drain_PE_12_7

]]></Node>
<StgValue><ssdm name="call_ln7301"/></StgValue>
</operation>

<operation id="1709" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4694 %call_ln7481 = call void @PE_wrapper251, i512 %fifo_A_PE_13_6, i512 %fifo_A_PE_13_7, i512 %fifo_B_PE_13_6, i512 %fifo_B_PE_14_6, i16 %fifo_C_drain_PE_13_6

]]></Node>
<StgValue><ssdm name="call_ln7481"/></StgValue>
</operation>

<operation id="1710" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4709 %call_ln7661 = call void @PE_wrapper266, i512 %fifo_A_PE_14_5, i512 %fifo_A_PE_14_6, i512 %fifo_B_PE_14_5, i512 %fifo_B_PE_15_5, i16 %fifo_C_drain_PE_14_5

]]></Node>
<StgValue><ssdm name="call_ln7661"/></StgValue>
</operation>

<operation id="1711" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4724 %call_ln7841 = call void @PE_wrapper281, i512 %fifo_A_PE_15_4, i512 %fifo_A_PE_15_5, i512 %fifo_B_PE_15_4, i512 %fifo_B_PE_16_4, i16 %fifo_C_drain_PE_15_4

]]></Node>
<StgValue><ssdm name="call_ln7841"/></StgValue>
</operation>

<operation id="1712" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4739 %call_ln8009 = call void @A_PE_dummy_in295, i512 %fifo_A_PE_3_16

]]></Node>
<StgValue><ssdm name="call_ln8009"/></StgValue>
</operation>

<operation id="1713" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4755 %call_ln8137 = call void @B_PE_dummy_in310, i512 %fifo_B_PE_16_3

]]></Node>
<StgValue><ssdm name="call_ln8137"/></StgValue>
</operation>

<operation id="1714" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4771 %call_ln8270 = call void @C_drain_IO_L1_out_wrapper325, i256 %fifo_C_drain_C_drain_IO_L1_out_0_13, i256 %fifo_C_drain_C_drain_IO_L1_out_0_12, i16 %fifo_C_drain_PE_12_0

]]></Node>
<StgValue><ssdm name="call_ln8270"/></StgValue>
</operation>

<operation id="1715" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4786 %call_ln8419 = call void @C_drain_IO_L1_out_wrapper340, i256 %fifo_C_drain_C_drain_IO_L1_out_1_14, i256 %fifo_C_drain_C_drain_IO_L1_out_1_13, i16 %fifo_C_drain_PE_13_1

]]></Node>
<StgValue><ssdm name="call_ln8419"/></StgValue>
</operation>

<operation id="1716" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4801 %call_ln8568 = call void @C_drain_IO_L1_out_wrapper355, i256 %fifo_C_drain_C_drain_IO_L1_out_2_15, i256 %fifo_C_drain_C_drain_IO_L1_out_2_14, i16 %fifo_C_drain_PE_14_2

]]></Node>
<StgValue><ssdm name="call_ln8568"/></StgValue>
</operation>

<operation id="1717" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4816 %call_ln8718 = call void @C_drain_IO_L1_out_boundary_wrapper370, i256 %fifo_C_drain_C_drain_IO_L1_out_3_15, i16 %fifo_C_drain_PE_15_3

]]></Node>
<StgValue><ssdm name="call_ln8718"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1718" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4559 %call_ln5861 = call void @PE_wrapper116, i512 %fifo_A_PE_4_15, i512 %fifo_A_PE_4_16, i512 %fifo_B_PE_4_15, i512 %fifo_B_PE_5_15, i16 %fifo_C_drain_PE_4_15

]]></Node>
<StgValue><ssdm name="call_ln5861"/></StgValue>
</operation>

<operation id="1719" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4574 %call_ln6041 = call void @PE_wrapper131, i512 %fifo_A_PE_5_14, i512 %fifo_A_PE_5_15, i512 %fifo_B_PE_5_14, i512 %fifo_B_PE_6_14, i16 %fifo_C_drain_PE_5_14

]]></Node>
<StgValue><ssdm name="call_ln6041"/></StgValue>
</operation>

<operation id="1720" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4589 %call_ln6221 = call void @PE_wrapper146, i512 %fifo_A_PE_6_13, i512 %fifo_A_PE_6_14, i512 %fifo_B_PE_6_13, i512 %fifo_B_PE_7_13, i16 %fifo_C_drain_PE_6_13

]]></Node>
<StgValue><ssdm name="call_ln6221"/></StgValue>
</operation>

<operation id="1721" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4604 %call_ln6401 = call void @PE_wrapper161, i512 %fifo_A_PE_7_12, i512 %fifo_A_PE_7_13, i512 %fifo_B_PE_7_12, i512 %fifo_B_PE_8_12, i16 %fifo_C_drain_PE_7_12

]]></Node>
<StgValue><ssdm name="call_ln6401"/></StgValue>
</operation>

<operation id="1722" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4619 %call_ln6581 = call void @PE_wrapper176, i512 %fifo_A_PE_8_11, i512 %fifo_A_PE_8_12, i512 %fifo_B_PE_8_11, i512 %fifo_B_PE_9_11, i16 %fifo_C_drain_PE_8_11

]]></Node>
<StgValue><ssdm name="call_ln6581"/></StgValue>
</operation>

<operation id="1723" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4634 %call_ln6761 = call void @PE_wrapper191, i512 %fifo_A_PE_9_10, i512 %fifo_A_PE_9_11, i512 %fifo_B_PE_9_10, i512 %fifo_B_PE_10_10, i16 %fifo_C_drain_PE_9_10

]]></Node>
<StgValue><ssdm name="call_ln6761"/></StgValue>
</operation>

<operation id="1724" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4649 %call_ln6941 = call void @PE_wrapper206, i512 %fifo_A_PE_10_9, i512 %fifo_A_PE_10_10, i512 %fifo_B_PE_10_9, i512 %fifo_B_PE_11_9, i16 %fifo_C_drain_PE_10_9

]]></Node>
<StgValue><ssdm name="call_ln6941"/></StgValue>
</operation>

<operation id="1725" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4664 %call_ln7121 = call void @PE_wrapper221, i512 %fifo_A_PE_11_8, i512 %fifo_A_PE_11_9, i512 %fifo_B_PE_11_8, i512 %fifo_B_PE_12_8, i16 %fifo_C_drain_PE_11_8

]]></Node>
<StgValue><ssdm name="call_ln7121"/></StgValue>
</operation>

<operation id="1726" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4679 %call_ln7301 = call void @PE_wrapper236, i512 %fifo_A_PE_12_7, i512 %fifo_A_PE_12_8, i512 %fifo_B_PE_12_7, i512 %fifo_B_PE_13_7, i16 %fifo_C_drain_PE_12_7

]]></Node>
<StgValue><ssdm name="call_ln7301"/></StgValue>
</operation>

<operation id="1727" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4694 %call_ln7481 = call void @PE_wrapper251, i512 %fifo_A_PE_13_6, i512 %fifo_A_PE_13_7, i512 %fifo_B_PE_13_6, i512 %fifo_B_PE_14_6, i16 %fifo_C_drain_PE_13_6

]]></Node>
<StgValue><ssdm name="call_ln7481"/></StgValue>
</operation>

<operation id="1728" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4709 %call_ln7661 = call void @PE_wrapper266, i512 %fifo_A_PE_14_5, i512 %fifo_A_PE_14_6, i512 %fifo_B_PE_14_5, i512 %fifo_B_PE_15_5, i16 %fifo_C_drain_PE_14_5

]]></Node>
<StgValue><ssdm name="call_ln7661"/></StgValue>
</operation>

<operation id="1729" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4724 %call_ln7841 = call void @PE_wrapper281, i512 %fifo_A_PE_15_4, i512 %fifo_A_PE_15_5, i512 %fifo_B_PE_15_4, i512 %fifo_B_PE_16_4, i16 %fifo_C_drain_PE_15_4

]]></Node>
<StgValue><ssdm name="call_ln7841"/></StgValue>
</operation>

<operation id="1730" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4739 %call_ln8009 = call void @A_PE_dummy_in295, i512 %fifo_A_PE_3_16

]]></Node>
<StgValue><ssdm name="call_ln8009"/></StgValue>
</operation>

<operation id="1731" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4755 %call_ln8137 = call void @B_PE_dummy_in310, i512 %fifo_B_PE_16_3

]]></Node>
<StgValue><ssdm name="call_ln8137"/></StgValue>
</operation>

<operation id="1732" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4771 %call_ln8270 = call void @C_drain_IO_L1_out_wrapper325, i256 %fifo_C_drain_C_drain_IO_L1_out_0_13, i256 %fifo_C_drain_C_drain_IO_L1_out_0_12, i16 %fifo_C_drain_PE_12_0

]]></Node>
<StgValue><ssdm name="call_ln8270"/></StgValue>
</operation>

<operation id="1733" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4786 %call_ln8419 = call void @C_drain_IO_L1_out_wrapper340, i256 %fifo_C_drain_C_drain_IO_L1_out_1_14, i256 %fifo_C_drain_C_drain_IO_L1_out_1_13, i16 %fifo_C_drain_PE_13_1

]]></Node>
<StgValue><ssdm name="call_ln8419"/></StgValue>
</operation>

<operation id="1734" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4801 %call_ln8568 = call void @C_drain_IO_L1_out_wrapper355, i256 %fifo_C_drain_C_drain_IO_L1_out_2_15, i256 %fifo_C_drain_C_drain_IO_L1_out_2_14, i16 %fifo_C_drain_PE_14_2

]]></Node>
<StgValue><ssdm name="call_ln8568"/></StgValue>
</operation>

<operation id="1735" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4816 %call_ln8718 = call void @C_drain_IO_L1_out_boundary_wrapper370, i256 %fifo_C_drain_C_drain_IO_L1_out_3_15, i16 %fifo_C_drain_PE_15_3

]]></Node>
<StgValue><ssdm name="call_ln8718"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1736" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4575 %call_ln6053 = call void @PE_wrapper132, i512 %fifo_A_PE_5_15, i512 %fifo_A_PE_5_16, i512 %fifo_B_PE_5_15, i512 %fifo_B_PE_6_15, i16 %fifo_C_drain_PE_5_15

]]></Node>
<StgValue><ssdm name="call_ln6053"/></StgValue>
</operation>

<operation id="1737" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4590 %call_ln6233 = call void @PE_wrapper147, i512 %fifo_A_PE_6_14, i512 %fifo_A_PE_6_15, i512 %fifo_B_PE_6_14, i512 %fifo_B_PE_7_14, i16 %fifo_C_drain_PE_6_14

]]></Node>
<StgValue><ssdm name="call_ln6233"/></StgValue>
</operation>

<operation id="1738" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4605 %call_ln6413 = call void @PE_wrapper162, i512 %fifo_A_PE_7_13, i512 %fifo_A_PE_7_14, i512 %fifo_B_PE_7_13, i512 %fifo_B_PE_8_13, i16 %fifo_C_drain_PE_7_13

]]></Node>
<StgValue><ssdm name="call_ln6413"/></StgValue>
</operation>

<operation id="1739" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4620 %call_ln6593 = call void @PE_wrapper177, i512 %fifo_A_PE_8_12, i512 %fifo_A_PE_8_13, i512 %fifo_B_PE_8_12, i512 %fifo_B_PE_9_12, i16 %fifo_C_drain_PE_8_12

]]></Node>
<StgValue><ssdm name="call_ln6593"/></StgValue>
</operation>

<operation id="1740" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4635 %call_ln6773 = call void @PE_wrapper192, i512 %fifo_A_PE_9_11, i512 %fifo_A_PE_9_12, i512 %fifo_B_PE_9_11, i512 %fifo_B_PE_10_11, i16 %fifo_C_drain_PE_9_11

]]></Node>
<StgValue><ssdm name="call_ln6773"/></StgValue>
</operation>

<operation id="1741" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4650 %call_ln6953 = call void @PE_wrapper207, i512 %fifo_A_PE_10_10, i512 %fifo_A_PE_10_11, i512 %fifo_B_PE_10_10, i512 %fifo_B_PE_11_10, i16 %fifo_C_drain_PE_10_10

]]></Node>
<StgValue><ssdm name="call_ln6953"/></StgValue>
</operation>

<operation id="1742" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4665 %call_ln7133 = call void @PE_wrapper222, i512 %fifo_A_PE_11_9, i512 %fifo_A_PE_11_10, i512 %fifo_B_PE_11_9, i512 %fifo_B_PE_12_9, i16 %fifo_C_drain_PE_11_9

]]></Node>
<StgValue><ssdm name="call_ln7133"/></StgValue>
</operation>

<operation id="1743" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4680 %call_ln7313 = call void @PE_wrapper237, i512 %fifo_A_PE_12_8, i512 %fifo_A_PE_12_9, i512 %fifo_B_PE_12_8, i512 %fifo_B_PE_13_8, i16 %fifo_C_drain_PE_12_8

]]></Node>
<StgValue><ssdm name="call_ln7313"/></StgValue>
</operation>

<operation id="1744" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4695 %call_ln7493 = call void @PE_wrapper252, i512 %fifo_A_PE_13_7, i512 %fifo_A_PE_13_8, i512 %fifo_B_PE_13_7, i512 %fifo_B_PE_14_7, i16 %fifo_C_drain_PE_13_7

]]></Node>
<StgValue><ssdm name="call_ln7493"/></StgValue>
</operation>

<operation id="1745" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4710 %call_ln7673 = call void @PE_wrapper267, i512 %fifo_A_PE_14_6, i512 %fifo_A_PE_14_7, i512 %fifo_B_PE_14_6, i512 %fifo_B_PE_15_6, i16 %fifo_C_drain_PE_14_6

]]></Node>
<StgValue><ssdm name="call_ln7673"/></StgValue>
</operation>

<operation id="1746" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4725 %call_ln7853 = call void @PE_wrapper282, i512 %fifo_A_PE_15_5, i512 %fifo_A_PE_15_6, i512 %fifo_B_PE_15_5, i512 %fifo_B_PE_16_5, i16 %fifo_C_drain_PE_15_5

]]></Node>
<StgValue><ssdm name="call_ln7853"/></StgValue>
</operation>

<operation id="1747" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4740 %call_ln8017 = call void @A_PE_dummy_in296, i512 %fifo_A_PE_4_16

]]></Node>
<StgValue><ssdm name="call_ln8017"/></StgValue>
</operation>

<operation id="1748" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4756 %call_ln8145 = call void @B_PE_dummy_in311, i512 %fifo_B_PE_16_4

]]></Node>
<StgValue><ssdm name="call_ln8145"/></StgValue>
</operation>

<operation id="1749" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4772 %call_ln8280 = call void @C_drain_IO_L1_out_wrapper326, i256 %fifo_C_drain_C_drain_IO_L1_out_0_12, i256 %fifo_C_drain_C_drain_IO_L1_out_0_11, i16 %fifo_C_drain_PE_11_0

]]></Node>
<StgValue><ssdm name="call_ln8280"/></StgValue>
</operation>

<operation id="1750" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4787 %call_ln8429 = call void @C_drain_IO_L1_out_wrapper341, i256 %fifo_C_drain_C_drain_IO_L1_out_1_13, i256 %fifo_C_drain_C_drain_IO_L1_out_1_12, i16 %fifo_C_drain_PE_12_1

]]></Node>
<StgValue><ssdm name="call_ln8429"/></StgValue>
</operation>

<operation id="1751" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4802 %call_ln8578 = call void @C_drain_IO_L1_out_wrapper356, i256 %fifo_C_drain_C_drain_IO_L1_out_2_14, i256 %fifo_C_drain_C_drain_IO_L1_out_2_13, i16 %fifo_C_drain_PE_13_2

]]></Node>
<StgValue><ssdm name="call_ln8578"/></StgValue>
</operation>

<operation id="1752" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4817 %call_ln8727 = call void @C_drain_IO_L1_out_wrapper371, i256 %fifo_C_drain_C_drain_IO_L1_out_3_15, i256 %fifo_C_drain_C_drain_IO_L1_out_3_14, i16 %fifo_C_drain_PE_14_3

]]></Node>
<StgValue><ssdm name="call_ln8727"/></StgValue>
</operation>

<operation id="1753" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4832 %call_ln8877 = call void @C_drain_IO_L1_out_boundary_wrapper386, i256 %fifo_C_drain_C_drain_IO_L1_out_4_15, i16 %fifo_C_drain_PE_15_4

]]></Node>
<StgValue><ssdm name="call_ln8877"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1754" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4575 %call_ln6053 = call void @PE_wrapper132, i512 %fifo_A_PE_5_15, i512 %fifo_A_PE_5_16, i512 %fifo_B_PE_5_15, i512 %fifo_B_PE_6_15, i16 %fifo_C_drain_PE_5_15

]]></Node>
<StgValue><ssdm name="call_ln6053"/></StgValue>
</operation>

<operation id="1755" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4590 %call_ln6233 = call void @PE_wrapper147, i512 %fifo_A_PE_6_14, i512 %fifo_A_PE_6_15, i512 %fifo_B_PE_6_14, i512 %fifo_B_PE_7_14, i16 %fifo_C_drain_PE_6_14

]]></Node>
<StgValue><ssdm name="call_ln6233"/></StgValue>
</operation>

<operation id="1756" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4605 %call_ln6413 = call void @PE_wrapper162, i512 %fifo_A_PE_7_13, i512 %fifo_A_PE_7_14, i512 %fifo_B_PE_7_13, i512 %fifo_B_PE_8_13, i16 %fifo_C_drain_PE_7_13

]]></Node>
<StgValue><ssdm name="call_ln6413"/></StgValue>
</operation>

<operation id="1757" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4620 %call_ln6593 = call void @PE_wrapper177, i512 %fifo_A_PE_8_12, i512 %fifo_A_PE_8_13, i512 %fifo_B_PE_8_12, i512 %fifo_B_PE_9_12, i16 %fifo_C_drain_PE_8_12

]]></Node>
<StgValue><ssdm name="call_ln6593"/></StgValue>
</operation>

<operation id="1758" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4635 %call_ln6773 = call void @PE_wrapper192, i512 %fifo_A_PE_9_11, i512 %fifo_A_PE_9_12, i512 %fifo_B_PE_9_11, i512 %fifo_B_PE_10_11, i16 %fifo_C_drain_PE_9_11

]]></Node>
<StgValue><ssdm name="call_ln6773"/></StgValue>
</operation>

<operation id="1759" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4650 %call_ln6953 = call void @PE_wrapper207, i512 %fifo_A_PE_10_10, i512 %fifo_A_PE_10_11, i512 %fifo_B_PE_10_10, i512 %fifo_B_PE_11_10, i16 %fifo_C_drain_PE_10_10

]]></Node>
<StgValue><ssdm name="call_ln6953"/></StgValue>
</operation>

<operation id="1760" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4665 %call_ln7133 = call void @PE_wrapper222, i512 %fifo_A_PE_11_9, i512 %fifo_A_PE_11_10, i512 %fifo_B_PE_11_9, i512 %fifo_B_PE_12_9, i16 %fifo_C_drain_PE_11_9

]]></Node>
<StgValue><ssdm name="call_ln7133"/></StgValue>
</operation>

<operation id="1761" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4680 %call_ln7313 = call void @PE_wrapper237, i512 %fifo_A_PE_12_8, i512 %fifo_A_PE_12_9, i512 %fifo_B_PE_12_8, i512 %fifo_B_PE_13_8, i16 %fifo_C_drain_PE_12_8

]]></Node>
<StgValue><ssdm name="call_ln7313"/></StgValue>
</operation>

<operation id="1762" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4695 %call_ln7493 = call void @PE_wrapper252, i512 %fifo_A_PE_13_7, i512 %fifo_A_PE_13_8, i512 %fifo_B_PE_13_7, i512 %fifo_B_PE_14_7, i16 %fifo_C_drain_PE_13_7

]]></Node>
<StgValue><ssdm name="call_ln7493"/></StgValue>
</operation>

<operation id="1763" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4710 %call_ln7673 = call void @PE_wrapper267, i512 %fifo_A_PE_14_6, i512 %fifo_A_PE_14_7, i512 %fifo_B_PE_14_6, i512 %fifo_B_PE_15_6, i16 %fifo_C_drain_PE_14_6

]]></Node>
<StgValue><ssdm name="call_ln7673"/></StgValue>
</operation>

<operation id="1764" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4725 %call_ln7853 = call void @PE_wrapper282, i512 %fifo_A_PE_15_5, i512 %fifo_A_PE_15_6, i512 %fifo_B_PE_15_5, i512 %fifo_B_PE_16_5, i16 %fifo_C_drain_PE_15_5

]]></Node>
<StgValue><ssdm name="call_ln7853"/></StgValue>
</operation>

<operation id="1765" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4740 %call_ln8017 = call void @A_PE_dummy_in296, i512 %fifo_A_PE_4_16

]]></Node>
<StgValue><ssdm name="call_ln8017"/></StgValue>
</operation>

<operation id="1766" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4756 %call_ln8145 = call void @B_PE_dummy_in311, i512 %fifo_B_PE_16_4

]]></Node>
<StgValue><ssdm name="call_ln8145"/></StgValue>
</operation>

<operation id="1767" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4772 %call_ln8280 = call void @C_drain_IO_L1_out_wrapper326, i256 %fifo_C_drain_C_drain_IO_L1_out_0_12, i256 %fifo_C_drain_C_drain_IO_L1_out_0_11, i16 %fifo_C_drain_PE_11_0

]]></Node>
<StgValue><ssdm name="call_ln8280"/></StgValue>
</operation>

<operation id="1768" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4787 %call_ln8429 = call void @C_drain_IO_L1_out_wrapper341, i256 %fifo_C_drain_C_drain_IO_L1_out_1_13, i256 %fifo_C_drain_C_drain_IO_L1_out_1_12, i16 %fifo_C_drain_PE_12_1

]]></Node>
<StgValue><ssdm name="call_ln8429"/></StgValue>
</operation>

<operation id="1769" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4802 %call_ln8578 = call void @C_drain_IO_L1_out_wrapper356, i256 %fifo_C_drain_C_drain_IO_L1_out_2_14, i256 %fifo_C_drain_C_drain_IO_L1_out_2_13, i16 %fifo_C_drain_PE_13_2

]]></Node>
<StgValue><ssdm name="call_ln8578"/></StgValue>
</operation>

<operation id="1770" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4817 %call_ln8727 = call void @C_drain_IO_L1_out_wrapper371, i256 %fifo_C_drain_C_drain_IO_L1_out_3_15, i256 %fifo_C_drain_C_drain_IO_L1_out_3_14, i16 %fifo_C_drain_PE_14_3

]]></Node>
<StgValue><ssdm name="call_ln8727"/></StgValue>
</operation>

<operation id="1771" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4832 %call_ln8877 = call void @C_drain_IO_L1_out_boundary_wrapper386, i256 %fifo_C_drain_C_drain_IO_L1_out_4_15, i16 %fifo_C_drain_PE_15_4

]]></Node>
<StgValue><ssdm name="call_ln8877"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1772" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4591 %call_ln6245 = call void @PE_wrapper148, i512 %fifo_A_PE_6_15, i512 %fifo_A_PE_6_16, i512 %fifo_B_PE_6_15, i512 %fifo_B_PE_7_15, i16 %fifo_C_drain_PE_6_15

]]></Node>
<StgValue><ssdm name="call_ln6245"/></StgValue>
</operation>

<operation id="1773" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4606 %call_ln6425 = call void @PE_wrapper163, i512 %fifo_A_PE_7_14, i512 %fifo_A_PE_7_15, i512 %fifo_B_PE_7_14, i512 %fifo_B_PE_8_14, i16 %fifo_C_drain_PE_7_14

]]></Node>
<StgValue><ssdm name="call_ln6425"/></StgValue>
</operation>

<operation id="1774" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4621 %call_ln6605 = call void @PE_wrapper178, i512 %fifo_A_PE_8_13, i512 %fifo_A_PE_8_14, i512 %fifo_B_PE_8_13, i512 %fifo_B_PE_9_13, i16 %fifo_C_drain_PE_8_13

]]></Node>
<StgValue><ssdm name="call_ln6605"/></StgValue>
</operation>

<operation id="1775" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4636 %call_ln6785 = call void @PE_wrapper193, i512 %fifo_A_PE_9_12, i512 %fifo_A_PE_9_13, i512 %fifo_B_PE_9_12, i512 %fifo_B_PE_10_12, i16 %fifo_C_drain_PE_9_12

]]></Node>
<StgValue><ssdm name="call_ln6785"/></StgValue>
</operation>

<operation id="1776" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4651 %call_ln6965 = call void @PE_wrapper208, i512 %fifo_A_PE_10_11, i512 %fifo_A_PE_10_12, i512 %fifo_B_PE_10_11, i512 %fifo_B_PE_11_11, i16 %fifo_C_drain_PE_10_11

]]></Node>
<StgValue><ssdm name="call_ln6965"/></StgValue>
</operation>

<operation id="1777" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4666 %call_ln7145 = call void @PE_wrapper223, i512 %fifo_A_PE_11_10, i512 %fifo_A_PE_11_11, i512 %fifo_B_PE_11_10, i512 %fifo_B_PE_12_10, i16 %fifo_C_drain_PE_11_10

]]></Node>
<StgValue><ssdm name="call_ln7145"/></StgValue>
</operation>

<operation id="1778" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4681 %call_ln7325 = call void @PE_wrapper238, i512 %fifo_A_PE_12_9, i512 %fifo_A_PE_12_10, i512 %fifo_B_PE_12_9, i512 %fifo_B_PE_13_9, i16 %fifo_C_drain_PE_12_9

]]></Node>
<StgValue><ssdm name="call_ln7325"/></StgValue>
</operation>

<operation id="1779" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4696 %call_ln7505 = call void @PE_wrapper253, i512 %fifo_A_PE_13_8, i512 %fifo_A_PE_13_9, i512 %fifo_B_PE_13_8, i512 %fifo_B_PE_14_8, i16 %fifo_C_drain_PE_13_8

]]></Node>
<StgValue><ssdm name="call_ln7505"/></StgValue>
</operation>

<operation id="1780" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4711 %call_ln7685 = call void @PE_wrapper268, i512 %fifo_A_PE_14_7, i512 %fifo_A_PE_14_8, i512 %fifo_B_PE_14_7, i512 %fifo_B_PE_15_7, i16 %fifo_C_drain_PE_14_7

]]></Node>
<StgValue><ssdm name="call_ln7685"/></StgValue>
</operation>

<operation id="1781" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4726 %call_ln7865 = call void @PE_wrapper283, i512 %fifo_A_PE_15_6, i512 %fifo_A_PE_15_7, i512 %fifo_B_PE_15_6, i512 %fifo_B_PE_16_6, i16 %fifo_C_drain_PE_15_6

]]></Node>
<StgValue><ssdm name="call_ln7865"/></StgValue>
</operation>

<operation id="1782" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4741 %call_ln8025 = call void @A_PE_dummy_in297, i512 %fifo_A_PE_5_16

]]></Node>
<StgValue><ssdm name="call_ln8025"/></StgValue>
</operation>

<operation id="1783" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4757 %call_ln8153 = call void @B_PE_dummy_in312, i512 %fifo_B_PE_16_5

]]></Node>
<StgValue><ssdm name="call_ln8153"/></StgValue>
</operation>

<operation id="1784" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4773 %call_ln8290 = call void @C_drain_IO_L1_out_wrapper327, i256 %fifo_C_drain_C_drain_IO_L1_out_0_11, i256 %fifo_C_drain_C_drain_IO_L1_out_0_10, i16 %fifo_C_drain_PE_10_0

]]></Node>
<StgValue><ssdm name="call_ln8290"/></StgValue>
</operation>

<operation id="1785" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4788 %call_ln8439 = call void @C_drain_IO_L1_out_wrapper342, i256 %fifo_C_drain_C_drain_IO_L1_out_1_12, i256 %fifo_C_drain_C_drain_IO_L1_out_1_11, i16 %fifo_C_drain_PE_11_1

]]></Node>
<StgValue><ssdm name="call_ln8439"/></StgValue>
</operation>

<operation id="1786" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4803 %call_ln8588 = call void @C_drain_IO_L1_out_wrapper357, i256 %fifo_C_drain_C_drain_IO_L1_out_2_13, i256 %fifo_C_drain_C_drain_IO_L1_out_2_12, i16 %fifo_C_drain_PE_12_2

]]></Node>
<StgValue><ssdm name="call_ln8588"/></StgValue>
</operation>

<operation id="1787" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4818 %call_ln8737 = call void @C_drain_IO_L1_out_wrapper372, i256 %fifo_C_drain_C_drain_IO_L1_out_3_14, i256 %fifo_C_drain_C_drain_IO_L1_out_3_13, i16 %fifo_C_drain_PE_13_3

]]></Node>
<StgValue><ssdm name="call_ln8737"/></StgValue>
</operation>

<operation id="1788" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4833 %call_ln8886 = call void @C_drain_IO_L1_out_wrapper387, i256 %fifo_C_drain_C_drain_IO_L1_out_4_15, i256 %fifo_C_drain_C_drain_IO_L1_out_4_14, i16 %fifo_C_drain_PE_14_4

]]></Node>
<StgValue><ssdm name="call_ln8886"/></StgValue>
</operation>

<operation id="1789" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4848 %call_ln9036 = call void @C_drain_IO_L1_out_boundary_wrapper402, i256 %fifo_C_drain_C_drain_IO_L1_out_5_15, i16 %fifo_C_drain_PE_15_5

]]></Node>
<StgValue><ssdm name="call_ln9036"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1790" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4591 %call_ln6245 = call void @PE_wrapper148, i512 %fifo_A_PE_6_15, i512 %fifo_A_PE_6_16, i512 %fifo_B_PE_6_15, i512 %fifo_B_PE_7_15, i16 %fifo_C_drain_PE_6_15

]]></Node>
<StgValue><ssdm name="call_ln6245"/></StgValue>
</operation>

<operation id="1791" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4606 %call_ln6425 = call void @PE_wrapper163, i512 %fifo_A_PE_7_14, i512 %fifo_A_PE_7_15, i512 %fifo_B_PE_7_14, i512 %fifo_B_PE_8_14, i16 %fifo_C_drain_PE_7_14

]]></Node>
<StgValue><ssdm name="call_ln6425"/></StgValue>
</operation>

<operation id="1792" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4621 %call_ln6605 = call void @PE_wrapper178, i512 %fifo_A_PE_8_13, i512 %fifo_A_PE_8_14, i512 %fifo_B_PE_8_13, i512 %fifo_B_PE_9_13, i16 %fifo_C_drain_PE_8_13

]]></Node>
<StgValue><ssdm name="call_ln6605"/></StgValue>
</operation>

<operation id="1793" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4636 %call_ln6785 = call void @PE_wrapper193, i512 %fifo_A_PE_9_12, i512 %fifo_A_PE_9_13, i512 %fifo_B_PE_9_12, i512 %fifo_B_PE_10_12, i16 %fifo_C_drain_PE_9_12

]]></Node>
<StgValue><ssdm name="call_ln6785"/></StgValue>
</operation>

<operation id="1794" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4651 %call_ln6965 = call void @PE_wrapper208, i512 %fifo_A_PE_10_11, i512 %fifo_A_PE_10_12, i512 %fifo_B_PE_10_11, i512 %fifo_B_PE_11_11, i16 %fifo_C_drain_PE_10_11

]]></Node>
<StgValue><ssdm name="call_ln6965"/></StgValue>
</operation>

<operation id="1795" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4666 %call_ln7145 = call void @PE_wrapper223, i512 %fifo_A_PE_11_10, i512 %fifo_A_PE_11_11, i512 %fifo_B_PE_11_10, i512 %fifo_B_PE_12_10, i16 %fifo_C_drain_PE_11_10

]]></Node>
<StgValue><ssdm name="call_ln7145"/></StgValue>
</operation>

<operation id="1796" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4681 %call_ln7325 = call void @PE_wrapper238, i512 %fifo_A_PE_12_9, i512 %fifo_A_PE_12_10, i512 %fifo_B_PE_12_9, i512 %fifo_B_PE_13_9, i16 %fifo_C_drain_PE_12_9

]]></Node>
<StgValue><ssdm name="call_ln7325"/></StgValue>
</operation>

<operation id="1797" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4696 %call_ln7505 = call void @PE_wrapper253, i512 %fifo_A_PE_13_8, i512 %fifo_A_PE_13_9, i512 %fifo_B_PE_13_8, i512 %fifo_B_PE_14_8, i16 %fifo_C_drain_PE_13_8

]]></Node>
<StgValue><ssdm name="call_ln7505"/></StgValue>
</operation>

<operation id="1798" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4711 %call_ln7685 = call void @PE_wrapper268, i512 %fifo_A_PE_14_7, i512 %fifo_A_PE_14_8, i512 %fifo_B_PE_14_7, i512 %fifo_B_PE_15_7, i16 %fifo_C_drain_PE_14_7

]]></Node>
<StgValue><ssdm name="call_ln7685"/></StgValue>
</operation>

<operation id="1799" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4726 %call_ln7865 = call void @PE_wrapper283, i512 %fifo_A_PE_15_6, i512 %fifo_A_PE_15_7, i512 %fifo_B_PE_15_6, i512 %fifo_B_PE_16_6, i16 %fifo_C_drain_PE_15_6

]]></Node>
<StgValue><ssdm name="call_ln7865"/></StgValue>
</operation>

<operation id="1800" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4741 %call_ln8025 = call void @A_PE_dummy_in297, i512 %fifo_A_PE_5_16

]]></Node>
<StgValue><ssdm name="call_ln8025"/></StgValue>
</operation>

<operation id="1801" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4757 %call_ln8153 = call void @B_PE_dummy_in312, i512 %fifo_B_PE_16_5

]]></Node>
<StgValue><ssdm name="call_ln8153"/></StgValue>
</operation>

<operation id="1802" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4773 %call_ln8290 = call void @C_drain_IO_L1_out_wrapper327, i256 %fifo_C_drain_C_drain_IO_L1_out_0_11, i256 %fifo_C_drain_C_drain_IO_L1_out_0_10, i16 %fifo_C_drain_PE_10_0

]]></Node>
<StgValue><ssdm name="call_ln8290"/></StgValue>
</operation>

<operation id="1803" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4788 %call_ln8439 = call void @C_drain_IO_L1_out_wrapper342, i256 %fifo_C_drain_C_drain_IO_L1_out_1_12, i256 %fifo_C_drain_C_drain_IO_L1_out_1_11, i16 %fifo_C_drain_PE_11_1

]]></Node>
<StgValue><ssdm name="call_ln8439"/></StgValue>
</operation>

<operation id="1804" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4803 %call_ln8588 = call void @C_drain_IO_L1_out_wrapper357, i256 %fifo_C_drain_C_drain_IO_L1_out_2_13, i256 %fifo_C_drain_C_drain_IO_L1_out_2_12, i16 %fifo_C_drain_PE_12_2

]]></Node>
<StgValue><ssdm name="call_ln8588"/></StgValue>
</operation>

<operation id="1805" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4818 %call_ln8737 = call void @C_drain_IO_L1_out_wrapper372, i256 %fifo_C_drain_C_drain_IO_L1_out_3_14, i256 %fifo_C_drain_C_drain_IO_L1_out_3_13, i16 %fifo_C_drain_PE_13_3

]]></Node>
<StgValue><ssdm name="call_ln8737"/></StgValue>
</operation>

<operation id="1806" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4833 %call_ln8886 = call void @C_drain_IO_L1_out_wrapper387, i256 %fifo_C_drain_C_drain_IO_L1_out_4_15, i256 %fifo_C_drain_C_drain_IO_L1_out_4_14, i16 %fifo_C_drain_PE_14_4

]]></Node>
<StgValue><ssdm name="call_ln8886"/></StgValue>
</operation>

<operation id="1807" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4848 %call_ln9036 = call void @C_drain_IO_L1_out_boundary_wrapper402, i256 %fifo_C_drain_C_drain_IO_L1_out_5_15, i16 %fifo_C_drain_PE_15_5

]]></Node>
<StgValue><ssdm name="call_ln9036"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1808" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4607 %call_ln6437 = call void @PE_wrapper164, i512 %fifo_A_PE_7_15, i512 %fifo_A_PE_7_16, i512 %fifo_B_PE_7_15, i512 %fifo_B_PE_8_15, i16 %fifo_C_drain_PE_7_15

]]></Node>
<StgValue><ssdm name="call_ln6437"/></StgValue>
</operation>

<operation id="1809" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4622 %call_ln6617 = call void @PE_wrapper179, i512 %fifo_A_PE_8_14, i512 %fifo_A_PE_8_15, i512 %fifo_B_PE_8_14, i512 %fifo_B_PE_9_14, i16 %fifo_C_drain_PE_8_14

]]></Node>
<StgValue><ssdm name="call_ln6617"/></StgValue>
</operation>

<operation id="1810" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4637 %call_ln6797 = call void @PE_wrapper194, i512 %fifo_A_PE_9_13, i512 %fifo_A_PE_9_14, i512 %fifo_B_PE_9_13, i512 %fifo_B_PE_10_13, i16 %fifo_C_drain_PE_9_13

]]></Node>
<StgValue><ssdm name="call_ln6797"/></StgValue>
</operation>

<operation id="1811" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4652 %call_ln6977 = call void @PE_wrapper209, i512 %fifo_A_PE_10_12, i512 %fifo_A_PE_10_13, i512 %fifo_B_PE_10_12, i512 %fifo_B_PE_11_12, i16 %fifo_C_drain_PE_10_12

]]></Node>
<StgValue><ssdm name="call_ln6977"/></StgValue>
</operation>

<operation id="1812" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4667 %call_ln7157 = call void @PE_wrapper224, i512 %fifo_A_PE_11_11, i512 %fifo_A_PE_11_12, i512 %fifo_B_PE_11_11, i512 %fifo_B_PE_12_11, i16 %fifo_C_drain_PE_11_11

]]></Node>
<StgValue><ssdm name="call_ln7157"/></StgValue>
</operation>

<operation id="1813" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4682 %call_ln7337 = call void @PE_wrapper239, i512 %fifo_A_PE_12_10, i512 %fifo_A_PE_12_11, i512 %fifo_B_PE_12_10, i512 %fifo_B_PE_13_10, i16 %fifo_C_drain_PE_12_10

]]></Node>
<StgValue><ssdm name="call_ln7337"/></StgValue>
</operation>

<operation id="1814" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4697 %call_ln7517 = call void @PE_wrapper254, i512 %fifo_A_PE_13_9, i512 %fifo_A_PE_13_10, i512 %fifo_B_PE_13_9, i512 %fifo_B_PE_14_9, i16 %fifo_C_drain_PE_13_9

]]></Node>
<StgValue><ssdm name="call_ln7517"/></StgValue>
</operation>

<operation id="1815" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4712 %call_ln7697 = call void @PE_wrapper269, i512 %fifo_A_PE_14_8, i512 %fifo_A_PE_14_9, i512 %fifo_B_PE_14_8, i512 %fifo_B_PE_15_8, i16 %fifo_C_drain_PE_14_8

]]></Node>
<StgValue><ssdm name="call_ln7697"/></StgValue>
</operation>

<operation id="1816" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4727 %call_ln7877 = call void @PE_wrapper284, i512 %fifo_A_PE_15_7, i512 %fifo_A_PE_15_8, i512 %fifo_B_PE_15_7, i512 %fifo_B_PE_16_7, i16 %fifo_C_drain_PE_15_7

]]></Node>
<StgValue><ssdm name="call_ln7877"/></StgValue>
</operation>

<operation id="1817" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4742 %call_ln8033 = call void @A_PE_dummy_in298, i512 %fifo_A_PE_6_16

]]></Node>
<StgValue><ssdm name="call_ln8033"/></StgValue>
</operation>

<operation id="1818" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4758 %call_ln8161 = call void @B_PE_dummy_in313, i512 %fifo_B_PE_16_6

]]></Node>
<StgValue><ssdm name="call_ln8161"/></StgValue>
</operation>

<operation id="1819" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4774 %call_ln8300 = call void @C_drain_IO_L1_out_wrapper328, i256 %fifo_C_drain_C_drain_IO_L1_out_0_10, i256 %fifo_C_drain_C_drain_IO_L1_out_0_9, i16 %fifo_C_drain_PE_9_0

]]></Node>
<StgValue><ssdm name="call_ln8300"/></StgValue>
</operation>

<operation id="1820" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4789 %call_ln8449 = call void @C_drain_IO_L1_out_wrapper343, i256 %fifo_C_drain_C_drain_IO_L1_out_1_11, i256 %fifo_C_drain_C_drain_IO_L1_out_1_10, i16 %fifo_C_drain_PE_10_1

]]></Node>
<StgValue><ssdm name="call_ln8449"/></StgValue>
</operation>

<operation id="1821" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4804 %call_ln8598 = call void @C_drain_IO_L1_out_wrapper358, i256 %fifo_C_drain_C_drain_IO_L1_out_2_12, i256 %fifo_C_drain_C_drain_IO_L1_out_2_11, i16 %fifo_C_drain_PE_11_2

]]></Node>
<StgValue><ssdm name="call_ln8598"/></StgValue>
</operation>

<operation id="1822" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4819 %call_ln8747 = call void @C_drain_IO_L1_out_wrapper373, i256 %fifo_C_drain_C_drain_IO_L1_out_3_13, i256 %fifo_C_drain_C_drain_IO_L1_out_3_12, i16 %fifo_C_drain_PE_12_3

]]></Node>
<StgValue><ssdm name="call_ln8747"/></StgValue>
</operation>

<operation id="1823" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4834 %call_ln8896 = call void @C_drain_IO_L1_out_wrapper388, i256 %fifo_C_drain_C_drain_IO_L1_out_4_14, i256 %fifo_C_drain_C_drain_IO_L1_out_4_13, i16 %fifo_C_drain_PE_13_4

]]></Node>
<StgValue><ssdm name="call_ln8896"/></StgValue>
</operation>

<operation id="1824" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4849 %call_ln9045 = call void @C_drain_IO_L1_out_wrapper403, i256 %fifo_C_drain_C_drain_IO_L1_out_5_15, i256 %fifo_C_drain_C_drain_IO_L1_out_5_14, i16 %fifo_C_drain_PE_14_5

]]></Node>
<StgValue><ssdm name="call_ln9045"/></StgValue>
</operation>

<operation id="1825" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4864 %call_ln9195 = call void @C_drain_IO_L1_out_boundary_wrapper418, i256 %fifo_C_drain_C_drain_IO_L1_out_6_15, i16 %fifo_C_drain_PE_15_6

]]></Node>
<StgValue><ssdm name="call_ln9195"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1826" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4607 %call_ln6437 = call void @PE_wrapper164, i512 %fifo_A_PE_7_15, i512 %fifo_A_PE_7_16, i512 %fifo_B_PE_7_15, i512 %fifo_B_PE_8_15, i16 %fifo_C_drain_PE_7_15

]]></Node>
<StgValue><ssdm name="call_ln6437"/></StgValue>
</operation>

<operation id="1827" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4622 %call_ln6617 = call void @PE_wrapper179, i512 %fifo_A_PE_8_14, i512 %fifo_A_PE_8_15, i512 %fifo_B_PE_8_14, i512 %fifo_B_PE_9_14, i16 %fifo_C_drain_PE_8_14

]]></Node>
<StgValue><ssdm name="call_ln6617"/></StgValue>
</operation>

<operation id="1828" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4637 %call_ln6797 = call void @PE_wrapper194, i512 %fifo_A_PE_9_13, i512 %fifo_A_PE_9_14, i512 %fifo_B_PE_9_13, i512 %fifo_B_PE_10_13, i16 %fifo_C_drain_PE_9_13

]]></Node>
<StgValue><ssdm name="call_ln6797"/></StgValue>
</operation>

<operation id="1829" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4652 %call_ln6977 = call void @PE_wrapper209, i512 %fifo_A_PE_10_12, i512 %fifo_A_PE_10_13, i512 %fifo_B_PE_10_12, i512 %fifo_B_PE_11_12, i16 %fifo_C_drain_PE_10_12

]]></Node>
<StgValue><ssdm name="call_ln6977"/></StgValue>
</operation>

<operation id="1830" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4667 %call_ln7157 = call void @PE_wrapper224, i512 %fifo_A_PE_11_11, i512 %fifo_A_PE_11_12, i512 %fifo_B_PE_11_11, i512 %fifo_B_PE_12_11, i16 %fifo_C_drain_PE_11_11

]]></Node>
<StgValue><ssdm name="call_ln7157"/></StgValue>
</operation>

<operation id="1831" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4682 %call_ln7337 = call void @PE_wrapper239, i512 %fifo_A_PE_12_10, i512 %fifo_A_PE_12_11, i512 %fifo_B_PE_12_10, i512 %fifo_B_PE_13_10, i16 %fifo_C_drain_PE_12_10

]]></Node>
<StgValue><ssdm name="call_ln7337"/></StgValue>
</operation>

<operation id="1832" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4697 %call_ln7517 = call void @PE_wrapper254, i512 %fifo_A_PE_13_9, i512 %fifo_A_PE_13_10, i512 %fifo_B_PE_13_9, i512 %fifo_B_PE_14_9, i16 %fifo_C_drain_PE_13_9

]]></Node>
<StgValue><ssdm name="call_ln7517"/></StgValue>
</operation>

<operation id="1833" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4712 %call_ln7697 = call void @PE_wrapper269, i512 %fifo_A_PE_14_8, i512 %fifo_A_PE_14_9, i512 %fifo_B_PE_14_8, i512 %fifo_B_PE_15_8, i16 %fifo_C_drain_PE_14_8

]]></Node>
<StgValue><ssdm name="call_ln7697"/></StgValue>
</operation>

<operation id="1834" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4727 %call_ln7877 = call void @PE_wrapper284, i512 %fifo_A_PE_15_7, i512 %fifo_A_PE_15_8, i512 %fifo_B_PE_15_7, i512 %fifo_B_PE_16_7, i16 %fifo_C_drain_PE_15_7

]]></Node>
<StgValue><ssdm name="call_ln7877"/></StgValue>
</operation>

<operation id="1835" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4742 %call_ln8033 = call void @A_PE_dummy_in298, i512 %fifo_A_PE_6_16

]]></Node>
<StgValue><ssdm name="call_ln8033"/></StgValue>
</operation>

<operation id="1836" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4758 %call_ln8161 = call void @B_PE_dummy_in313, i512 %fifo_B_PE_16_6

]]></Node>
<StgValue><ssdm name="call_ln8161"/></StgValue>
</operation>

<operation id="1837" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4774 %call_ln8300 = call void @C_drain_IO_L1_out_wrapper328, i256 %fifo_C_drain_C_drain_IO_L1_out_0_10, i256 %fifo_C_drain_C_drain_IO_L1_out_0_9, i16 %fifo_C_drain_PE_9_0

]]></Node>
<StgValue><ssdm name="call_ln8300"/></StgValue>
</operation>

<operation id="1838" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4789 %call_ln8449 = call void @C_drain_IO_L1_out_wrapper343, i256 %fifo_C_drain_C_drain_IO_L1_out_1_11, i256 %fifo_C_drain_C_drain_IO_L1_out_1_10, i16 %fifo_C_drain_PE_10_1

]]></Node>
<StgValue><ssdm name="call_ln8449"/></StgValue>
</operation>

<operation id="1839" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4804 %call_ln8598 = call void @C_drain_IO_L1_out_wrapper358, i256 %fifo_C_drain_C_drain_IO_L1_out_2_12, i256 %fifo_C_drain_C_drain_IO_L1_out_2_11, i16 %fifo_C_drain_PE_11_2

]]></Node>
<StgValue><ssdm name="call_ln8598"/></StgValue>
</operation>

<operation id="1840" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4819 %call_ln8747 = call void @C_drain_IO_L1_out_wrapper373, i256 %fifo_C_drain_C_drain_IO_L1_out_3_13, i256 %fifo_C_drain_C_drain_IO_L1_out_3_12, i16 %fifo_C_drain_PE_12_3

]]></Node>
<StgValue><ssdm name="call_ln8747"/></StgValue>
</operation>

<operation id="1841" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4834 %call_ln8896 = call void @C_drain_IO_L1_out_wrapper388, i256 %fifo_C_drain_C_drain_IO_L1_out_4_14, i256 %fifo_C_drain_C_drain_IO_L1_out_4_13, i16 %fifo_C_drain_PE_13_4

]]></Node>
<StgValue><ssdm name="call_ln8896"/></StgValue>
</operation>

<operation id="1842" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4849 %call_ln9045 = call void @C_drain_IO_L1_out_wrapper403, i256 %fifo_C_drain_C_drain_IO_L1_out_5_15, i256 %fifo_C_drain_C_drain_IO_L1_out_5_14, i16 %fifo_C_drain_PE_14_5

]]></Node>
<StgValue><ssdm name="call_ln9045"/></StgValue>
</operation>

<operation id="1843" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4864 %call_ln9195 = call void @C_drain_IO_L1_out_boundary_wrapper418, i256 %fifo_C_drain_C_drain_IO_L1_out_6_15, i16 %fifo_C_drain_PE_15_6

]]></Node>
<StgValue><ssdm name="call_ln9195"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1844" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4623 %call_ln6629 = call void @PE_wrapper180, i512 %fifo_A_PE_8_15, i512 %fifo_A_PE_8_16, i512 %fifo_B_PE_8_15, i512 %fifo_B_PE_9_15, i16 %fifo_C_drain_PE_8_15

]]></Node>
<StgValue><ssdm name="call_ln6629"/></StgValue>
</operation>

<operation id="1845" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4638 %call_ln6809 = call void @PE_wrapper195, i512 %fifo_A_PE_9_14, i512 %fifo_A_PE_9_15, i512 %fifo_B_PE_9_14, i512 %fifo_B_PE_10_14, i16 %fifo_C_drain_PE_9_14

]]></Node>
<StgValue><ssdm name="call_ln6809"/></StgValue>
</operation>

<operation id="1846" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4653 %call_ln6989 = call void @PE_wrapper210, i512 %fifo_A_PE_10_13, i512 %fifo_A_PE_10_14, i512 %fifo_B_PE_10_13, i512 %fifo_B_PE_11_13, i16 %fifo_C_drain_PE_10_13

]]></Node>
<StgValue><ssdm name="call_ln6989"/></StgValue>
</operation>

<operation id="1847" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4668 %call_ln7169 = call void @PE_wrapper225, i512 %fifo_A_PE_11_12, i512 %fifo_A_PE_11_13, i512 %fifo_B_PE_11_12, i512 %fifo_B_PE_12_12, i16 %fifo_C_drain_PE_11_12

]]></Node>
<StgValue><ssdm name="call_ln7169"/></StgValue>
</operation>

<operation id="1848" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4683 %call_ln7349 = call void @PE_wrapper240, i512 %fifo_A_PE_12_11, i512 %fifo_A_PE_12_12, i512 %fifo_B_PE_12_11, i512 %fifo_B_PE_13_11, i16 %fifo_C_drain_PE_12_11

]]></Node>
<StgValue><ssdm name="call_ln7349"/></StgValue>
</operation>

<operation id="1849" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4698 %call_ln7529 = call void @PE_wrapper255, i512 %fifo_A_PE_13_10, i512 %fifo_A_PE_13_11, i512 %fifo_B_PE_13_10, i512 %fifo_B_PE_14_10, i16 %fifo_C_drain_PE_13_10

]]></Node>
<StgValue><ssdm name="call_ln7529"/></StgValue>
</operation>

<operation id="1850" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4713 %call_ln7709 = call void @PE_wrapper270, i512 %fifo_A_PE_14_9, i512 %fifo_A_PE_14_10, i512 %fifo_B_PE_14_9, i512 %fifo_B_PE_15_9, i16 %fifo_C_drain_PE_14_9

]]></Node>
<StgValue><ssdm name="call_ln7709"/></StgValue>
</operation>

<operation id="1851" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4728 %call_ln7889 = call void @PE_wrapper285, i512 %fifo_A_PE_15_8, i512 %fifo_A_PE_15_9, i512 %fifo_B_PE_15_8, i512 %fifo_B_PE_16_8, i16 %fifo_C_drain_PE_15_8

]]></Node>
<StgValue><ssdm name="call_ln7889"/></StgValue>
</operation>

<operation id="1852" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4743 %call_ln8041 = call void @A_PE_dummy_in299, i512 %fifo_A_PE_7_16

]]></Node>
<StgValue><ssdm name="call_ln8041"/></StgValue>
</operation>

<operation id="1853" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4759 %call_ln8169 = call void @B_PE_dummy_in314, i512 %fifo_B_PE_16_7

]]></Node>
<StgValue><ssdm name="call_ln8169"/></StgValue>
</operation>

<operation id="1854" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4775 %call_ln8310 = call void @C_drain_IO_L1_out_wrapper329, i256 %fifo_C_drain_C_drain_IO_L1_out_0_9, i256 %fifo_C_drain_C_drain_IO_L1_out_0_8, i16 %fifo_C_drain_PE_8_0

]]></Node>
<StgValue><ssdm name="call_ln8310"/></StgValue>
</operation>

<operation id="1855" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4790 %call_ln8459 = call void @C_drain_IO_L1_out_wrapper344, i256 %fifo_C_drain_C_drain_IO_L1_out_1_10, i256 %fifo_C_drain_C_drain_IO_L1_out_1_9, i16 %fifo_C_drain_PE_9_1

]]></Node>
<StgValue><ssdm name="call_ln8459"/></StgValue>
</operation>

<operation id="1856" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4805 %call_ln8608 = call void @C_drain_IO_L1_out_wrapper359, i256 %fifo_C_drain_C_drain_IO_L1_out_2_11, i256 %fifo_C_drain_C_drain_IO_L1_out_2_10, i16 %fifo_C_drain_PE_10_2

]]></Node>
<StgValue><ssdm name="call_ln8608"/></StgValue>
</operation>

<operation id="1857" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4820 %call_ln8757 = call void @C_drain_IO_L1_out_wrapper374, i256 %fifo_C_drain_C_drain_IO_L1_out_3_12, i256 %fifo_C_drain_C_drain_IO_L1_out_3_11, i16 %fifo_C_drain_PE_11_3

]]></Node>
<StgValue><ssdm name="call_ln8757"/></StgValue>
</operation>

<operation id="1858" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4835 %call_ln8906 = call void @C_drain_IO_L1_out_wrapper389, i256 %fifo_C_drain_C_drain_IO_L1_out_4_13, i256 %fifo_C_drain_C_drain_IO_L1_out_4_12, i16 %fifo_C_drain_PE_12_4

]]></Node>
<StgValue><ssdm name="call_ln8906"/></StgValue>
</operation>

<operation id="1859" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4850 %call_ln9055 = call void @C_drain_IO_L1_out_wrapper404, i256 %fifo_C_drain_C_drain_IO_L1_out_5_14, i256 %fifo_C_drain_C_drain_IO_L1_out_5_13, i16 %fifo_C_drain_PE_13_5

]]></Node>
<StgValue><ssdm name="call_ln9055"/></StgValue>
</operation>

<operation id="1860" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4865 %call_ln9204 = call void @C_drain_IO_L1_out_wrapper419, i256 %fifo_C_drain_C_drain_IO_L1_out_6_15, i256 %fifo_C_drain_C_drain_IO_L1_out_6_14, i16 %fifo_C_drain_PE_14_6

]]></Node>
<StgValue><ssdm name="call_ln9204"/></StgValue>
</operation>

<operation id="1861" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4880 %call_ln9354 = call void @C_drain_IO_L1_out_boundary_wrapper434, i256 %fifo_C_drain_C_drain_IO_L1_out_7_15, i16 %fifo_C_drain_PE_15_7

]]></Node>
<StgValue><ssdm name="call_ln9354"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1862" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4623 %call_ln6629 = call void @PE_wrapper180, i512 %fifo_A_PE_8_15, i512 %fifo_A_PE_8_16, i512 %fifo_B_PE_8_15, i512 %fifo_B_PE_9_15, i16 %fifo_C_drain_PE_8_15

]]></Node>
<StgValue><ssdm name="call_ln6629"/></StgValue>
</operation>

<operation id="1863" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4638 %call_ln6809 = call void @PE_wrapper195, i512 %fifo_A_PE_9_14, i512 %fifo_A_PE_9_15, i512 %fifo_B_PE_9_14, i512 %fifo_B_PE_10_14, i16 %fifo_C_drain_PE_9_14

]]></Node>
<StgValue><ssdm name="call_ln6809"/></StgValue>
</operation>

<operation id="1864" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4653 %call_ln6989 = call void @PE_wrapper210, i512 %fifo_A_PE_10_13, i512 %fifo_A_PE_10_14, i512 %fifo_B_PE_10_13, i512 %fifo_B_PE_11_13, i16 %fifo_C_drain_PE_10_13

]]></Node>
<StgValue><ssdm name="call_ln6989"/></StgValue>
</operation>

<operation id="1865" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4668 %call_ln7169 = call void @PE_wrapper225, i512 %fifo_A_PE_11_12, i512 %fifo_A_PE_11_13, i512 %fifo_B_PE_11_12, i512 %fifo_B_PE_12_12, i16 %fifo_C_drain_PE_11_12

]]></Node>
<StgValue><ssdm name="call_ln7169"/></StgValue>
</operation>

<operation id="1866" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4683 %call_ln7349 = call void @PE_wrapper240, i512 %fifo_A_PE_12_11, i512 %fifo_A_PE_12_12, i512 %fifo_B_PE_12_11, i512 %fifo_B_PE_13_11, i16 %fifo_C_drain_PE_12_11

]]></Node>
<StgValue><ssdm name="call_ln7349"/></StgValue>
</operation>

<operation id="1867" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4698 %call_ln7529 = call void @PE_wrapper255, i512 %fifo_A_PE_13_10, i512 %fifo_A_PE_13_11, i512 %fifo_B_PE_13_10, i512 %fifo_B_PE_14_10, i16 %fifo_C_drain_PE_13_10

]]></Node>
<StgValue><ssdm name="call_ln7529"/></StgValue>
</operation>

<operation id="1868" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4713 %call_ln7709 = call void @PE_wrapper270, i512 %fifo_A_PE_14_9, i512 %fifo_A_PE_14_10, i512 %fifo_B_PE_14_9, i512 %fifo_B_PE_15_9, i16 %fifo_C_drain_PE_14_9

]]></Node>
<StgValue><ssdm name="call_ln7709"/></StgValue>
</operation>

<operation id="1869" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4728 %call_ln7889 = call void @PE_wrapper285, i512 %fifo_A_PE_15_8, i512 %fifo_A_PE_15_9, i512 %fifo_B_PE_15_8, i512 %fifo_B_PE_16_8, i16 %fifo_C_drain_PE_15_8

]]></Node>
<StgValue><ssdm name="call_ln7889"/></StgValue>
</operation>

<operation id="1870" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4743 %call_ln8041 = call void @A_PE_dummy_in299, i512 %fifo_A_PE_7_16

]]></Node>
<StgValue><ssdm name="call_ln8041"/></StgValue>
</operation>

<operation id="1871" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4759 %call_ln8169 = call void @B_PE_dummy_in314, i512 %fifo_B_PE_16_7

]]></Node>
<StgValue><ssdm name="call_ln8169"/></StgValue>
</operation>

<operation id="1872" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4775 %call_ln8310 = call void @C_drain_IO_L1_out_wrapper329, i256 %fifo_C_drain_C_drain_IO_L1_out_0_9, i256 %fifo_C_drain_C_drain_IO_L1_out_0_8, i16 %fifo_C_drain_PE_8_0

]]></Node>
<StgValue><ssdm name="call_ln8310"/></StgValue>
</operation>

<operation id="1873" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4790 %call_ln8459 = call void @C_drain_IO_L1_out_wrapper344, i256 %fifo_C_drain_C_drain_IO_L1_out_1_10, i256 %fifo_C_drain_C_drain_IO_L1_out_1_9, i16 %fifo_C_drain_PE_9_1

]]></Node>
<StgValue><ssdm name="call_ln8459"/></StgValue>
</operation>

<operation id="1874" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4805 %call_ln8608 = call void @C_drain_IO_L1_out_wrapper359, i256 %fifo_C_drain_C_drain_IO_L1_out_2_11, i256 %fifo_C_drain_C_drain_IO_L1_out_2_10, i16 %fifo_C_drain_PE_10_2

]]></Node>
<StgValue><ssdm name="call_ln8608"/></StgValue>
</operation>

<operation id="1875" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4820 %call_ln8757 = call void @C_drain_IO_L1_out_wrapper374, i256 %fifo_C_drain_C_drain_IO_L1_out_3_12, i256 %fifo_C_drain_C_drain_IO_L1_out_3_11, i16 %fifo_C_drain_PE_11_3

]]></Node>
<StgValue><ssdm name="call_ln8757"/></StgValue>
</operation>

<operation id="1876" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4835 %call_ln8906 = call void @C_drain_IO_L1_out_wrapper389, i256 %fifo_C_drain_C_drain_IO_L1_out_4_13, i256 %fifo_C_drain_C_drain_IO_L1_out_4_12, i16 %fifo_C_drain_PE_12_4

]]></Node>
<StgValue><ssdm name="call_ln8906"/></StgValue>
</operation>

<operation id="1877" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4850 %call_ln9055 = call void @C_drain_IO_L1_out_wrapper404, i256 %fifo_C_drain_C_drain_IO_L1_out_5_14, i256 %fifo_C_drain_C_drain_IO_L1_out_5_13, i16 %fifo_C_drain_PE_13_5

]]></Node>
<StgValue><ssdm name="call_ln9055"/></StgValue>
</operation>

<operation id="1878" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4865 %call_ln9204 = call void @C_drain_IO_L1_out_wrapper419, i256 %fifo_C_drain_C_drain_IO_L1_out_6_15, i256 %fifo_C_drain_C_drain_IO_L1_out_6_14, i16 %fifo_C_drain_PE_14_6

]]></Node>
<StgValue><ssdm name="call_ln9204"/></StgValue>
</operation>

<operation id="1879" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4880 %call_ln9354 = call void @C_drain_IO_L1_out_boundary_wrapper434, i256 %fifo_C_drain_C_drain_IO_L1_out_7_15, i16 %fifo_C_drain_PE_15_7

]]></Node>
<StgValue><ssdm name="call_ln9354"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1880" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4639 %call_ln6821 = call void @PE_wrapper196, i512 %fifo_A_PE_9_15, i512 %fifo_A_PE_9_16, i512 %fifo_B_PE_9_15, i512 %fifo_B_PE_10_15, i16 %fifo_C_drain_PE_9_15

]]></Node>
<StgValue><ssdm name="call_ln6821"/></StgValue>
</operation>

<operation id="1881" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4654 %call_ln7001 = call void @PE_wrapper211, i512 %fifo_A_PE_10_14, i512 %fifo_A_PE_10_15, i512 %fifo_B_PE_10_14, i512 %fifo_B_PE_11_14, i16 %fifo_C_drain_PE_10_14

]]></Node>
<StgValue><ssdm name="call_ln7001"/></StgValue>
</operation>

<operation id="1882" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4669 %call_ln7181 = call void @PE_wrapper226, i512 %fifo_A_PE_11_13, i512 %fifo_A_PE_11_14, i512 %fifo_B_PE_11_13, i512 %fifo_B_PE_12_13, i16 %fifo_C_drain_PE_11_13

]]></Node>
<StgValue><ssdm name="call_ln7181"/></StgValue>
</operation>

<operation id="1883" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4684 %call_ln7361 = call void @PE_wrapper241, i512 %fifo_A_PE_12_12, i512 %fifo_A_PE_12_13, i512 %fifo_B_PE_12_12, i512 %fifo_B_PE_13_12, i16 %fifo_C_drain_PE_12_12

]]></Node>
<StgValue><ssdm name="call_ln7361"/></StgValue>
</operation>

<operation id="1884" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4699 %call_ln7541 = call void @PE_wrapper256, i512 %fifo_A_PE_13_11, i512 %fifo_A_PE_13_12, i512 %fifo_B_PE_13_11, i512 %fifo_B_PE_14_11, i16 %fifo_C_drain_PE_13_11

]]></Node>
<StgValue><ssdm name="call_ln7541"/></StgValue>
</operation>

<operation id="1885" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4714 %call_ln7721 = call void @PE_wrapper271, i512 %fifo_A_PE_14_10, i512 %fifo_A_PE_14_11, i512 %fifo_B_PE_14_10, i512 %fifo_B_PE_15_10, i16 %fifo_C_drain_PE_14_10

]]></Node>
<StgValue><ssdm name="call_ln7721"/></StgValue>
</operation>

<operation id="1886" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4729 %call_ln7901 = call void @PE_wrapper286, i512 %fifo_A_PE_15_9, i512 %fifo_A_PE_15_10, i512 %fifo_B_PE_15_9, i512 %fifo_B_PE_16_9, i16 %fifo_C_drain_PE_15_9

]]></Node>
<StgValue><ssdm name="call_ln7901"/></StgValue>
</operation>

<operation id="1887" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4744 %call_ln8049 = call void @A_PE_dummy_in300, i512 %fifo_A_PE_8_16

]]></Node>
<StgValue><ssdm name="call_ln8049"/></StgValue>
</operation>

<operation id="1888" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4760 %call_ln8177 = call void @B_PE_dummy_in315, i512 %fifo_B_PE_16_8

]]></Node>
<StgValue><ssdm name="call_ln8177"/></StgValue>
</operation>

<operation id="1889" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4776 %call_ln8320 = call void @C_drain_IO_L1_out_wrapper330, i256 %fifo_C_drain_C_drain_IO_L1_out_0_8, i256 %fifo_C_drain_C_drain_IO_L1_out_0_7, i16 %fifo_C_drain_PE_7_0

]]></Node>
<StgValue><ssdm name="call_ln8320"/></StgValue>
</operation>

<operation id="1890" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4791 %call_ln8469 = call void @C_drain_IO_L1_out_wrapper345, i256 %fifo_C_drain_C_drain_IO_L1_out_1_9, i256 %fifo_C_drain_C_drain_IO_L1_out_1_8, i16 %fifo_C_drain_PE_8_1

]]></Node>
<StgValue><ssdm name="call_ln8469"/></StgValue>
</operation>

<operation id="1891" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4806 %call_ln8618 = call void @C_drain_IO_L1_out_wrapper360, i256 %fifo_C_drain_C_drain_IO_L1_out_2_10, i256 %fifo_C_drain_C_drain_IO_L1_out_2_9, i16 %fifo_C_drain_PE_9_2

]]></Node>
<StgValue><ssdm name="call_ln8618"/></StgValue>
</operation>

<operation id="1892" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4821 %call_ln8767 = call void @C_drain_IO_L1_out_wrapper375, i256 %fifo_C_drain_C_drain_IO_L1_out_3_11, i256 %fifo_C_drain_C_drain_IO_L1_out_3_10, i16 %fifo_C_drain_PE_10_3

]]></Node>
<StgValue><ssdm name="call_ln8767"/></StgValue>
</operation>

<operation id="1893" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4836 %call_ln8916 = call void @C_drain_IO_L1_out_wrapper390, i256 %fifo_C_drain_C_drain_IO_L1_out_4_12, i256 %fifo_C_drain_C_drain_IO_L1_out_4_11, i16 %fifo_C_drain_PE_11_4

]]></Node>
<StgValue><ssdm name="call_ln8916"/></StgValue>
</operation>

<operation id="1894" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4851 %call_ln9065 = call void @C_drain_IO_L1_out_wrapper405, i256 %fifo_C_drain_C_drain_IO_L1_out_5_13, i256 %fifo_C_drain_C_drain_IO_L1_out_5_12, i16 %fifo_C_drain_PE_12_5

]]></Node>
<StgValue><ssdm name="call_ln9065"/></StgValue>
</operation>

<operation id="1895" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4866 %call_ln9214 = call void @C_drain_IO_L1_out_wrapper420, i256 %fifo_C_drain_C_drain_IO_L1_out_6_14, i256 %fifo_C_drain_C_drain_IO_L1_out_6_13, i16 %fifo_C_drain_PE_13_6

]]></Node>
<StgValue><ssdm name="call_ln9214"/></StgValue>
</operation>

<operation id="1896" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4881 %call_ln9363 = call void @C_drain_IO_L1_out_wrapper435, i256 %fifo_C_drain_C_drain_IO_L1_out_7_15, i256 %fifo_C_drain_C_drain_IO_L1_out_7_14, i16 %fifo_C_drain_PE_14_7

]]></Node>
<StgValue><ssdm name="call_ln9363"/></StgValue>
</operation>

<operation id="1897" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4896 %call_ln9513 = call void @C_drain_IO_L1_out_boundary_wrapper450, i256 %fifo_C_drain_C_drain_IO_L1_out_8_15, i16 %fifo_C_drain_PE_15_8

]]></Node>
<StgValue><ssdm name="call_ln9513"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1898" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4639 %call_ln6821 = call void @PE_wrapper196, i512 %fifo_A_PE_9_15, i512 %fifo_A_PE_9_16, i512 %fifo_B_PE_9_15, i512 %fifo_B_PE_10_15, i16 %fifo_C_drain_PE_9_15

]]></Node>
<StgValue><ssdm name="call_ln6821"/></StgValue>
</operation>

<operation id="1899" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4654 %call_ln7001 = call void @PE_wrapper211, i512 %fifo_A_PE_10_14, i512 %fifo_A_PE_10_15, i512 %fifo_B_PE_10_14, i512 %fifo_B_PE_11_14, i16 %fifo_C_drain_PE_10_14

]]></Node>
<StgValue><ssdm name="call_ln7001"/></StgValue>
</operation>

<operation id="1900" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4669 %call_ln7181 = call void @PE_wrapper226, i512 %fifo_A_PE_11_13, i512 %fifo_A_PE_11_14, i512 %fifo_B_PE_11_13, i512 %fifo_B_PE_12_13, i16 %fifo_C_drain_PE_11_13

]]></Node>
<StgValue><ssdm name="call_ln7181"/></StgValue>
</operation>

<operation id="1901" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4684 %call_ln7361 = call void @PE_wrapper241, i512 %fifo_A_PE_12_12, i512 %fifo_A_PE_12_13, i512 %fifo_B_PE_12_12, i512 %fifo_B_PE_13_12, i16 %fifo_C_drain_PE_12_12

]]></Node>
<StgValue><ssdm name="call_ln7361"/></StgValue>
</operation>

<operation id="1902" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4699 %call_ln7541 = call void @PE_wrapper256, i512 %fifo_A_PE_13_11, i512 %fifo_A_PE_13_12, i512 %fifo_B_PE_13_11, i512 %fifo_B_PE_14_11, i16 %fifo_C_drain_PE_13_11

]]></Node>
<StgValue><ssdm name="call_ln7541"/></StgValue>
</operation>

<operation id="1903" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4714 %call_ln7721 = call void @PE_wrapper271, i512 %fifo_A_PE_14_10, i512 %fifo_A_PE_14_11, i512 %fifo_B_PE_14_10, i512 %fifo_B_PE_15_10, i16 %fifo_C_drain_PE_14_10

]]></Node>
<StgValue><ssdm name="call_ln7721"/></StgValue>
</operation>

<operation id="1904" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4729 %call_ln7901 = call void @PE_wrapper286, i512 %fifo_A_PE_15_9, i512 %fifo_A_PE_15_10, i512 %fifo_B_PE_15_9, i512 %fifo_B_PE_16_9, i16 %fifo_C_drain_PE_15_9

]]></Node>
<StgValue><ssdm name="call_ln7901"/></StgValue>
</operation>

<operation id="1905" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4744 %call_ln8049 = call void @A_PE_dummy_in300, i512 %fifo_A_PE_8_16

]]></Node>
<StgValue><ssdm name="call_ln8049"/></StgValue>
</operation>

<operation id="1906" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4760 %call_ln8177 = call void @B_PE_dummy_in315, i512 %fifo_B_PE_16_8

]]></Node>
<StgValue><ssdm name="call_ln8177"/></StgValue>
</operation>

<operation id="1907" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4776 %call_ln8320 = call void @C_drain_IO_L1_out_wrapper330, i256 %fifo_C_drain_C_drain_IO_L1_out_0_8, i256 %fifo_C_drain_C_drain_IO_L1_out_0_7, i16 %fifo_C_drain_PE_7_0

]]></Node>
<StgValue><ssdm name="call_ln8320"/></StgValue>
</operation>

<operation id="1908" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4791 %call_ln8469 = call void @C_drain_IO_L1_out_wrapper345, i256 %fifo_C_drain_C_drain_IO_L1_out_1_9, i256 %fifo_C_drain_C_drain_IO_L1_out_1_8, i16 %fifo_C_drain_PE_8_1

]]></Node>
<StgValue><ssdm name="call_ln8469"/></StgValue>
</operation>

<operation id="1909" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4806 %call_ln8618 = call void @C_drain_IO_L1_out_wrapper360, i256 %fifo_C_drain_C_drain_IO_L1_out_2_10, i256 %fifo_C_drain_C_drain_IO_L1_out_2_9, i16 %fifo_C_drain_PE_9_2

]]></Node>
<StgValue><ssdm name="call_ln8618"/></StgValue>
</operation>

<operation id="1910" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4821 %call_ln8767 = call void @C_drain_IO_L1_out_wrapper375, i256 %fifo_C_drain_C_drain_IO_L1_out_3_11, i256 %fifo_C_drain_C_drain_IO_L1_out_3_10, i16 %fifo_C_drain_PE_10_3

]]></Node>
<StgValue><ssdm name="call_ln8767"/></StgValue>
</operation>

<operation id="1911" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4836 %call_ln8916 = call void @C_drain_IO_L1_out_wrapper390, i256 %fifo_C_drain_C_drain_IO_L1_out_4_12, i256 %fifo_C_drain_C_drain_IO_L1_out_4_11, i16 %fifo_C_drain_PE_11_4

]]></Node>
<StgValue><ssdm name="call_ln8916"/></StgValue>
</operation>

<operation id="1912" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4851 %call_ln9065 = call void @C_drain_IO_L1_out_wrapper405, i256 %fifo_C_drain_C_drain_IO_L1_out_5_13, i256 %fifo_C_drain_C_drain_IO_L1_out_5_12, i16 %fifo_C_drain_PE_12_5

]]></Node>
<StgValue><ssdm name="call_ln9065"/></StgValue>
</operation>

<operation id="1913" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4866 %call_ln9214 = call void @C_drain_IO_L1_out_wrapper420, i256 %fifo_C_drain_C_drain_IO_L1_out_6_14, i256 %fifo_C_drain_C_drain_IO_L1_out_6_13, i16 %fifo_C_drain_PE_13_6

]]></Node>
<StgValue><ssdm name="call_ln9214"/></StgValue>
</operation>

<operation id="1914" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4881 %call_ln9363 = call void @C_drain_IO_L1_out_wrapper435, i256 %fifo_C_drain_C_drain_IO_L1_out_7_15, i256 %fifo_C_drain_C_drain_IO_L1_out_7_14, i16 %fifo_C_drain_PE_14_7

]]></Node>
<StgValue><ssdm name="call_ln9363"/></StgValue>
</operation>

<operation id="1915" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4896 %call_ln9513 = call void @C_drain_IO_L1_out_boundary_wrapper450, i256 %fifo_C_drain_C_drain_IO_L1_out_8_15, i16 %fifo_C_drain_PE_15_8

]]></Node>
<StgValue><ssdm name="call_ln9513"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1916" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4655 %call_ln7013 = call void @PE_wrapper212, i512 %fifo_A_PE_10_15, i512 %fifo_A_PE_10_16, i512 %fifo_B_PE_10_15, i512 %fifo_B_PE_11_15, i16 %fifo_C_drain_PE_10_15

]]></Node>
<StgValue><ssdm name="call_ln7013"/></StgValue>
</operation>

<operation id="1917" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4670 %call_ln7193 = call void @PE_wrapper227, i512 %fifo_A_PE_11_14, i512 %fifo_A_PE_11_15, i512 %fifo_B_PE_11_14, i512 %fifo_B_PE_12_14, i16 %fifo_C_drain_PE_11_14

]]></Node>
<StgValue><ssdm name="call_ln7193"/></StgValue>
</operation>

<operation id="1918" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4685 %call_ln7373 = call void @PE_wrapper242, i512 %fifo_A_PE_12_13, i512 %fifo_A_PE_12_14, i512 %fifo_B_PE_12_13, i512 %fifo_B_PE_13_13, i16 %fifo_C_drain_PE_12_13

]]></Node>
<StgValue><ssdm name="call_ln7373"/></StgValue>
</operation>

<operation id="1919" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4700 %call_ln7553 = call void @PE_wrapper257, i512 %fifo_A_PE_13_12, i512 %fifo_A_PE_13_13, i512 %fifo_B_PE_13_12, i512 %fifo_B_PE_14_12, i16 %fifo_C_drain_PE_13_12

]]></Node>
<StgValue><ssdm name="call_ln7553"/></StgValue>
</operation>

<operation id="1920" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4715 %call_ln7733 = call void @PE_wrapper272, i512 %fifo_A_PE_14_11, i512 %fifo_A_PE_14_12, i512 %fifo_B_PE_14_11, i512 %fifo_B_PE_15_11, i16 %fifo_C_drain_PE_14_11

]]></Node>
<StgValue><ssdm name="call_ln7733"/></StgValue>
</operation>

<operation id="1921" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4730 %call_ln7913 = call void @PE_wrapper287, i512 %fifo_A_PE_15_10, i512 %fifo_A_PE_15_11, i512 %fifo_B_PE_15_10, i512 %fifo_B_PE_16_10, i16 %fifo_C_drain_PE_15_10

]]></Node>
<StgValue><ssdm name="call_ln7913"/></StgValue>
</operation>

<operation id="1922" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4745 %call_ln8057 = call void @A_PE_dummy_in301, i512 %fifo_A_PE_9_16

]]></Node>
<StgValue><ssdm name="call_ln8057"/></StgValue>
</operation>

<operation id="1923" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4761 %call_ln8185 = call void @B_PE_dummy_in316, i512 %fifo_B_PE_16_9

]]></Node>
<StgValue><ssdm name="call_ln8185"/></StgValue>
</operation>

<operation id="1924" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4777 %call_ln8330 = call void @C_drain_IO_L1_out_wrapper331, i256 %fifo_C_drain_C_drain_IO_L1_out_0_7, i256 %fifo_C_drain_C_drain_IO_L1_out_0_6, i16 %fifo_C_drain_PE_6_0

]]></Node>
<StgValue><ssdm name="call_ln8330"/></StgValue>
</operation>

<operation id="1925" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4792 %call_ln8479 = call void @C_drain_IO_L1_out_wrapper346, i256 %fifo_C_drain_C_drain_IO_L1_out_1_8, i256 %fifo_C_drain_C_drain_IO_L1_out_1_7, i16 %fifo_C_drain_PE_7_1

]]></Node>
<StgValue><ssdm name="call_ln8479"/></StgValue>
</operation>

<operation id="1926" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4807 %call_ln8628 = call void @C_drain_IO_L1_out_wrapper361, i256 %fifo_C_drain_C_drain_IO_L1_out_2_9, i256 %fifo_C_drain_C_drain_IO_L1_out_2_8, i16 %fifo_C_drain_PE_8_2

]]></Node>
<StgValue><ssdm name="call_ln8628"/></StgValue>
</operation>

<operation id="1927" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4822 %call_ln8777 = call void @C_drain_IO_L1_out_wrapper376, i256 %fifo_C_drain_C_drain_IO_L1_out_3_10, i256 %fifo_C_drain_C_drain_IO_L1_out_3_9, i16 %fifo_C_drain_PE_9_3

]]></Node>
<StgValue><ssdm name="call_ln8777"/></StgValue>
</operation>

<operation id="1928" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4837 %call_ln8926 = call void @C_drain_IO_L1_out_wrapper391, i256 %fifo_C_drain_C_drain_IO_L1_out_4_11, i256 %fifo_C_drain_C_drain_IO_L1_out_4_10, i16 %fifo_C_drain_PE_10_4

]]></Node>
<StgValue><ssdm name="call_ln8926"/></StgValue>
</operation>

<operation id="1929" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4852 %call_ln9075 = call void @C_drain_IO_L1_out_wrapper406, i256 %fifo_C_drain_C_drain_IO_L1_out_5_12, i256 %fifo_C_drain_C_drain_IO_L1_out_5_11, i16 %fifo_C_drain_PE_11_5

]]></Node>
<StgValue><ssdm name="call_ln9075"/></StgValue>
</operation>

<operation id="1930" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4867 %call_ln9224 = call void @C_drain_IO_L1_out_wrapper421, i256 %fifo_C_drain_C_drain_IO_L1_out_6_13, i256 %fifo_C_drain_C_drain_IO_L1_out_6_12, i16 %fifo_C_drain_PE_12_6

]]></Node>
<StgValue><ssdm name="call_ln9224"/></StgValue>
</operation>

<operation id="1931" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4882 %call_ln9373 = call void @C_drain_IO_L1_out_wrapper436, i256 %fifo_C_drain_C_drain_IO_L1_out_7_14, i256 %fifo_C_drain_C_drain_IO_L1_out_7_13, i16 %fifo_C_drain_PE_13_7

]]></Node>
<StgValue><ssdm name="call_ln9373"/></StgValue>
</operation>

<operation id="1932" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4897 %call_ln9522 = call void @C_drain_IO_L1_out_wrapper451, i256 %fifo_C_drain_C_drain_IO_L1_out_8_15, i256 %fifo_C_drain_C_drain_IO_L1_out_8_14, i16 %fifo_C_drain_PE_14_8

]]></Node>
<StgValue><ssdm name="call_ln9522"/></StgValue>
</operation>

<operation id="1933" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4912 %call_ln9672 = call void @C_drain_IO_L1_out_boundary_wrapper466, i256 %fifo_C_drain_C_drain_IO_L1_out_9_15, i16 %fifo_C_drain_PE_15_9

]]></Node>
<StgValue><ssdm name="call_ln9672"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1934" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4655 %call_ln7013 = call void @PE_wrapper212, i512 %fifo_A_PE_10_15, i512 %fifo_A_PE_10_16, i512 %fifo_B_PE_10_15, i512 %fifo_B_PE_11_15, i16 %fifo_C_drain_PE_10_15

]]></Node>
<StgValue><ssdm name="call_ln7013"/></StgValue>
</operation>

<operation id="1935" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4670 %call_ln7193 = call void @PE_wrapper227, i512 %fifo_A_PE_11_14, i512 %fifo_A_PE_11_15, i512 %fifo_B_PE_11_14, i512 %fifo_B_PE_12_14, i16 %fifo_C_drain_PE_11_14

]]></Node>
<StgValue><ssdm name="call_ln7193"/></StgValue>
</operation>

<operation id="1936" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4685 %call_ln7373 = call void @PE_wrapper242, i512 %fifo_A_PE_12_13, i512 %fifo_A_PE_12_14, i512 %fifo_B_PE_12_13, i512 %fifo_B_PE_13_13, i16 %fifo_C_drain_PE_12_13

]]></Node>
<StgValue><ssdm name="call_ln7373"/></StgValue>
</operation>

<operation id="1937" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4700 %call_ln7553 = call void @PE_wrapper257, i512 %fifo_A_PE_13_12, i512 %fifo_A_PE_13_13, i512 %fifo_B_PE_13_12, i512 %fifo_B_PE_14_12, i16 %fifo_C_drain_PE_13_12

]]></Node>
<StgValue><ssdm name="call_ln7553"/></StgValue>
</operation>

<operation id="1938" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4715 %call_ln7733 = call void @PE_wrapper272, i512 %fifo_A_PE_14_11, i512 %fifo_A_PE_14_12, i512 %fifo_B_PE_14_11, i512 %fifo_B_PE_15_11, i16 %fifo_C_drain_PE_14_11

]]></Node>
<StgValue><ssdm name="call_ln7733"/></StgValue>
</operation>

<operation id="1939" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4730 %call_ln7913 = call void @PE_wrapper287, i512 %fifo_A_PE_15_10, i512 %fifo_A_PE_15_11, i512 %fifo_B_PE_15_10, i512 %fifo_B_PE_16_10, i16 %fifo_C_drain_PE_15_10

]]></Node>
<StgValue><ssdm name="call_ln7913"/></StgValue>
</operation>

<operation id="1940" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4745 %call_ln8057 = call void @A_PE_dummy_in301, i512 %fifo_A_PE_9_16

]]></Node>
<StgValue><ssdm name="call_ln8057"/></StgValue>
</operation>

<operation id="1941" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4761 %call_ln8185 = call void @B_PE_dummy_in316, i512 %fifo_B_PE_16_9

]]></Node>
<StgValue><ssdm name="call_ln8185"/></StgValue>
</operation>

<operation id="1942" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4777 %call_ln8330 = call void @C_drain_IO_L1_out_wrapper331, i256 %fifo_C_drain_C_drain_IO_L1_out_0_7, i256 %fifo_C_drain_C_drain_IO_L1_out_0_6, i16 %fifo_C_drain_PE_6_0

]]></Node>
<StgValue><ssdm name="call_ln8330"/></StgValue>
</operation>

<operation id="1943" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4792 %call_ln8479 = call void @C_drain_IO_L1_out_wrapper346, i256 %fifo_C_drain_C_drain_IO_L1_out_1_8, i256 %fifo_C_drain_C_drain_IO_L1_out_1_7, i16 %fifo_C_drain_PE_7_1

]]></Node>
<StgValue><ssdm name="call_ln8479"/></StgValue>
</operation>

<operation id="1944" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4807 %call_ln8628 = call void @C_drain_IO_L1_out_wrapper361, i256 %fifo_C_drain_C_drain_IO_L1_out_2_9, i256 %fifo_C_drain_C_drain_IO_L1_out_2_8, i16 %fifo_C_drain_PE_8_2

]]></Node>
<StgValue><ssdm name="call_ln8628"/></StgValue>
</operation>

<operation id="1945" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4822 %call_ln8777 = call void @C_drain_IO_L1_out_wrapper376, i256 %fifo_C_drain_C_drain_IO_L1_out_3_10, i256 %fifo_C_drain_C_drain_IO_L1_out_3_9, i16 %fifo_C_drain_PE_9_3

]]></Node>
<StgValue><ssdm name="call_ln8777"/></StgValue>
</operation>

<operation id="1946" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4837 %call_ln8926 = call void @C_drain_IO_L1_out_wrapper391, i256 %fifo_C_drain_C_drain_IO_L1_out_4_11, i256 %fifo_C_drain_C_drain_IO_L1_out_4_10, i16 %fifo_C_drain_PE_10_4

]]></Node>
<StgValue><ssdm name="call_ln8926"/></StgValue>
</operation>

<operation id="1947" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4852 %call_ln9075 = call void @C_drain_IO_L1_out_wrapper406, i256 %fifo_C_drain_C_drain_IO_L1_out_5_12, i256 %fifo_C_drain_C_drain_IO_L1_out_5_11, i16 %fifo_C_drain_PE_11_5

]]></Node>
<StgValue><ssdm name="call_ln9075"/></StgValue>
</operation>

<operation id="1948" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4867 %call_ln9224 = call void @C_drain_IO_L1_out_wrapper421, i256 %fifo_C_drain_C_drain_IO_L1_out_6_13, i256 %fifo_C_drain_C_drain_IO_L1_out_6_12, i16 %fifo_C_drain_PE_12_6

]]></Node>
<StgValue><ssdm name="call_ln9224"/></StgValue>
</operation>

<operation id="1949" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4882 %call_ln9373 = call void @C_drain_IO_L1_out_wrapper436, i256 %fifo_C_drain_C_drain_IO_L1_out_7_14, i256 %fifo_C_drain_C_drain_IO_L1_out_7_13, i16 %fifo_C_drain_PE_13_7

]]></Node>
<StgValue><ssdm name="call_ln9373"/></StgValue>
</operation>

<operation id="1950" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4897 %call_ln9522 = call void @C_drain_IO_L1_out_wrapper451, i256 %fifo_C_drain_C_drain_IO_L1_out_8_15, i256 %fifo_C_drain_C_drain_IO_L1_out_8_14, i16 %fifo_C_drain_PE_14_8

]]></Node>
<StgValue><ssdm name="call_ln9522"/></StgValue>
</operation>

<operation id="1951" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4912 %call_ln9672 = call void @C_drain_IO_L1_out_boundary_wrapper466, i256 %fifo_C_drain_C_drain_IO_L1_out_9_15, i16 %fifo_C_drain_PE_15_9

]]></Node>
<StgValue><ssdm name="call_ln9672"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1952" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4671 %call_ln7205 = call void @PE_wrapper228, i512 %fifo_A_PE_11_15, i512 %fifo_A_PE_11_16, i512 %fifo_B_PE_11_15, i512 %fifo_B_PE_12_15, i16 %fifo_C_drain_PE_11_15

]]></Node>
<StgValue><ssdm name="call_ln7205"/></StgValue>
</operation>

<operation id="1953" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4686 %call_ln7385 = call void @PE_wrapper243, i512 %fifo_A_PE_12_14, i512 %fifo_A_PE_12_15, i512 %fifo_B_PE_12_14, i512 %fifo_B_PE_13_14, i16 %fifo_C_drain_PE_12_14

]]></Node>
<StgValue><ssdm name="call_ln7385"/></StgValue>
</operation>

<operation id="1954" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4701 %call_ln7565 = call void @PE_wrapper258, i512 %fifo_A_PE_13_13, i512 %fifo_A_PE_13_14, i512 %fifo_B_PE_13_13, i512 %fifo_B_PE_14_13, i16 %fifo_C_drain_PE_13_13

]]></Node>
<StgValue><ssdm name="call_ln7565"/></StgValue>
</operation>

<operation id="1955" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4716 %call_ln7745 = call void @PE_wrapper273, i512 %fifo_A_PE_14_12, i512 %fifo_A_PE_14_13, i512 %fifo_B_PE_14_12, i512 %fifo_B_PE_15_12, i16 %fifo_C_drain_PE_14_12

]]></Node>
<StgValue><ssdm name="call_ln7745"/></StgValue>
</operation>

<operation id="1956" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4731 %call_ln7925 = call void @PE_wrapper288, i512 %fifo_A_PE_15_11, i512 %fifo_A_PE_15_12, i512 %fifo_B_PE_15_11, i512 %fifo_B_PE_16_11, i16 %fifo_C_drain_PE_15_11

]]></Node>
<StgValue><ssdm name="call_ln7925"/></StgValue>
</operation>

<operation id="1957" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4746 %call_ln8065 = call void @A_PE_dummy_in302, i512 %fifo_A_PE_10_16

]]></Node>
<StgValue><ssdm name="call_ln8065"/></StgValue>
</operation>

<operation id="1958" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4762 %call_ln8193 = call void @B_PE_dummy_in317, i512 %fifo_B_PE_16_10

]]></Node>
<StgValue><ssdm name="call_ln8193"/></StgValue>
</operation>

<operation id="1959" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4778 %call_ln8340 = call void @C_drain_IO_L1_out_wrapper332, i256 %fifo_C_drain_C_drain_IO_L1_out_0_6, i256 %fifo_C_drain_C_drain_IO_L1_out_0_5, i16 %fifo_C_drain_PE_5_0

]]></Node>
<StgValue><ssdm name="call_ln8340"/></StgValue>
</operation>

<operation id="1960" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4793 %call_ln8489 = call void @C_drain_IO_L1_out_wrapper347, i256 %fifo_C_drain_C_drain_IO_L1_out_1_7, i256 %fifo_C_drain_C_drain_IO_L1_out_1_6, i16 %fifo_C_drain_PE_6_1

]]></Node>
<StgValue><ssdm name="call_ln8489"/></StgValue>
</operation>

<operation id="1961" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4808 %call_ln8638 = call void @C_drain_IO_L1_out_wrapper362, i256 %fifo_C_drain_C_drain_IO_L1_out_2_8, i256 %fifo_C_drain_C_drain_IO_L1_out_2_7, i16 %fifo_C_drain_PE_7_2

]]></Node>
<StgValue><ssdm name="call_ln8638"/></StgValue>
</operation>

<operation id="1962" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4823 %call_ln8787 = call void @C_drain_IO_L1_out_wrapper377, i256 %fifo_C_drain_C_drain_IO_L1_out_3_9, i256 %fifo_C_drain_C_drain_IO_L1_out_3_8, i16 %fifo_C_drain_PE_8_3

]]></Node>
<StgValue><ssdm name="call_ln8787"/></StgValue>
</operation>

<operation id="1963" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4838 %call_ln8936 = call void @C_drain_IO_L1_out_wrapper392, i256 %fifo_C_drain_C_drain_IO_L1_out_4_10, i256 %fifo_C_drain_C_drain_IO_L1_out_4_9, i16 %fifo_C_drain_PE_9_4

]]></Node>
<StgValue><ssdm name="call_ln8936"/></StgValue>
</operation>

<operation id="1964" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4853 %call_ln9085 = call void @C_drain_IO_L1_out_wrapper407, i256 %fifo_C_drain_C_drain_IO_L1_out_5_11, i256 %fifo_C_drain_C_drain_IO_L1_out_5_10, i16 %fifo_C_drain_PE_10_5

]]></Node>
<StgValue><ssdm name="call_ln9085"/></StgValue>
</operation>

<operation id="1965" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4868 %call_ln9234 = call void @C_drain_IO_L1_out_wrapper422, i256 %fifo_C_drain_C_drain_IO_L1_out_6_12, i256 %fifo_C_drain_C_drain_IO_L1_out_6_11, i16 %fifo_C_drain_PE_11_6

]]></Node>
<StgValue><ssdm name="call_ln9234"/></StgValue>
</operation>

<operation id="1966" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4883 %call_ln9383 = call void @C_drain_IO_L1_out_wrapper437, i256 %fifo_C_drain_C_drain_IO_L1_out_7_13, i256 %fifo_C_drain_C_drain_IO_L1_out_7_12, i16 %fifo_C_drain_PE_12_7

]]></Node>
<StgValue><ssdm name="call_ln9383"/></StgValue>
</operation>

<operation id="1967" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4898 %call_ln9532 = call void @C_drain_IO_L1_out_wrapper452, i256 %fifo_C_drain_C_drain_IO_L1_out_8_14, i256 %fifo_C_drain_C_drain_IO_L1_out_8_13, i16 %fifo_C_drain_PE_13_8

]]></Node>
<StgValue><ssdm name="call_ln9532"/></StgValue>
</operation>

<operation id="1968" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4913 %call_ln9681 = call void @C_drain_IO_L1_out_wrapper467, i256 %fifo_C_drain_C_drain_IO_L1_out_9_15, i256 %fifo_C_drain_C_drain_IO_L1_out_9_14, i16 %fifo_C_drain_PE_14_9

]]></Node>
<StgValue><ssdm name="call_ln9681"/></StgValue>
</operation>

<operation id="1969" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4928 %call_ln9831 = call void @C_drain_IO_L1_out_boundary_wrapper482, i256 %fifo_C_drain_C_drain_IO_L1_out_10_15, i16 %fifo_C_drain_PE_15_10

]]></Node>
<StgValue><ssdm name="call_ln9831"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1970" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4671 %call_ln7205 = call void @PE_wrapper228, i512 %fifo_A_PE_11_15, i512 %fifo_A_PE_11_16, i512 %fifo_B_PE_11_15, i512 %fifo_B_PE_12_15, i16 %fifo_C_drain_PE_11_15

]]></Node>
<StgValue><ssdm name="call_ln7205"/></StgValue>
</operation>

<operation id="1971" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4686 %call_ln7385 = call void @PE_wrapper243, i512 %fifo_A_PE_12_14, i512 %fifo_A_PE_12_15, i512 %fifo_B_PE_12_14, i512 %fifo_B_PE_13_14, i16 %fifo_C_drain_PE_12_14

]]></Node>
<StgValue><ssdm name="call_ln7385"/></StgValue>
</operation>

<operation id="1972" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4701 %call_ln7565 = call void @PE_wrapper258, i512 %fifo_A_PE_13_13, i512 %fifo_A_PE_13_14, i512 %fifo_B_PE_13_13, i512 %fifo_B_PE_14_13, i16 %fifo_C_drain_PE_13_13

]]></Node>
<StgValue><ssdm name="call_ln7565"/></StgValue>
</operation>

<operation id="1973" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4716 %call_ln7745 = call void @PE_wrapper273, i512 %fifo_A_PE_14_12, i512 %fifo_A_PE_14_13, i512 %fifo_B_PE_14_12, i512 %fifo_B_PE_15_12, i16 %fifo_C_drain_PE_14_12

]]></Node>
<StgValue><ssdm name="call_ln7745"/></StgValue>
</operation>

<operation id="1974" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4731 %call_ln7925 = call void @PE_wrapper288, i512 %fifo_A_PE_15_11, i512 %fifo_A_PE_15_12, i512 %fifo_B_PE_15_11, i512 %fifo_B_PE_16_11, i16 %fifo_C_drain_PE_15_11

]]></Node>
<StgValue><ssdm name="call_ln7925"/></StgValue>
</operation>

<operation id="1975" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4746 %call_ln8065 = call void @A_PE_dummy_in302, i512 %fifo_A_PE_10_16

]]></Node>
<StgValue><ssdm name="call_ln8065"/></StgValue>
</operation>

<operation id="1976" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4762 %call_ln8193 = call void @B_PE_dummy_in317, i512 %fifo_B_PE_16_10

]]></Node>
<StgValue><ssdm name="call_ln8193"/></StgValue>
</operation>

<operation id="1977" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4778 %call_ln8340 = call void @C_drain_IO_L1_out_wrapper332, i256 %fifo_C_drain_C_drain_IO_L1_out_0_6, i256 %fifo_C_drain_C_drain_IO_L1_out_0_5, i16 %fifo_C_drain_PE_5_0

]]></Node>
<StgValue><ssdm name="call_ln8340"/></StgValue>
</operation>

<operation id="1978" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4793 %call_ln8489 = call void @C_drain_IO_L1_out_wrapper347, i256 %fifo_C_drain_C_drain_IO_L1_out_1_7, i256 %fifo_C_drain_C_drain_IO_L1_out_1_6, i16 %fifo_C_drain_PE_6_1

]]></Node>
<StgValue><ssdm name="call_ln8489"/></StgValue>
</operation>

<operation id="1979" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4808 %call_ln8638 = call void @C_drain_IO_L1_out_wrapper362, i256 %fifo_C_drain_C_drain_IO_L1_out_2_8, i256 %fifo_C_drain_C_drain_IO_L1_out_2_7, i16 %fifo_C_drain_PE_7_2

]]></Node>
<StgValue><ssdm name="call_ln8638"/></StgValue>
</operation>

<operation id="1980" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4823 %call_ln8787 = call void @C_drain_IO_L1_out_wrapper377, i256 %fifo_C_drain_C_drain_IO_L1_out_3_9, i256 %fifo_C_drain_C_drain_IO_L1_out_3_8, i16 %fifo_C_drain_PE_8_3

]]></Node>
<StgValue><ssdm name="call_ln8787"/></StgValue>
</operation>

<operation id="1981" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4838 %call_ln8936 = call void @C_drain_IO_L1_out_wrapper392, i256 %fifo_C_drain_C_drain_IO_L1_out_4_10, i256 %fifo_C_drain_C_drain_IO_L1_out_4_9, i16 %fifo_C_drain_PE_9_4

]]></Node>
<StgValue><ssdm name="call_ln8936"/></StgValue>
</operation>

<operation id="1982" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4853 %call_ln9085 = call void @C_drain_IO_L1_out_wrapper407, i256 %fifo_C_drain_C_drain_IO_L1_out_5_11, i256 %fifo_C_drain_C_drain_IO_L1_out_5_10, i16 %fifo_C_drain_PE_10_5

]]></Node>
<StgValue><ssdm name="call_ln9085"/></StgValue>
</operation>

<operation id="1983" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4868 %call_ln9234 = call void @C_drain_IO_L1_out_wrapper422, i256 %fifo_C_drain_C_drain_IO_L1_out_6_12, i256 %fifo_C_drain_C_drain_IO_L1_out_6_11, i16 %fifo_C_drain_PE_11_6

]]></Node>
<StgValue><ssdm name="call_ln9234"/></StgValue>
</operation>

<operation id="1984" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4883 %call_ln9383 = call void @C_drain_IO_L1_out_wrapper437, i256 %fifo_C_drain_C_drain_IO_L1_out_7_13, i256 %fifo_C_drain_C_drain_IO_L1_out_7_12, i16 %fifo_C_drain_PE_12_7

]]></Node>
<StgValue><ssdm name="call_ln9383"/></StgValue>
</operation>

<operation id="1985" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4898 %call_ln9532 = call void @C_drain_IO_L1_out_wrapper452, i256 %fifo_C_drain_C_drain_IO_L1_out_8_14, i256 %fifo_C_drain_C_drain_IO_L1_out_8_13, i16 %fifo_C_drain_PE_13_8

]]></Node>
<StgValue><ssdm name="call_ln9532"/></StgValue>
</operation>

<operation id="1986" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4913 %call_ln9681 = call void @C_drain_IO_L1_out_wrapper467, i256 %fifo_C_drain_C_drain_IO_L1_out_9_15, i256 %fifo_C_drain_C_drain_IO_L1_out_9_14, i16 %fifo_C_drain_PE_14_9

]]></Node>
<StgValue><ssdm name="call_ln9681"/></StgValue>
</operation>

<operation id="1987" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4928 %call_ln9831 = call void @C_drain_IO_L1_out_boundary_wrapper482, i256 %fifo_C_drain_C_drain_IO_L1_out_10_15, i16 %fifo_C_drain_PE_15_10

]]></Node>
<StgValue><ssdm name="call_ln9831"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1988" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4687 %call_ln7397 = call void @PE_wrapper244, i512 %fifo_A_PE_12_15, i512 %fifo_A_PE_12_16, i512 %fifo_B_PE_12_15, i512 %fifo_B_PE_13_15, i16 %fifo_C_drain_PE_12_15

]]></Node>
<StgValue><ssdm name="call_ln7397"/></StgValue>
</operation>

<operation id="1989" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4702 %call_ln7577 = call void @PE_wrapper259, i512 %fifo_A_PE_13_14, i512 %fifo_A_PE_13_15, i512 %fifo_B_PE_13_14, i512 %fifo_B_PE_14_14, i16 %fifo_C_drain_PE_13_14

]]></Node>
<StgValue><ssdm name="call_ln7577"/></StgValue>
</operation>

<operation id="1990" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4717 %call_ln7757 = call void @PE_wrapper274, i512 %fifo_A_PE_14_13, i512 %fifo_A_PE_14_14, i512 %fifo_B_PE_14_13, i512 %fifo_B_PE_15_13, i16 %fifo_C_drain_PE_14_13

]]></Node>
<StgValue><ssdm name="call_ln7757"/></StgValue>
</operation>

<operation id="1991" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4732 %call_ln7937 = call void @PE_wrapper289, i512 %fifo_A_PE_15_12, i512 %fifo_A_PE_15_13, i512 %fifo_B_PE_15_12, i512 %fifo_B_PE_16_12, i16 %fifo_C_drain_PE_15_12

]]></Node>
<StgValue><ssdm name="call_ln7937"/></StgValue>
</operation>

<operation id="1992" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4747 %call_ln8073 = call void @A_PE_dummy_in303, i512 %fifo_A_PE_11_16

]]></Node>
<StgValue><ssdm name="call_ln8073"/></StgValue>
</operation>

<operation id="1993" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4763 %call_ln8201 = call void @B_PE_dummy_in318, i512 %fifo_B_PE_16_11

]]></Node>
<StgValue><ssdm name="call_ln8201"/></StgValue>
</operation>

<operation id="1994" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4779 %call_ln8350 = call void @C_drain_IO_L1_out_wrapper333, i256 %fifo_C_drain_C_drain_IO_L1_out_0_5, i256 %fifo_C_drain_C_drain_IO_L1_out_0_4, i16 %fifo_C_drain_PE_4_0

]]></Node>
<StgValue><ssdm name="call_ln8350"/></StgValue>
</operation>

<operation id="1995" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4794 %call_ln8499 = call void @C_drain_IO_L1_out_wrapper348, i256 %fifo_C_drain_C_drain_IO_L1_out_1_6, i256 %fifo_C_drain_C_drain_IO_L1_out_1_5, i16 %fifo_C_drain_PE_5_1

]]></Node>
<StgValue><ssdm name="call_ln8499"/></StgValue>
</operation>

<operation id="1996" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4809 %call_ln8648 = call void @C_drain_IO_L1_out_wrapper363, i256 %fifo_C_drain_C_drain_IO_L1_out_2_7, i256 %fifo_C_drain_C_drain_IO_L1_out_2_6, i16 %fifo_C_drain_PE_6_2

]]></Node>
<StgValue><ssdm name="call_ln8648"/></StgValue>
</operation>

<operation id="1997" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4824 %call_ln8797 = call void @C_drain_IO_L1_out_wrapper378, i256 %fifo_C_drain_C_drain_IO_L1_out_3_8, i256 %fifo_C_drain_C_drain_IO_L1_out_3_7, i16 %fifo_C_drain_PE_7_3

]]></Node>
<StgValue><ssdm name="call_ln8797"/></StgValue>
</operation>

<operation id="1998" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4839 %call_ln8946 = call void @C_drain_IO_L1_out_wrapper393, i256 %fifo_C_drain_C_drain_IO_L1_out_4_9, i256 %fifo_C_drain_C_drain_IO_L1_out_4_8, i16 %fifo_C_drain_PE_8_4

]]></Node>
<StgValue><ssdm name="call_ln8946"/></StgValue>
</operation>

<operation id="1999" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4854 %call_ln9095 = call void @C_drain_IO_L1_out_wrapper408, i256 %fifo_C_drain_C_drain_IO_L1_out_5_10, i256 %fifo_C_drain_C_drain_IO_L1_out_5_9, i16 %fifo_C_drain_PE_9_5

]]></Node>
<StgValue><ssdm name="call_ln9095"/></StgValue>
</operation>

<operation id="2000" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4869 %call_ln9244 = call void @C_drain_IO_L1_out_wrapper423, i256 %fifo_C_drain_C_drain_IO_L1_out_6_11, i256 %fifo_C_drain_C_drain_IO_L1_out_6_10, i16 %fifo_C_drain_PE_10_6

]]></Node>
<StgValue><ssdm name="call_ln9244"/></StgValue>
</operation>

<operation id="2001" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4884 %call_ln9393 = call void @C_drain_IO_L1_out_wrapper438, i256 %fifo_C_drain_C_drain_IO_L1_out_7_12, i256 %fifo_C_drain_C_drain_IO_L1_out_7_11, i16 %fifo_C_drain_PE_11_7

]]></Node>
<StgValue><ssdm name="call_ln9393"/></StgValue>
</operation>

<operation id="2002" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4899 %call_ln9542 = call void @C_drain_IO_L1_out_wrapper453, i256 %fifo_C_drain_C_drain_IO_L1_out_8_13, i256 %fifo_C_drain_C_drain_IO_L1_out_8_12, i16 %fifo_C_drain_PE_12_8

]]></Node>
<StgValue><ssdm name="call_ln9542"/></StgValue>
</operation>

<operation id="2003" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4914 %call_ln9691 = call void @C_drain_IO_L1_out_wrapper468, i256 %fifo_C_drain_C_drain_IO_L1_out_9_14, i256 %fifo_C_drain_C_drain_IO_L1_out_9_13, i16 %fifo_C_drain_PE_13_9

]]></Node>
<StgValue><ssdm name="call_ln9691"/></StgValue>
</operation>

<operation id="2004" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4929 %call_ln9840 = call void @C_drain_IO_L1_out_wrapper483, i256 %fifo_C_drain_C_drain_IO_L1_out_10_15, i256 %fifo_C_drain_C_drain_IO_L1_out_10_14, i16 %fifo_C_drain_PE_14_10

]]></Node>
<StgValue><ssdm name="call_ln9840"/></StgValue>
</operation>

<operation id="2005" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4944 %call_ln9990 = call void @C_drain_IO_L1_out_boundary_wrapper498, i256 %fifo_C_drain_C_drain_IO_L1_out_11_15, i16 %fifo_C_drain_PE_15_11

]]></Node>
<StgValue><ssdm name="call_ln9990"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2006" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4687 %call_ln7397 = call void @PE_wrapper244, i512 %fifo_A_PE_12_15, i512 %fifo_A_PE_12_16, i512 %fifo_B_PE_12_15, i512 %fifo_B_PE_13_15, i16 %fifo_C_drain_PE_12_15

]]></Node>
<StgValue><ssdm name="call_ln7397"/></StgValue>
</operation>

<operation id="2007" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4702 %call_ln7577 = call void @PE_wrapper259, i512 %fifo_A_PE_13_14, i512 %fifo_A_PE_13_15, i512 %fifo_B_PE_13_14, i512 %fifo_B_PE_14_14, i16 %fifo_C_drain_PE_13_14

]]></Node>
<StgValue><ssdm name="call_ln7577"/></StgValue>
</operation>

<operation id="2008" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4717 %call_ln7757 = call void @PE_wrapper274, i512 %fifo_A_PE_14_13, i512 %fifo_A_PE_14_14, i512 %fifo_B_PE_14_13, i512 %fifo_B_PE_15_13, i16 %fifo_C_drain_PE_14_13

]]></Node>
<StgValue><ssdm name="call_ln7757"/></StgValue>
</operation>

<operation id="2009" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4732 %call_ln7937 = call void @PE_wrapper289, i512 %fifo_A_PE_15_12, i512 %fifo_A_PE_15_13, i512 %fifo_B_PE_15_12, i512 %fifo_B_PE_16_12, i16 %fifo_C_drain_PE_15_12

]]></Node>
<StgValue><ssdm name="call_ln7937"/></StgValue>
</operation>

<operation id="2010" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4747 %call_ln8073 = call void @A_PE_dummy_in303, i512 %fifo_A_PE_11_16

]]></Node>
<StgValue><ssdm name="call_ln8073"/></StgValue>
</operation>

<operation id="2011" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4763 %call_ln8201 = call void @B_PE_dummy_in318, i512 %fifo_B_PE_16_11

]]></Node>
<StgValue><ssdm name="call_ln8201"/></StgValue>
</operation>

<operation id="2012" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4779 %call_ln8350 = call void @C_drain_IO_L1_out_wrapper333, i256 %fifo_C_drain_C_drain_IO_L1_out_0_5, i256 %fifo_C_drain_C_drain_IO_L1_out_0_4, i16 %fifo_C_drain_PE_4_0

]]></Node>
<StgValue><ssdm name="call_ln8350"/></StgValue>
</operation>

<operation id="2013" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4794 %call_ln8499 = call void @C_drain_IO_L1_out_wrapper348, i256 %fifo_C_drain_C_drain_IO_L1_out_1_6, i256 %fifo_C_drain_C_drain_IO_L1_out_1_5, i16 %fifo_C_drain_PE_5_1

]]></Node>
<StgValue><ssdm name="call_ln8499"/></StgValue>
</operation>

<operation id="2014" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4809 %call_ln8648 = call void @C_drain_IO_L1_out_wrapper363, i256 %fifo_C_drain_C_drain_IO_L1_out_2_7, i256 %fifo_C_drain_C_drain_IO_L1_out_2_6, i16 %fifo_C_drain_PE_6_2

]]></Node>
<StgValue><ssdm name="call_ln8648"/></StgValue>
</operation>

<operation id="2015" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4824 %call_ln8797 = call void @C_drain_IO_L1_out_wrapper378, i256 %fifo_C_drain_C_drain_IO_L1_out_3_8, i256 %fifo_C_drain_C_drain_IO_L1_out_3_7, i16 %fifo_C_drain_PE_7_3

]]></Node>
<StgValue><ssdm name="call_ln8797"/></StgValue>
</operation>

<operation id="2016" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4839 %call_ln8946 = call void @C_drain_IO_L1_out_wrapper393, i256 %fifo_C_drain_C_drain_IO_L1_out_4_9, i256 %fifo_C_drain_C_drain_IO_L1_out_4_8, i16 %fifo_C_drain_PE_8_4

]]></Node>
<StgValue><ssdm name="call_ln8946"/></StgValue>
</operation>

<operation id="2017" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4854 %call_ln9095 = call void @C_drain_IO_L1_out_wrapper408, i256 %fifo_C_drain_C_drain_IO_L1_out_5_10, i256 %fifo_C_drain_C_drain_IO_L1_out_5_9, i16 %fifo_C_drain_PE_9_5

]]></Node>
<StgValue><ssdm name="call_ln9095"/></StgValue>
</operation>

<operation id="2018" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4869 %call_ln9244 = call void @C_drain_IO_L1_out_wrapper423, i256 %fifo_C_drain_C_drain_IO_L1_out_6_11, i256 %fifo_C_drain_C_drain_IO_L1_out_6_10, i16 %fifo_C_drain_PE_10_6

]]></Node>
<StgValue><ssdm name="call_ln9244"/></StgValue>
</operation>

<operation id="2019" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4884 %call_ln9393 = call void @C_drain_IO_L1_out_wrapper438, i256 %fifo_C_drain_C_drain_IO_L1_out_7_12, i256 %fifo_C_drain_C_drain_IO_L1_out_7_11, i16 %fifo_C_drain_PE_11_7

]]></Node>
<StgValue><ssdm name="call_ln9393"/></StgValue>
</operation>

<operation id="2020" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4899 %call_ln9542 = call void @C_drain_IO_L1_out_wrapper453, i256 %fifo_C_drain_C_drain_IO_L1_out_8_13, i256 %fifo_C_drain_C_drain_IO_L1_out_8_12, i16 %fifo_C_drain_PE_12_8

]]></Node>
<StgValue><ssdm name="call_ln9542"/></StgValue>
</operation>

<operation id="2021" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4914 %call_ln9691 = call void @C_drain_IO_L1_out_wrapper468, i256 %fifo_C_drain_C_drain_IO_L1_out_9_14, i256 %fifo_C_drain_C_drain_IO_L1_out_9_13, i16 %fifo_C_drain_PE_13_9

]]></Node>
<StgValue><ssdm name="call_ln9691"/></StgValue>
</operation>

<operation id="2022" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4929 %call_ln9840 = call void @C_drain_IO_L1_out_wrapper483, i256 %fifo_C_drain_C_drain_IO_L1_out_10_15, i256 %fifo_C_drain_C_drain_IO_L1_out_10_14, i16 %fifo_C_drain_PE_14_10

]]></Node>
<StgValue><ssdm name="call_ln9840"/></StgValue>
</operation>

<operation id="2023" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4944 %call_ln9990 = call void @C_drain_IO_L1_out_boundary_wrapper498, i256 %fifo_C_drain_C_drain_IO_L1_out_11_15, i16 %fifo_C_drain_PE_15_11

]]></Node>
<StgValue><ssdm name="call_ln9990"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2024" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4703 %call_ln7589 = call void @PE_wrapper260, i512 %fifo_A_PE_13_15, i512 %fifo_A_PE_13_16, i512 %fifo_B_PE_13_15, i512 %fifo_B_PE_14_15, i16 %fifo_C_drain_PE_13_15

]]></Node>
<StgValue><ssdm name="call_ln7589"/></StgValue>
</operation>

<operation id="2025" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4718 %call_ln7769 = call void @PE_wrapper275, i512 %fifo_A_PE_14_14, i512 %fifo_A_PE_14_15, i512 %fifo_B_PE_14_14, i512 %fifo_B_PE_15_14, i16 %fifo_C_drain_PE_14_14

]]></Node>
<StgValue><ssdm name="call_ln7769"/></StgValue>
</operation>

<operation id="2026" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4733 %call_ln7949 = call void @PE_wrapper290, i512 %fifo_A_PE_15_13, i512 %fifo_A_PE_15_14, i512 %fifo_B_PE_15_13, i512 %fifo_B_PE_16_13, i16 %fifo_C_drain_PE_15_13

]]></Node>
<StgValue><ssdm name="call_ln7949"/></StgValue>
</operation>

<operation id="2027" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4748 %call_ln8081 = call void @A_PE_dummy_in304, i512 %fifo_A_PE_12_16

]]></Node>
<StgValue><ssdm name="call_ln8081"/></StgValue>
</operation>

<operation id="2028" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4764 %call_ln8209 = call void @B_PE_dummy_in319, i512 %fifo_B_PE_16_12

]]></Node>
<StgValue><ssdm name="call_ln8209"/></StgValue>
</operation>

<operation id="2029" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4780 %call_ln8360 = call void @C_drain_IO_L1_out_wrapper334, i256 %fifo_C_drain_C_drain_IO_L1_out_0_4, i256 %fifo_C_drain_C_drain_IO_L1_out_0_3, i16 %fifo_C_drain_PE_3_0

]]></Node>
<StgValue><ssdm name="call_ln8360"/></StgValue>
</operation>

<operation id="2030" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4795 %call_ln8509 = call void @C_drain_IO_L1_out_wrapper349, i256 %fifo_C_drain_C_drain_IO_L1_out_1_5, i256 %fifo_C_drain_C_drain_IO_L1_out_1_4, i16 %fifo_C_drain_PE_4_1

]]></Node>
<StgValue><ssdm name="call_ln8509"/></StgValue>
</operation>

<operation id="2031" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4810 %call_ln8658 = call void @C_drain_IO_L1_out_wrapper364, i256 %fifo_C_drain_C_drain_IO_L1_out_2_6, i256 %fifo_C_drain_C_drain_IO_L1_out_2_5, i16 %fifo_C_drain_PE_5_2

]]></Node>
<StgValue><ssdm name="call_ln8658"/></StgValue>
</operation>

<operation id="2032" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4825 %call_ln8807 = call void @C_drain_IO_L1_out_wrapper379, i256 %fifo_C_drain_C_drain_IO_L1_out_3_7, i256 %fifo_C_drain_C_drain_IO_L1_out_3_6, i16 %fifo_C_drain_PE_6_3

]]></Node>
<StgValue><ssdm name="call_ln8807"/></StgValue>
</operation>

<operation id="2033" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4840 %call_ln8956 = call void @C_drain_IO_L1_out_wrapper394, i256 %fifo_C_drain_C_drain_IO_L1_out_4_8, i256 %fifo_C_drain_C_drain_IO_L1_out_4_7, i16 %fifo_C_drain_PE_7_4

]]></Node>
<StgValue><ssdm name="call_ln8956"/></StgValue>
</operation>

<operation id="2034" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4855 %call_ln9105 = call void @C_drain_IO_L1_out_wrapper409, i256 %fifo_C_drain_C_drain_IO_L1_out_5_9, i256 %fifo_C_drain_C_drain_IO_L1_out_5_8, i16 %fifo_C_drain_PE_8_5

]]></Node>
<StgValue><ssdm name="call_ln9105"/></StgValue>
</operation>

<operation id="2035" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4870 %call_ln9254 = call void @C_drain_IO_L1_out_wrapper424, i256 %fifo_C_drain_C_drain_IO_L1_out_6_10, i256 %fifo_C_drain_C_drain_IO_L1_out_6_9, i16 %fifo_C_drain_PE_9_6

]]></Node>
<StgValue><ssdm name="call_ln9254"/></StgValue>
</operation>

<operation id="2036" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4885 %call_ln9403 = call void @C_drain_IO_L1_out_wrapper439, i256 %fifo_C_drain_C_drain_IO_L1_out_7_11, i256 %fifo_C_drain_C_drain_IO_L1_out_7_10, i16 %fifo_C_drain_PE_10_7

]]></Node>
<StgValue><ssdm name="call_ln9403"/></StgValue>
</operation>

<operation id="2037" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4900 %call_ln9552 = call void @C_drain_IO_L1_out_wrapper454, i256 %fifo_C_drain_C_drain_IO_L1_out_8_12, i256 %fifo_C_drain_C_drain_IO_L1_out_8_11, i16 %fifo_C_drain_PE_11_8

]]></Node>
<StgValue><ssdm name="call_ln9552"/></StgValue>
</operation>

<operation id="2038" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4915 %call_ln9701 = call void @C_drain_IO_L1_out_wrapper469, i256 %fifo_C_drain_C_drain_IO_L1_out_9_13, i256 %fifo_C_drain_C_drain_IO_L1_out_9_12, i16 %fifo_C_drain_PE_12_9

]]></Node>
<StgValue><ssdm name="call_ln9701"/></StgValue>
</operation>

<operation id="2039" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4930 %call_ln9850 = call void @C_drain_IO_L1_out_wrapper484, i256 %fifo_C_drain_C_drain_IO_L1_out_10_14, i256 %fifo_C_drain_C_drain_IO_L1_out_10_13, i16 %fifo_C_drain_PE_13_10

]]></Node>
<StgValue><ssdm name="call_ln9850"/></StgValue>
</operation>

<operation id="2040" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4945 %call_ln9999 = call void @C_drain_IO_L1_out_wrapper499, i256 %fifo_C_drain_C_drain_IO_L1_out_11_15, i256 %fifo_C_drain_C_drain_IO_L1_out_11_14, i16 %fifo_C_drain_PE_14_11

]]></Node>
<StgValue><ssdm name="call_ln9999"/></StgValue>
</operation>

<operation id="2041" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4960 %call_ln10149 = call void @C_drain_IO_L1_out_boundary_wrapper514, i256 %fifo_C_drain_C_drain_IO_L1_out_12_15, i16 %fifo_C_drain_PE_15_12

]]></Node>
<StgValue><ssdm name="call_ln10149"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2042" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4703 %call_ln7589 = call void @PE_wrapper260, i512 %fifo_A_PE_13_15, i512 %fifo_A_PE_13_16, i512 %fifo_B_PE_13_15, i512 %fifo_B_PE_14_15, i16 %fifo_C_drain_PE_13_15

]]></Node>
<StgValue><ssdm name="call_ln7589"/></StgValue>
</operation>

<operation id="2043" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4718 %call_ln7769 = call void @PE_wrapper275, i512 %fifo_A_PE_14_14, i512 %fifo_A_PE_14_15, i512 %fifo_B_PE_14_14, i512 %fifo_B_PE_15_14, i16 %fifo_C_drain_PE_14_14

]]></Node>
<StgValue><ssdm name="call_ln7769"/></StgValue>
</operation>

<operation id="2044" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4733 %call_ln7949 = call void @PE_wrapper290, i512 %fifo_A_PE_15_13, i512 %fifo_A_PE_15_14, i512 %fifo_B_PE_15_13, i512 %fifo_B_PE_16_13, i16 %fifo_C_drain_PE_15_13

]]></Node>
<StgValue><ssdm name="call_ln7949"/></StgValue>
</operation>

<operation id="2045" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4748 %call_ln8081 = call void @A_PE_dummy_in304, i512 %fifo_A_PE_12_16

]]></Node>
<StgValue><ssdm name="call_ln8081"/></StgValue>
</operation>

<operation id="2046" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4764 %call_ln8209 = call void @B_PE_dummy_in319, i512 %fifo_B_PE_16_12

]]></Node>
<StgValue><ssdm name="call_ln8209"/></StgValue>
</operation>

<operation id="2047" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4780 %call_ln8360 = call void @C_drain_IO_L1_out_wrapper334, i256 %fifo_C_drain_C_drain_IO_L1_out_0_4, i256 %fifo_C_drain_C_drain_IO_L1_out_0_3, i16 %fifo_C_drain_PE_3_0

]]></Node>
<StgValue><ssdm name="call_ln8360"/></StgValue>
</operation>

<operation id="2048" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4795 %call_ln8509 = call void @C_drain_IO_L1_out_wrapper349, i256 %fifo_C_drain_C_drain_IO_L1_out_1_5, i256 %fifo_C_drain_C_drain_IO_L1_out_1_4, i16 %fifo_C_drain_PE_4_1

]]></Node>
<StgValue><ssdm name="call_ln8509"/></StgValue>
</operation>

<operation id="2049" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4810 %call_ln8658 = call void @C_drain_IO_L1_out_wrapper364, i256 %fifo_C_drain_C_drain_IO_L1_out_2_6, i256 %fifo_C_drain_C_drain_IO_L1_out_2_5, i16 %fifo_C_drain_PE_5_2

]]></Node>
<StgValue><ssdm name="call_ln8658"/></StgValue>
</operation>

<operation id="2050" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4825 %call_ln8807 = call void @C_drain_IO_L1_out_wrapper379, i256 %fifo_C_drain_C_drain_IO_L1_out_3_7, i256 %fifo_C_drain_C_drain_IO_L1_out_3_6, i16 %fifo_C_drain_PE_6_3

]]></Node>
<StgValue><ssdm name="call_ln8807"/></StgValue>
</operation>

<operation id="2051" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4840 %call_ln8956 = call void @C_drain_IO_L1_out_wrapper394, i256 %fifo_C_drain_C_drain_IO_L1_out_4_8, i256 %fifo_C_drain_C_drain_IO_L1_out_4_7, i16 %fifo_C_drain_PE_7_4

]]></Node>
<StgValue><ssdm name="call_ln8956"/></StgValue>
</operation>

<operation id="2052" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4855 %call_ln9105 = call void @C_drain_IO_L1_out_wrapper409, i256 %fifo_C_drain_C_drain_IO_L1_out_5_9, i256 %fifo_C_drain_C_drain_IO_L1_out_5_8, i16 %fifo_C_drain_PE_8_5

]]></Node>
<StgValue><ssdm name="call_ln9105"/></StgValue>
</operation>

<operation id="2053" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4870 %call_ln9254 = call void @C_drain_IO_L1_out_wrapper424, i256 %fifo_C_drain_C_drain_IO_L1_out_6_10, i256 %fifo_C_drain_C_drain_IO_L1_out_6_9, i16 %fifo_C_drain_PE_9_6

]]></Node>
<StgValue><ssdm name="call_ln9254"/></StgValue>
</operation>

<operation id="2054" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4885 %call_ln9403 = call void @C_drain_IO_L1_out_wrapper439, i256 %fifo_C_drain_C_drain_IO_L1_out_7_11, i256 %fifo_C_drain_C_drain_IO_L1_out_7_10, i16 %fifo_C_drain_PE_10_7

]]></Node>
<StgValue><ssdm name="call_ln9403"/></StgValue>
</operation>

<operation id="2055" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4900 %call_ln9552 = call void @C_drain_IO_L1_out_wrapper454, i256 %fifo_C_drain_C_drain_IO_L1_out_8_12, i256 %fifo_C_drain_C_drain_IO_L1_out_8_11, i16 %fifo_C_drain_PE_11_8

]]></Node>
<StgValue><ssdm name="call_ln9552"/></StgValue>
</operation>

<operation id="2056" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4915 %call_ln9701 = call void @C_drain_IO_L1_out_wrapper469, i256 %fifo_C_drain_C_drain_IO_L1_out_9_13, i256 %fifo_C_drain_C_drain_IO_L1_out_9_12, i16 %fifo_C_drain_PE_12_9

]]></Node>
<StgValue><ssdm name="call_ln9701"/></StgValue>
</operation>

<operation id="2057" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4930 %call_ln9850 = call void @C_drain_IO_L1_out_wrapper484, i256 %fifo_C_drain_C_drain_IO_L1_out_10_14, i256 %fifo_C_drain_C_drain_IO_L1_out_10_13, i16 %fifo_C_drain_PE_13_10

]]></Node>
<StgValue><ssdm name="call_ln9850"/></StgValue>
</operation>

<operation id="2058" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4945 %call_ln9999 = call void @C_drain_IO_L1_out_wrapper499, i256 %fifo_C_drain_C_drain_IO_L1_out_11_15, i256 %fifo_C_drain_C_drain_IO_L1_out_11_14, i16 %fifo_C_drain_PE_14_11

]]></Node>
<StgValue><ssdm name="call_ln9999"/></StgValue>
</operation>

<operation id="2059" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4960 %call_ln10149 = call void @C_drain_IO_L1_out_boundary_wrapper514, i256 %fifo_C_drain_C_drain_IO_L1_out_12_15, i16 %fifo_C_drain_PE_15_12

]]></Node>
<StgValue><ssdm name="call_ln10149"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2060" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4719 %call_ln7781 = call void @PE_wrapper276, i512 %fifo_A_PE_14_15, i512 %fifo_A_PE_14_16, i512 %fifo_B_PE_14_15, i512 %fifo_B_PE_15_15, i16 %fifo_C_drain_PE_14_15

]]></Node>
<StgValue><ssdm name="call_ln7781"/></StgValue>
</operation>

<operation id="2061" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4734 %call_ln7961 = call void @PE_wrapper291, i512 %fifo_A_PE_15_14, i512 %fifo_A_PE_15_15, i512 %fifo_B_PE_15_14, i512 %fifo_B_PE_16_14, i16 %fifo_C_drain_PE_15_14

]]></Node>
<StgValue><ssdm name="call_ln7961"/></StgValue>
</operation>

<operation id="2062" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4749 %call_ln8089 = call void @A_PE_dummy_in305, i512 %fifo_A_PE_13_16

]]></Node>
<StgValue><ssdm name="call_ln8089"/></StgValue>
</operation>

<operation id="2063" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4765 %call_ln8217 = call void @B_PE_dummy_in320, i512 %fifo_B_PE_16_13

]]></Node>
<StgValue><ssdm name="call_ln8217"/></StgValue>
</operation>

<operation id="2064" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4781 %call_ln8370 = call void @C_drain_IO_L1_out_wrapper335, i256 %fifo_C_drain_C_drain_IO_L1_out_0_3, i256 %fifo_C_drain_C_drain_IO_L1_out_0_2, i16 %fifo_C_drain_PE_2_0

]]></Node>
<StgValue><ssdm name="call_ln8370"/></StgValue>
</operation>

<operation id="2065" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4796 %call_ln8519 = call void @C_drain_IO_L1_out_wrapper350, i256 %fifo_C_drain_C_drain_IO_L1_out_1_4, i256 %fifo_C_drain_C_drain_IO_L1_out_1_3, i16 %fifo_C_drain_PE_3_1

]]></Node>
<StgValue><ssdm name="call_ln8519"/></StgValue>
</operation>

<operation id="2066" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4811 %call_ln8668 = call void @C_drain_IO_L1_out_wrapper365, i256 %fifo_C_drain_C_drain_IO_L1_out_2_5, i256 %fifo_C_drain_C_drain_IO_L1_out_2_4, i16 %fifo_C_drain_PE_4_2

]]></Node>
<StgValue><ssdm name="call_ln8668"/></StgValue>
</operation>

<operation id="2067" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4826 %call_ln8817 = call void @C_drain_IO_L1_out_wrapper380, i256 %fifo_C_drain_C_drain_IO_L1_out_3_6, i256 %fifo_C_drain_C_drain_IO_L1_out_3_5, i16 %fifo_C_drain_PE_5_3

]]></Node>
<StgValue><ssdm name="call_ln8817"/></StgValue>
</operation>

<operation id="2068" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4841 %call_ln8966 = call void @C_drain_IO_L1_out_wrapper395, i256 %fifo_C_drain_C_drain_IO_L1_out_4_7, i256 %fifo_C_drain_C_drain_IO_L1_out_4_6, i16 %fifo_C_drain_PE_6_4

]]></Node>
<StgValue><ssdm name="call_ln8966"/></StgValue>
</operation>

<operation id="2069" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4856 %call_ln9115 = call void @C_drain_IO_L1_out_wrapper410, i256 %fifo_C_drain_C_drain_IO_L1_out_5_8, i256 %fifo_C_drain_C_drain_IO_L1_out_5_7, i16 %fifo_C_drain_PE_7_5

]]></Node>
<StgValue><ssdm name="call_ln9115"/></StgValue>
</operation>

<operation id="2070" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4871 %call_ln9264 = call void @C_drain_IO_L1_out_wrapper425, i256 %fifo_C_drain_C_drain_IO_L1_out_6_9, i256 %fifo_C_drain_C_drain_IO_L1_out_6_8, i16 %fifo_C_drain_PE_8_6

]]></Node>
<StgValue><ssdm name="call_ln9264"/></StgValue>
</operation>

<operation id="2071" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4886 %call_ln9413 = call void @C_drain_IO_L1_out_wrapper440, i256 %fifo_C_drain_C_drain_IO_L1_out_7_10, i256 %fifo_C_drain_C_drain_IO_L1_out_7_9, i16 %fifo_C_drain_PE_9_7

]]></Node>
<StgValue><ssdm name="call_ln9413"/></StgValue>
</operation>

<operation id="2072" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4901 %call_ln9562 = call void @C_drain_IO_L1_out_wrapper455, i256 %fifo_C_drain_C_drain_IO_L1_out_8_11, i256 %fifo_C_drain_C_drain_IO_L1_out_8_10, i16 %fifo_C_drain_PE_10_8

]]></Node>
<StgValue><ssdm name="call_ln9562"/></StgValue>
</operation>

<operation id="2073" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4916 %call_ln9711 = call void @C_drain_IO_L1_out_wrapper470, i256 %fifo_C_drain_C_drain_IO_L1_out_9_12, i256 %fifo_C_drain_C_drain_IO_L1_out_9_11, i16 %fifo_C_drain_PE_11_9

]]></Node>
<StgValue><ssdm name="call_ln9711"/></StgValue>
</operation>

<operation id="2074" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4931 %call_ln9860 = call void @C_drain_IO_L1_out_wrapper485, i256 %fifo_C_drain_C_drain_IO_L1_out_10_13, i256 %fifo_C_drain_C_drain_IO_L1_out_10_12, i16 %fifo_C_drain_PE_12_10

]]></Node>
<StgValue><ssdm name="call_ln9860"/></StgValue>
</operation>

<operation id="2075" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4946 %call_ln10009 = call void @C_drain_IO_L1_out_wrapper500, i256 %fifo_C_drain_C_drain_IO_L1_out_11_14, i256 %fifo_C_drain_C_drain_IO_L1_out_11_13, i16 %fifo_C_drain_PE_13_11

]]></Node>
<StgValue><ssdm name="call_ln10009"/></StgValue>
</operation>

<operation id="2076" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4961 %call_ln10158 = call void @C_drain_IO_L1_out_wrapper515, i256 %fifo_C_drain_C_drain_IO_L1_out_12_15, i256 %fifo_C_drain_C_drain_IO_L1_out_12_14, i16 %fifo_C_drain_PE_14_12

]]></Node>
<StgValue><ssdm name="call_ln10158"/></StgValue>
</operation>

<operation id="2077" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4976 %call_ln10308 = call void @C_drain_IO_L1_out_boundary_wrapper530, i256 %fifo_C_drain_C_drain_IO_L1_out_13_15, i16 %fifo_C_drain_PE_15_13

]]></Node>
<StgValue><ssdm name="call_ln10308"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2078" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4719 %call_ln7781 = call void @PE_wrapper276, i512 %fifo_A_PE_14_15, i512 %fifo_A_PE_14_16, i512 %fifo_B_PE_14_15, i512 %fifo_B_PE_15_15, i16 %fifo_C_drain_PE_14_15

]]></Node>
<StgValue><ssdm name="call_ln7781"/></StgValue>
</operation>

<operation id="2079" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4734 %call_ln7961 = call void @PE_wrapper291, i512 %fifo_A_PE_15_14, i512 %fifo_A_PE_15_15, i512 %fifo_B_PE_15_14, i512 %fifo_B_PE_16_14, i16 %fifo_C_drain_PE_15_14

]]></Node>
<StgValue><ssdm name="call_ln7961"/></StgValue>
</operation>

<operation id="2080" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4749 %call_ln8089 = call void @A_PE_dummy_in305, i512 %fifo_A_PE_13_16

]]></Node>
<StgValue><ssdm name="call_ln8089"/></StgValue>
</operation>

<operation id="2081" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4765 %call_ln8217 = call void @B_PE_dummy_in320, i512 %fifo_B_PE_16_13

]]></Node>
<StgValue><ssdm name="call_ln8217"/></StgValue>
</operation>

<operation id="2082" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4781 %call_ln8370 = call void @C_drain_IO_L1_out_wrapper335, i256 %fifo_C_drain_C_drain_IO_L1_out_0_3, i256 %fifo_C_drain_C_drain_IO_L1_out_0_2, i16 %fifo_C_drain_PE_2_0

]]></Node>
<StgValue><ssdm name="call_ln8370"/></StgValue>
</operation>

<operation id="2083" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4796 %call_ln8519 = call void @C_drain_IO_L1_out_wrapper350, i256 %fifo_C_drain_C_drain_IO_L1_out_1_4, i256 %fifo_C_drain_C_drain_IO_L1_out_1_3, i16 %fifo_C_drain_PE_3_1

]]></Node>
<StgValue><ssdm name="call_ln8519"/></StgValue>
</operation>

<operation id="2084" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4811 %call_ln8668 = call void @C_drain_IO_L1_out_wrapper365, i256 %fifo_C_drain_C_drain_IO_L1_out_2_5, i256 %fifo_C_drain_C_drain_IO_L1_out_2_4, i16 %fifo_C_drain_PE_4_2

]]></Node>
<StgValue><ssdm name="call_ln8668"/></StgValue>
</operation>

<operation id="2085" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4826 %call_ln8817 = call void @C_drain_IO_L1_out_wrapper380, i256 %fifo_C_drain_C_drain_IO_L1_out_3_6, i256 %fifo_C_drain_C_drain_IO_L1_out_3_5, i16 %fifo_C_drain_PE_5_3

]]></Node>
<StgValue><ssdm name="call_ln8817"/></StgValue>
</operation>

<operation id="2086" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4841 %call_ln8966 = call void @C_drain_IO_L1_out_wrapper395, i256 %fifo_C_drain_C_drain_IO_L1_out_4_7, i256 %fifo_C_drain_C_drain_IO_L1_out_4_6, i16 %fifo_C_drain_PE_6_4

]]></Node>
<StgValue><ssdm name="call_ln8966"/></StgValue>
</operation>

<operation id="2087" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4856 %call_ln9115 = call void @C_drain_IO_L1_out_wrapper410, i256 %fifo_C_drain_C_drain_IO_L1_out_5_8, i256 %fifo_C_drain_C_drain_IO_L1_out_5_7, i16 %fifo_C_drain_PE_7_5

]]></Node>
<StgValue><ssdm name="call_ln9115"/></StgValue>
</operation>

<operation id="2088" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4871 %call_ln9264 = call void @C_drain_IO_L1_out_wrapper425, i256 %fifo_C_drain_C_drain_IO_L1_out_6_9, i256 %fifo_C_drain_C_drain_IO_L1_out_6_8, i16 %fifo_C_drain_PE_8_6

]]></Node>
<StgValue><ssdm name="call_ln9264"/></StgValue>
</operation>

<operation id="2089" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4886 %call_ln9413 = call void @C_drain_IO_L1_out_wrapper440, i256 %fifo_C_drain_C_drain_IO_L1_out_7_10, i256 %fifo_C_drain_C_drain_IO_L1_out_7_9, i16 %fifo_C_drain_PE_9_7

]]></Node>
<StgValue><ssdm name="call_ln9413"/></StgValue>
</operation>

<operation id="2090" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4901 %call_ln9562 = call void @C_drain_IO_L1_out_wrapper455, i256 %fifo_C_drain_C_drain_IO_L1_out_8_11, i256 %fifo_C_drain_C_drain_IO_L1_out_8_10, i16 %fifo_C_drain_PE_10_8

]]></Node>
<StgValue><ssdm name="call_ln9562"/></StgValue>
</operation>

<operation id="2091" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4916 %call_ln9711 = call void @C_drain_IO_L1_out_wrapper470, i256 %fifo_C_drain_C_drain_IO_L1_out_9_12, i256 %fifo_C_drain_C_drain_IO_L1_out_9_11, i16 %fifo_C_drain_PE_11_9

]]></Node>
<StgValue><ssdm name="call_ln9711"/></StgValue>
</operation>

<operation id="2092" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4931 %call_ln9860 = call void @C_drain_IO_L1_out_wrapper485, i256 %fifo_C_drain_C_drain_IO_L1_out_10_13, i256 %fifo_C_drain_C_drain_IO_L1_out_10_12, i16 %fifo_C_drain_PE_12_10

]]></Node>
<StgValue><ssdm name="call_ln9860"/></StgValue>
</operation>

<operation id="2093" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4946 %call_ln10009 = call void @C_drain_IO_L1_out_wrapper500, i256 %fifo_C_drain_C_drain_IO_L1_out_11_14, i256 %fifo_C_drain_C_drain_IO_L1_out_11_13, i16 %fifo_C_drain_PE_13_11

]]></Node>
<StgValue><ssdm name="call_ln10009"/></StgValue>
</operation>

<operation id="2094" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4961 %call_ln10158 = call void @C_drain_IO_L1_out_wrapper515, i256 %fifo_C_drain_C_drain_IO_L1_out_12_15, i256 %fifo_C_drain_C_drain_IO_L1_out_12_14, i16 %fifo_C_drain_PE_14_12

]]></Node>
<StgValue><ssdm name="call_ln10158"/></StgValue>
</operation>

<operation id="2095" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4976 %call_ln10308 = call void @C_drain_IO_L1_out_boundary_wrapper530, i256 %fifo_C_drain_C_drain_IO_L1_out_13_15, i16 %fifo_C_drain_PE_15_13

]]></Node>
<StgValue><ssdm name="call_ln10308"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2096" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4735 %call_ln7973 = call void @PE_wrapper, i512 %fifo_A_PE_15_15, i512 %fifo_A_PE_15_16, i512 %fifo_B_PE_15_15, i512 %fifo_B_PE_16_15, i16 %fifo_C_drain_PE_15_15

]]></Node>
<StgValue><ssdm name="call_ln7973"/></StgValue>
</operation>

<operation id="2097" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4750 %call_ln8097 = call void @A_PE_dummy_in306, i512 %fifo_A_PE_14_16

]]></Node>
<StgValue><ssdm name="call_ln8097"/></StgValue>
</operation>

<operation id="2098" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4766 %call_ln8225 = call void @B_PE_dummy_in321, i512 %fifo_B_PE_16_14

]]></Node>
<StgValue><ssdm name="call_ln8225"/></StgValue>
</operation>

<operation id="2099" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4782 %call_ln8380 = call void @C_drain_IO_L1_out_wrapper336, i256 %fifo_C_drain_C_drain_IO_L1_out_0_2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_1, i16 %fifo_C_drain_PE_1_0

]]></Node>
<StgValue><ssdm name="call_ln8380"/></StgValue>
</operation>

<operation id="2100" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4797 %call_ln8529 = call void @C_drain_IO_L1_out_wrapper351, i256 %fifo_C_drain_C_drain_IO_L1_out_1_3, i256 %fifo_C_drain_C_drain_IO_L1_out_1_2, i16 %fifo_C_drain_PE_2_1

]]></Node>
<StgValue><ssdm name="call_ln8529"/></StgValue>
</operation>

<operation id="2101" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4812 %call_ln8678 = call void @C_drain_IO_L1_out_wrapper366, i256 %fifo_C_drain_C_drain_IO_L1_out_2_4, i256 %fifo_C_drain_C_drain_IO_L1_out_2_3, i16 %fifo_C_drain_PE_3_2

]]></Node>
<StgValue><ssdm name="call_ln8678"/></StgValue>
</operation>

<operation id="2102" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4827 %call_ln8827 = call void @C_drain_IO_L1_out_wrapper381, i256 %fifo_C_drain_C_drain_IO_L1_out_3_5, i256 %fifo_C_drain_C_drain_IO_L1_out_3_4, i16 %fifo_C_drain_PE_4_3

]]></Node>
<StgValue><ssdm name="call_ln8827"/></StgValue>
</operation>

<operation id="2103" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4842 %call_ln8976 = call void @C_drain_IO_L1_out_wrapper396, i256 %fifo_C_drain_C_drain_IO_L1_out_4_6, i256 %fifo_C_drain_C_drain_IO_L1_out_4_5, i16 %fifo_C_drain_PE_5_4

]]></Node>
<StgValue><ssdm name="call_ln8976"/></StgValue>
</operation>

<operation id="2104" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4857 %call_ln9125 = call void @C_drain_IO_L1_out_wrapper411, i256 %fifo_C_drain_C_drain_IO_L1_out_5_7, i256 %fifo_C_drain_C_drain_IO_L1_out_5_6, i16 %fifo_C_drain_PE_6_5

]]></Node>
<StgValue><ssdm name="call_ln9125"/></StgValue>
</operation>

<operation id="2105" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4872 %call_ln9274 = call void @C_drain_IO_L1_out_wrapper426, i256 %fifo_C_drain_C_drain_IO_L1_out_6_8, i256 %fifo_C_drain_C_drain_IO_L1_out_6_7, i16 %fifo_C_drain_PE_7_6

]]></Node>
<StgValue><ssdm name="call_ln9274"/></StgValue>
</operation>

<operation id="2106" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4887 %call_ln9423 = call void @C_drain_IO_L1_out_wrapper441, i256 %fifo_C_drain_C_drain_IO_L1_out_7_9, i256 %fifo_C_drain_C_drain_IO_L1_out_7_8, i16 %fifo_C_drain_PE_8_7

]]></Node>
<StgValue><ssdm name="call_ln9423"/></StgValue>
</operation>

<operation id="2107" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4902 %call_ln9572 = call void @C_drain_IO_L1_out_wrapper456, i256 %fifo_C_drain_C_drain_IO_L1_out_8_10, i256 %fifo_C_drain_C_drain_IO_L1_out_8_9, i16 %fifo_C_drain_PE_9_8

]]></Node>
<StgValue><ssdm name="call_ln9572"/></StgValue>
</operation>

<operation id="2108" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4917 %call_ln9721 = call void @C_drain_IO_L1_out_wrapper471, i256 %fifo_C_drain_C_drain_IO_L1_out_9_11, i256 %fifo_C_drain_C_drain_IO_L1_out_9_10, i16 %fifo_C_drain_PE_10_9

]]></Node>
<StgValue><ssdm name="call_ln9721"/></StgValue>
</operation>

<operation id="2109" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4932 %call_ln9870 = call void @C_drain_IO_L1_out_wrapper486, i256 %fifo_C_drain_C_drain_IO_L1_out_10_12, i256 %fifo_C_drain_C_drain_IO_L1_out_10_11, i16 %fifo_C_drain_PE_11_10

]]></Node>
<StgValue><ssdm name="call_ln9870"/></StgValue>
</operation>

<operation id="2110" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4947 %call_ln10019 = call void @C_drain_IO_L1_out_wrapper501, i256 %fifo_C_drain_C_drain_IO_L1_out_11_13, i256 %fifo_C_drain_C_drain_IO_L1_out_11_12, i16 %fifo_C_drain_PE_12_11

]]></Node>
<StgValue><ssdm name="call_ln10019"/></StgValue>
</operation>

<operation id="2111" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4962 %call_ln10168 = call void @C_drain_IO_L1_out_wrapper516, i256 %fifo_C_drain_C_drain_IO_L1_out_12_14, i256 %fifo_C_drain_C_drain_IO_L1_out_12_13, i16 %fifo_C_drain_PE_13_12

]]></Node>
<StgValue><ssdm name="call_ln10168"/></StgValue>
</operation>

<operation id="2112" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4977 %call_ln10317 = call void @C_drain_IO_L1_out_wrapper531, i256 %fifo_C_drain_C_drain_IO_L1_out_13_15, i256 %fifo_C_drain_C_drain_IO_L1_out_13_14, i16 %fifo_C_drain_PE_14_13

]]></Node>
<StgValue><ssdm name="call_ln10317"/></StgValue>
</operation>

<operation id="2113" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4992 %call_ln10467 = call void @C_drain_IO_L1_out_boundary_wrapper546, i256 %fifo_C_drain_C_drain_IO_L1_out_14_15, i16 %fifo_C_drain_PE_15_14

]]></Node>
<StgValue><ssdm name="call_ln10467"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2114" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:4735 %call_ln7973 = call void @PE_wrapper, i512 %fifo_A_PE_15_15, i512 %fifo_A_PE_15_16, i512 %fifo_B_PE_15_15, i512 %fifo_B_PE_16_15, i16 %fifo_C_drain_PE_15_15

]]></Node>
<StgValue><ssdm name="call_ln7973"/></StgValue>
</operation>

<operation id="2115" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4750 %call_ln8097 = call void @A_PE_dummy_in306, i512 %fifo_A_PE_14_16

]]></Node>
<StgValue><ssdm name="call_ln8097"/></StgValue>
</operation>

<operation id="2116" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4766 %call_ln8225 = call void @B_PE_dummy_in321, i512 %fifo_B_PE_16_14

]]></Node>
<StgValue><ssdm name="call_ln8225"/></StgValue>
</operation>

<operation id="2117" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4782 %call_ln8380 = call void @C_drain_IO_L1_out_wrapper336, i256 %fifo_C_drain_C_drain_IO_L1_out_0_2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_1, i16 %fifo_C_drain_PE_1_0

]]></Node>
<StgValue><ssdm name="call_ln8380"/></StgValue>
</operation>

<operation id="2118" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4797 %call_ln8529 = call void @C_drain_IO_L1_out_wrapper351, i256 %fifo_C_drain_C_drain_IO_L1_out_1_3, i256 %fifo_C_drain_C_drain_IO_L1_out_1_2, i16 %fifo_C_drain_PE_2_1

]]></Node>
<StgValue><ssdm name="call_ln8529"/></StgValue>
</operation>

<operation id="2119" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4812 %call_ln8678 = call void @C_drain_IO_L1_out_wrapper366, i256 %fifo_C_drain_C_drain_IO_L1_out_2_4, i256 %fifo_C_drain_C_drain_IO_L1_out_2_3, i16 %fifo_C_drain_PE_3_2

]]></Node>
<StgValue><ssdm name="call_ln8678"/></StgValue>
</operation>

<operation id="2120" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4827 %call_ln8827 = call void @C_drain_IO_L1_out_wrapper381, i256 %fifo_C_drain_C_drain_IO_L1_out_3_5, i256 %fifo_C_drain_C_drain_IO_L1_out_3_4, i16 %fifo_C_drain_PE_4_3

]]></Node>
<StgValue><ssdm name="call_ln8827"/></StgValue>
</operation>

<operation id="2121" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4842 %call_ln8976 = call void @C_drain_IO_L1_out_wrapper396, i256 %fifo_C_drain_C_drain_IO_L1_out_4_6, i256 %fifo_C_drain_C_drain_IO_L1_out_4_5, i16 %fifo_C_drain_PE_5_4

]]></Node>
<StgValue><ssdm name="call_ln8976"/></StgValue>
</operation>

<operation id="2122" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4857 %call_ln9125 = call void @C_drain_IO_L1_out_wrapper411, i256 %fifo_C_drain_C_drain_IO_L1_out_5_7, i256 %fifo_C_drain_C_drain_IO_L1_out_5_6, i16 %fifo_C_drain_PE_6_5

]]></Node>
<StgValue><ssdm name="call_ln9125"/></StgValue>
</operation>

<operation id="2123" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4872 %call_ln9274 = call void @C_drain_IO_L1_out_wrapper426, i256 %fifo_C_drain_C_drain_IO_L1_out_6_8, i256 %fifo_C_drain_C_drain_IO_L1_out_6_7, i16 %fifo_C_drain_PE_7_6

]]></Node>
<StgValue><ssdm name="call_ln9274"/></StgValue>
</operation>

<operation id="2124" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4887 %call_ln9423 = call void @C_drain_IO_L1_out_wrapper441, i256 %fifo_C_drain_C_drain_IO_L1_out_7_9, i256 %fifo_C_drain_C_drain_IO_L1_out_7_8, i16 %fifo_C_drain_PE_8_7

]]></Node>
<StgValue><ssdm name="call_ln9423"/></StgValue>
</operation>

<operation id="2125" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4902 %call_ln9572 = call void @C_drain_IO_L1_out_wrapper456, i256 %fifo_C_drain_C_drain_IO_L1_out_8_10, i256 %fifo_C_drain_C_drain_IO_L1_out_8_9, i16 %fifo_C_drain_PE_9_8

]]></Node>
<StgValue><ssdm name="call_ln9572"/></StgValue>
</operation>

<operation id="2126" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4917 %call_ln9721 = call void @C_drain_IO_L1_out_wrapper471, i256 %fifo_C_drain_C_drain_IO_L1_out_9_11, i256 %fifo_C_drain_C_drain_IO_L1_out_9_10, i16 %fifo_C_drain_PE_10_9

]]></Node>
<StgValue><ssdm name="call_ln9721"/></StgValue>
</operation>

<operation id="2127" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4932 %call_ln9870 = call void @C_drain_IO_L1_out_wrapper486, i256 %fifo_C_drain_C_drain_IO_L1_out_10_12, i256 %fifo_C_drain_C_drain_IO_L1_out_10_11, i16 %fifo_C_drain_PE_11_10

]]></Node>
<StgValue><ssdm name="call_ln9870"/></StgValue>
</operation>

<operation id="2128" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4947 %call_ln10019 = call void @C_drain_IO_L1_out_wrapper501, i256 %fifo_C_drain_C_drain_IO_L1_out_11_13, i256 %fifo_C_drain_C_drain_IO_L1_out_11_12, i16 %fifo_C_drain_PE_12_11

]]></Node>
<StgValue><ssdm name="call_ln10019"/></StgValue>
</operation>

<operation id="2129" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4962 %call_ln10168 = call void @C_drain_IO_L1_out_wrapper516, i256 %fifo_C_drain_C_drain_IO_L1_out_12_14, i256 %fifo_C_drain_C_drain_IO_L1_out_12_13, i16 %fifo_C_drain_PE_13_12

]]></Node>
<StgValue><ssdm name="call_ln10168"/></StgValue>
</operation>

<operation id="2130" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4977 %call_ln10317 = call void @C_drain_IO_L1_out_wrapper531, i256 %fifo_C_drain_C_drain_IO_L1_out_13_15, i256 %fifo_C_drain_C_drain_IO_L1_out_13_14, i16 %fifo_C_drain_PE_14_13

]]></Node>
<StgValue><ssdm name="call_ln10317"/></StgValue>
</operation>

<operation id="2131" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:4992 %call_ln10467 = call void @C_drain_IO_L1_out_boundary_wrapper546, i256 %fifo_C_drain_C_drain_IO_L1_out_14_15, i16 %fifo_C_drain_PE_15_14

]]></Node>
<StgValue><ssdm name="call_ln10467"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2132" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4751 %call_ln8105 = call void @A_PE_dummy_in, i512 %fifo_A_PE_15_16

]]></Node>
<StgValue><ssdm name="call_ln8105"/></StgValue>
</operation>

<operation id="2133" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4767 %call_ln8233 = call void @B_PE_dummy_in, i512 %fifo_B_PE_16_15

]]></Node>
<StgValue><ssdm name="call_ln8233"/></StgValue>
</operation>

<operation id="2134" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4783 %call_ln8390 = call void @C_drain_IO_L1_out_wrapper337, i256 %fifo_C_drain_C_drain_IO_L1_out_0_1, i256 %fifo_C_drain_C_drain_IO_L1_out_0_0, i16 %fifo_C_drain_PE_0_0

]]></Node>
<StgValue><ssdm name="call_ln8390"/></StgValue>
</operation>

<operation id="2135" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4798 %call_ln8539 = call void @C_drain_IO_L1_out_wrapper352, i256 %fifo_C_drain_C_drain_IO_L1_out_1_2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_1, i16 %fifo_C_drain_PE_1_1

]]></Node>
<StgValue><ssdm name="call_ln8539"/></StgValue>
</operation>

<operation id="2136" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4813 %call_ln8688 = call void @C_drain_IO_L1_out_wrapper367, i256 %fifo_C_drain_C_drain_IO_L1_out_2_3, i256 %fifo_C_drain_C_drain_IO_L1_out_2_2, i16 %fifo_C_drain_PE_2_2

]]></Node>
<StgValue><ssdm name="call_ln8688"/></StgValue>
</operation>

<operation id="2137" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4828 %call_ln8837 = call void @C_drain_IO_L1_out_wrapper382, i256 %fifo_C_drain_C_drain_IO_L1_out_3_4, i256 %fifo_C_drain_C_drain_IO_L1_out_3_3, i16 %fifo_C_drain_PE_3_3

]]></Node>
<StgValue><ssdm name="call_ln8837"/></StgValue>
</operation>

<operation id="2138" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4843 %call_ln8986 = call void @C_drain_IO_L1_out_wrapper397, i256 %fifo_C_drain_C_drain_IO_L1_out_4_5, i256 %fifo_C_drain_C_drain_IO_L1_out_4_4, i16 %fifo_C_drain_PE_4_4

]]></Node>
<StgValue><ssdm name="call_ln8986"/></StgValue>
</operation>

<operation id="2139" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4858 %call_ln9135 = call void @C_drain_IO_L1_out_wrapper412, i256 %fifo_C_drain_C_drain_IO_L1_out_5_6, i256 %fifo_C_drain_C_drain_IO_L1_out_5_5, i16 %fifo_C_drain_PE_5_5

]]></Node>
<StgValue><ssdm name="call_ln9135"/></StgValue>
</operation>

<operation id="2140" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4873 %call_ln9284 = call void @C_drain_IO_L1_out_wrapper427, i256 %fifo_C_drain_C_drain_IO_L1_out_6_7, i256 %fifo_C_drain_C_drain_IO_L1_out_6_6, i16 %fifo_C_drain_PE_6_6

]]></Node>
<StgValue><ssdm name="call_ln9284"/></StgValue>
</operation>

<operation id="2141" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4888 %call_ln9433 = call void @C_drain_IO_L1_out_wrapper442, i256 %fifo_C_drain_C_drain_IO_L1_out_7_8, i256 %fifo_C_drain_C_drain_IO_L1_out_7_7, i16 %fifo_C_drain_PE_7_7

]]></Node>
<StgValue><ssdm name="call_ln9433"/></StgValue>
</operation>

<operation id="2142" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4903 %call_ln9582 = call void @C_drain_IO_L1_out_wrapper457, i256 %fifo_C_drain_C_drain_IO_L1_out_8_9, i256 %fifo_C_drain_C_drain_IO_L1_out_8_8, i16 %fifo_C_drain_PE_8_8

]]></Node>
<StgValue><ssdm name="call_ln9582"/></StgValue>
</operation>

<operation id="2143" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4918 %call_ln9731 = call void @C_drain_IO_L1_out_wrapper472, i256 %fifo_C_drain_C_drain_IO_L1_out_9_10, i256 %fifo_C_drain_C_drain_IO_L1_out_9_9, i16 %fifo_C_drain_PE_9_9

]]></Node>
<StgValue><ssdm name="call_ln9731"/></StgValue>
</operation>

<operation id="2144" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4933 %call_ln9880 = call void @C_drain_IO_L1_out_wrapper487, i256 %fifo_C_drain_C_drain_IO_L1_out_10_11, i256 %fifo_C_drain_C_drain_IO_L1_out_10_10, i16 %fifo_C_drain_PE_10_10

]]></Node>
<StgValue><ssdm name="call_ln9880"/></StgValue>
</operation>

<operation id="2145" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4948 %call_ln10029 = call void @C_drain_IO_L1_out_wrapper502, i256 %fifo_C_drain_C_drain_IO_L1_out_11_12, i256 %fifo_C_drain_C_drain_IO_L1_out_11_11, i16 %fifo_C_drain_PE_11_11

]]></Node>
<StgValue><ssdm name="call_ln10029"/></StgValue>
</operation>

<operation id="2146" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4963 %call_ln10178 = call void @C_drain_IO_L1_out_wrapper517, i256 %fifo_C_drain_C_drain_IO_L1_out_12_13, i256 %fifo_C_drain_C_drain_IO_L1_out_12_12, i16 %fifo_C_drain_PE_12_12

]]></Node>
<StgValue><ssdm name="call_ln10178"/></StgValue>
</operation>

<operation id="2147" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4978 %call_ln10327 = call void @C_drain_IO_L1_out_wrapper532, i256 %fifo_C_drain_C_drain_IO_L1_out_13_14, i256 %fifo_C_drain_C_drain_IO_L1_out_13_13, i16 %fifo_C_drain_PE_13_13

]]></Node>
<StgValue><ssdm name="call_ln10327"/></StgValue>
</operation>

<operation id="2148" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4993 %call_ln10476 = call void @C_drain_IO_L1_out_wrapper547, i256 %fifo_C_drain_C_drain_IO_L1_out_14_15, i256 %fifo_C_drain_C_drain_IO_L1_out_14_14, i16 %fifo_C_drain_PE_14_14

]]></Node>
<StgValue><ssdm name="call_ln10476"/></StgValue>
</operation>

<operation id="2149" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:5008 %call_ln10626 = call void @C_drain_IO_L1_out_boundary_wrapper, i256 %fifo_C_drain_C_drain_IO_L1_out_15_15, i16 %fifo_C_drain_PE_15_15

]]></Node>
<StgValue><ssdm name="call_ln10626"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2150" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4751 %call_ln8105 = call void @A_PE_dummy_in, i512 %fifo_A_PE_15_16

]]></Node>
<StgValue><ssdm name="call_ln8105"/></StgValue>
</operation>

<operation id="2151" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:4767 %call_ln8233 = call void @B_PE_dummy_in, i512 %fifo_B_PE_16_15

]]></Node>
<StgValue><ssdm name="call_ln8233"/></StgValue>
</operation>

<operation id="2152" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4783 %call_ln8390 = call void @C_drain_IO_L1_out_wrapper337, i256 %fifo_C_drain_C_drain_IO_L1_out_0_1, i256 %fifo_C_drain_C_drain_IO_L1_out_0_0, i16 %fifo_C_drain_PE_0_0

]]></Node>
<StgValue><ssdm name="call_ln8390"/></StgValue>
</operation>

<operation id="2153" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4798 %call_ln8539 = call void @C_drain_IO_L1_out_wrapper352, i256 %fifo_C_drain_C_drain_IO_L1_out_1_2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_1, i16 %fifo_C_drain_PE_1_1

]]></Node>
<StgValue><ssdm name="call_ln8539"/></StgValue>
</operation>

<operation id="2154" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4813 %call_ln8688 = call void @C_drain_IO_L1_out_wrapper367, i256 %fifo_C_drain_C_drain_IO_L1_out_2_3, i256 %fifo_C_drain_C_drain_IO_L1_out_2_2, i16 %fifo_C_drain_PE_2_2

]]></Node>
<StgValue><ssdm name="call_ln8688"/></StgValue>
</operation>

<operation id="2155" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4828 %call_ln8837 = call void @C_drain_IO_L1_out_wrapper382, i256 %fifo_C_drain_C_drain_IO_L1_out_3_4, i256 %fifo_C_drain_C_drain_IO_L1_out_3_3, i16 %fifo_C_drain_PE_3_3

]]></Node>
<StgValue><ssdm name="call_ln8837"/></StgValue>
</operation>

<operation id="2156" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4843 %call_ln8986 = call void @C_drain_IO_L1_out_wrapper397, i256 %fifo_C_drain_C_drain_IO_L1_out_4_5, i256 %fifo_C_drain_C_drain_IO_L1_out_4_4, i16 %fifo_C_drain_PE_4_4

]]></Node>
<StgValue><ssdm name="call_ln8986"/></StgValue>
</operation>

<operation id="2157" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4858 %call_ln9135 = call void @C_drain_IO_L1_out_wrapper412, i256 %fifo_C_drain_C_drain_IO_L1_out_5_6, i256 %fifo_C_drain_C_drain_IO_L1_out_5_5, i16 %fifo_C_drain_PE_5_5

]]></Node>
<StgValue><ssdm name="call_ln9135"/></StgValue>
</operation>

<operation id="2158" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4873 %call_ln9284 = call void @C_drain_IO_L1_out_wrapper427, i256 %fifo_C_drain_C_drain_IO_L1_out_6_7, i256 %fifo_C_drain_C_drain_IO_L1_out_6_6, i16 %fifo_C_drain_PE_6_6

]]></Node>
<StgValue><ssdm name="call_ln9284"/></StgValue>
</operation>

<operation id="2159" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4888 %call_ln9433 = call void @C_drain_IO_L1_out_wrapper442, i256 %fifo_C_drain_C_drain_IO_L1_out_7_8, i256 %fifo_C_drain_C_drain_IO_L1_out_7_7, i16 %fifo_C_drain_PE_7_7

]]></Node>
<StgValue><ssdm name="call_ln9433"/></StgValue>
</operation>

<operation id="2160" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4903 %call_ln9582 = call void @C_drain_IO_L1_out_wrapper457, i256 %fifo_C_drain_C_drain_IO_L1_out_8_9, i256 %fifo_C_drain_C_drain_IO_L1_out_8_8, i16 %fifo_C_drain_PE_8_8

]]></Node>
<StgValue><ssdm name="call_ln9582"/></StgValue>
</operation>

<operation id="2161" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4918 %call_ln9731 = call void @C_drain_IO_L1_out_wrapper472, i256 %fifo_C_drain_C_drain_IO_L1_out_9_10, i256 %fifo_C_drain_C_drain_IO_L1_out_9_9, i16 %fifo_C_drain_PE_9_9

]]></Node>
<StgValue><ssdm name="call_ln9731"/></StgValue>
</operation>

<operation id="2162" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4933 %call_ln9880 = call void @C_drain_IO_L1_out_wrapper487, i256 %fifo_C_drain_C_drain_IO_L1_out_10_11, i256 %fifo_C_drain_C_drain_IO_L1_out_10_10, i16 %fifo_C_drain_PE_10_10

]]></Node>
<StgValue><ssdm name="call_ln9880"/></StgValue>
</operation>

<operation id="2163" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4948 %call_ln10029 = call void @C_drain_IO_L1_out_wrapper502, i256 %fifo_C_drain_C_drain_IO_L1_out_11_12, i256 %fifo_C_drain_C_drain_IO_L1_out_11_11, i16 %fifo_C_drain_PE_11_11

]]></Node>
<StgValue><ssdm name="call_ln10029"/></StgValue>
</operation>

<operation id="2164" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4963 %call_ln10178 = call void @C_drain_IO_L1_out_wrapper517, i256 %fifo_C_drain_C_drain_IO_L1_out_12_13, i256 %fifo_C_drain_C_drain_IO_L1_out_12_12, i16 %fifo_C_drain_PE_12_12

]]></Node>
<StgValue><ssdm name="call_ln10178"/></StgValue>
</operation>

<operation id="2165" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4978 %call_ln10327 = call void @C_drain_IO_L1_out_wrapper532, i256 %fifo_C_drain_C_drain_IO_L1_out_13_14, i256 %fifo_C_drain_C_drain_IO_L1_out_13_13, i16 %fifo_C_drain_PE_13_13

]]></Node>
<StgValue><ssdm name="call_ln10327"/></StgValue>
</operation>

<operation id="2166" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4993 %call_ln10476 = call void @C_drain_IO_L1_out_wrapper547, i256 %fifo_C_drain_C_drain_IO_L1_out_14_15, i256 %fifo_C_drain_C_drain_IO_L1_out_14_14, i16 %fifo_C_drain_PE_14_14

]]></Node>
<StgValue><ssdm name="call_ln10476"/></StgValue>
</operation>

<operation id="2167" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:5008 %call_ln10626 = call void @C_drain_IO_L1_out_boundary_wrapper, i256 %fifo_C_drain_C_drain_IO_L1_out_15_15, i16 %fifo_C_drain_PE_15_15

]]></Node>
<StgValue><ssdm name="call_ln10626"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2168" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4799 %call_ln8549 = call void @C_drain_IO_L1_out_wrapper353, i256 %fifo_C_drain_C_drain_IO_L1_out_1_1, i256 %fifo_C_drain_C_drain_IO_L1_out_1_0, i16 %fifo_C_drain_PE_0_1

]]></Node>
<StgValue><ssdm name="call_ln8549"/></StgValue>
</operation>

<operation id="2169" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4814 %call_ln8698 = call void @C_drain_IO_L1_out_wrapper368, i256 %fifo_C_drain_C_drain_IO_L1_out_2_2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_1, i16 %fifo_C_drain_PE_1_2

]]></Node>
<StgValue><ssdm name="call_ln8698"/></StgValue>
</operation>

<operation id="2170" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4829 %call_ln8847 = call void @C_drain_IO_L1_out_wrapper383, i256 %fifo_C_drain_C_drain_IO_L1_out_3_3, i256 %fifo_C_drain_C_drain_IO_L1_out_3_2, i16 %fifo_C_drain_PE_2_3

]]></Node>
<StgValue><ssdm name="call_ln8847"/></StgValue>
</operation>

<operation id="2171" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4844 %call_ln8996 = call void @C_drain_IO_L1_out_wrapper398, i256 %fifo_C_drain_C_drain_IO_L1_out_4_4, i256 %fifo_C_drain_C_drain_IO_L1_out_4_3, i16 %fifo_C_drain_PE_3_4

]]></Node>
<StgValue><ssdm name="call_ln8996"/></StgValue>
</operation>

<operation id="2172" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4859 %call_ln9145 = call void @C_drain_IO_L1_out_wrapper413, i256 %fifo_C_drain_C_drain_IO_L1_out_5_5, i256 %fifo_C_drain_C_drain_IO_L1_out_5_4, i16 %fifo_C_drain_PE_4_5

]]></Node>
<StgValue><ssdm name="call_ln9145"/></StgValue>
</operation>

<operation id="2173" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4874 %call_ln9294 = call void @C_drain_IO_L1_out_wrapper428, i256 %fifo_C_drain_C_drain_IO_L1_out_6_6, i256 %fifo_C_drain_C_drain_IO_L1_out_6_5, i16 %fifo_C_drain_PE_5_6

]]></Node>
<StgValue><ssdm name="call_ln9294"/></StgValue>
</operation>

<operation id="2174" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4889 %call_ln9443 = call void @C_drain_IO_L1_out_wrapper443, i256 %fifo_C_drain_C_drain_IO_L1_out_7_7, i256 %fifo_C_drain_C_drain_IO_L1_out_7_6, i16 %fifo_C_drain_PE_6_7

]]></Node>
<StgValue><ssdm name="call_ln9443"/></StgValue>
</operation>

<operation id="2175" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4904 %call_ln9592 = call void @C_drain_IO_L1_out_wrapper458, i256 %fifo_C_drain_C_drain_IO_L1_out_8_8, i256 %fifo_C_drain_C_drain_IO_L1_out_8_7, i16 %fifo_C_drain_PE_7_8

]]></Node>
<StgValue><ssdm name="call_ln9592"/></StgValue>
</operation>

<operation id="2176" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4919 %call_ln9741 = call void @C_drain_IO_L1_out_wrapper473, i256 %fifo_C_drain_C_drain_IO_L1_out_9_9, i256 %fifo_C_drain_C_drain_IO_L1_out_9_8, i16 %fifo_C_drain_PE_8_9

]]></Node>
<StgValue><ssdm name="call_ln9741"/></StgValue>
</operation>

<operation id="2177" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4934 %call_ln9890 = call void @C_drain_IO_L1_out_wrapper488, i256 %fifo_C_drain_C_drain_IO_L1_out_10_10, i256 %fifo_C_drain_C_drain_IO_L1_out_10_9, i16 %fifo_C_drain_PE_9_10

]]></Node>
<StgValue><ssdm name="call_ln9890"/></StgValue>
</operation>

<operation id="2178" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4949 %call_ln10039 = call void @C_drain_IO_L1_out_wrapper503, i256 %fifo_C_drain_C_drain_IO_L1_out_11_11, i256 %fifo_C_drain_C_drain_IO_L1_out_11_10, i16 %fifo_C_drain_PE_10_11

]]></Node>
<StgValue><ssdm name="call_ln10039"/></StgValue>
</operation>

<operation id="2179" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4964 %call_ln10188 = call void @C_drain_IO_L1_out_wrapper518, i256 %fifo_C_drain_C_drain_IO_L1_out_12_12, i256 %fifo_C_drain_C_drain_IO_L1_out_12_11, i16 %fifo_C_drain_PE_11_12

]]></Node>
<StgValue><ssdm name="call_ln10188"/></StgValue>
</operation>

<operation id="2180" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4979 %call_ln10337 = call void @C_drain_IO_L1_out_wrapper533, i256 %fifo_C_drain_C_drain_IO_L1_out_13_13, i256 %fifo_C_drain_C_drain_IO_L1_out_13_12, i16 %fifo_C_drain_PE_12_13

]]></Node>
<StgValue><ssdm name="call_ln10337"/></StgValue>
</operation>

<operation id="2181" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4994 %call_ln10486 = call void @C_drain_IO_L1_out_wrapper548, i256 %fifo_C_drain_C_drain_IO_L1_out_14_14, i256 %fifo_C_drain_C_drain_IO_L1_out_14_13, i16 %fifo_C_drain_PE_13_14

]]></Node>
<StgValue><ssdm name="call_ln10486"/></StgValue>
</operation>

<operation id="2182" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5009 %call_ln10635 = call void @C_drain_IO_L1_out_wrapper562, i256 %fifo_C_drain_C_drain_IO_L1_out_15_15, i256 %fifo_C_drain_C_drain_IO_L1_out_15_14, i16 %fifo_C_drain_PE_14_15

]]></Node>
<StgValue><ssdm name="call_ln10635"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2183" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4799 %call_ln8549 = call void @C_drain_IO_L1_out_wrapper353, i256 %fifo_C_drain_C_drain_IO_L1_out_1_1, i256 %fifo_C_drain_C_drain_IO_L1_out_1_0, i16 %fifo_C_drain_PE_0_1

]]></Node>
<StgValue><ssdm name="call_ln8549"/></StgValue>
</operation>

<operation id="2184" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4814 %call_ln8698 = call void @C_drain_IO_L1_out_wrapper368, i256 %fifo_C_drain_C_drain_IO_L1_out_2_2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_1, i16 %fifo_C_drain_PE_1_2

]]></Node>
<StgValue><ssdm name="call_ln8698"/></StgValue>
</operation>

<operation id="2185" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4829 %call_ln8847 = call void @C_drain_IO_L1_out_wrapper383, i256 %fifo_C_drain_C_drain_IO_L1_out_3_3, i256 %fifo_C_drain_C_drain_IO_L1_out_3_2, i16 %fifo_C_drain_PE_2_3

]]></Node>
<StgValue><ssdm name="call_ln8847"/></StgValue>
</operation>

<operation id="2186" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4844 %call_ln8996 = call void @C_drain_IO_L1_out_wrapper398, i256 %fifo_C_drain_C_drain_IO_L1_out_4_4, i256 %fifo_C_drain_C_drain_IO_L1_out_4_3, i16 %fifo_C_drain_PE_3_4

]]></Node>
<StgValue><ssdm name="call_ln8996"/></StgValue>
</operation>

<operation id="2187" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4859 %call_ln9145 = call void @C_drain_IO_L1_out_wrapper413, i256 %fifo_C_drain_C_drain_IO_L1_out_5_5, i256 %fifo_C_drain_C_drain_IO_L1_out_5_4, i16 %fifo_C_drain_PE_4_5

]]></Node>
<StgValue><ssdm name="call_ln9145"/></StgValue>
</operation>

<operation id="2188" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4874 %call_ln9294 = call void @C_drain_IO_L1_out_wrapper428, i256 %fifo_C_drain_C_drain_IO_L1_out_6_6, i256 %fifo_C_drain_C_drain_IO_L1_out_6_5, i16 %fifo_C_drain_PE_5_6

]]></Node>
<StgValue><ssdm name="call_ln9294"/></StgValue>
</operation>

<operation id="2189" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4889 %call_ln9443 = call void @C_drain_IO_L1_out_wrapper443, i256 %fifo_C_drain_C_drain_IO_L1_out_7_7, i256 %fifo_C_drain_C_drain_IO_L1_out_7_6, i16 %fifo_C_drain_PE_6_7

]]></Node>
<StgValue><ssdm name="call_ln9443"/></StgValue>
</operation>

<operation id="2190" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4904 %call_ln9592 = call void @C_drain_IO_L1_out_wrapper458, i256 %fifo_C_drain_C_drain_IO_L1_out_8_8, i256 %fifo_C_drain_C_drain_IO_L1_out_8_7, i16 %fifo_C_drain_PE_7_8

]]></Node>
<StgValue><ssdm name="call_ln9592"/></StgValue>
</operation>

<operation id="2191" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4919 %call_ln9741 = call void @C_drain_IO_L1_out_wrapper473, i256 %fifo_C_drain_C_drain_IO_L1_out_9_9, i256 %fifo_C_drain_C_drain_IO_L1_out_9_8, i16 %fifo_C_drain_PE_8_9

]]></Node>
<StgValue><ssdm name="call_ln9741"/></StgValue>
</operation>

<operation id="2192" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4934 %call_ln9890 = call void @C_drain_IO_L1_out_wrapper488, i256 %fifo_C_drain_C_drain_IO_L1_out_10_10, i256 %fifo_C_drain_C_drain_IO_L1_out_10_9, i16 %fifo_C_drain_PE_9_10

]]></Node>
<StgValue><ssdm name="call_ln9890"/></StgValue>
</operation>

<operation id="2193" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4949 %call_ln10039 = call void @C_drain_IO_L1_out_wrapper503, i256 %fifo_C_drain_C_drain_IO_L1_out_11_11, i256 %fifo_C_drain_C_drain_IO_L1_out_11_10, i16 %fifo_C_drain_PE_10_11

]]></Node>
<StgValue><ssdm name="call_ln10039"/></StgValue>
</operation>

<operation id="2194" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4964 %call_ln10188 = call void @C_drain_IO_L1_out_wrapper518, i256 %fifo_C_drain_C_drain_IO_L1_out_12_12, i256 %fifo_C_drain_C_drain_IO_L1_out_12_11, i16 %fifo_C_drain_PE_11_12

]]></Node>
<StgValue><ssdm name="call_ln10188"/></StgValue>
</operation>

<operation id="2195" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4979 %call_ln10337 = call void @C_drain_IO_L1_out_wrapper533, i256 %fifo_C_drain_C_drain_IO_L1_out_13_13, i256 %fifo_C_drain_C_drain_IO_L1_out_13_12, i16 %fifo_C_drain_PE_12_13

]]></Node>
<StgValue><ssdm name="call_ln10337"/></StgValue>
</operation>

<operation id="2196" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4994 %call_ln10486 = call void @C_drain_IO_L1_out_wrapper548, i256 %fifo_C_drain_C_drain_IO_L1_out_14_14, i256 %fifo_C_drain_C_drain_IO_L1_out_14_13, i16 %fifo_C_drain_PE_13_14

]]></Node>
<StgValue><ssdm name="call_ln10486"/></StgValue>
</operation>

<operation id="2197" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5009 %call_ln10635 = call void @C_drain_IO_L1_out_wrapper562, i256 %fifo_C_drain_C_drain_IO_L1_out_15_15, i256 %fifo_C_drain_C_drain_IO_L1_out_15_14, i16 %fifo_C_drain_PE_14_15

]]></Node>
<StgValue><ssdm name="call_ln10635"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2198" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4815 %call_ln8708 = call void @C_drain_IO_L1_out_wrapper369, i256 %fifo_C_drain_C_drain_IO_L1_out_2_1, i256 %fifo_C_drain_C_drain_IO_L1_out_2_0, i16 %fifo_C_drain_PE_0_2

]]></Node>
<StgValue><ssdm name="call_ln8708"/></StgValue>
</operation>

<operation id="2199" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4830 %call_ln8857 = call void @C_drain_IO_L1_out_wrapper384, i256 %fifo_C_drain_C_drain_IO_L1_out_3_2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_1, i16 %fifo_C_drain_PE_1_3

]]></Node>
<StgValue><ssdm name="call_ln8857"/></StgValue>
</operation>

<operation id="2200" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4845 %call_ln9006 = call void @C_drain_IO_L1_out_wrapper399, i256 %fifo_C_drain_C_drain_IO_L1_out_4_3, i256 %fifo_C_drain_C_drain_IO_L1_out_4_2, i16 %fifo_C_drain_PE_2_4

]]></Node>
<StgValue><ssdm name="call_ln9006"/></StgValue>
</operation>

<operation id="2201" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4860 %call_ln9155 = call void @C_drain_IO_L1_out_wrapper414, i256 %fifo_C_drain_C_drain_IO_L1_out_5_4, i256 %fifo_C_drain_C_drain_IO_L1_out_5_3, i16 %fifo_C_drain_PE_3_5

]]></Node>
<StgValue><ssdm name="call_ln9155"/></StgValue>
</operation>

<operation id="2202" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4875 %call_ln9304 = call void @C_drain_IO_L1_out_wrapper429, i256 %fifo_C_drain_C_drain_IO_L1_out_6_5, i256 %fifo_C_drain_C_drain_IO_L1_out_6_4, i16 %fifo_C_drain_PE_4_6

]]></Node>
<StgValue><ssdm name="call_ln9304"/></StgValue>
</operation>

<operation id="2203" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4890 %call_ln9453 = call void @C_drain_IO_L1_out_wrapper444, i256 %fifo_C_drain_C_drain_IO_L1_out_7_6, i256 %fifo_C_drain_C_drain_IO_L1_out_7_5, i16 %fifo_C_drain_PE_5_7

]]></Node>
<StgValue><ssdm name="call_ln9453"/></StgValue>
</operation>

<operation id="2204" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4905 %call_ln9602 = call void @C_drain_IO_L1_out_wrapper459, i256 %fifo_C_drain_C_drain_IO_L1_out_8_7, i256 %fifo_C_drain_C_drain_IO_L1_out_8_6, i16 %fifo_C_drain_PE_6_8

]]></Node>
<StgValue><ssdm name="call_ln9602"/></StgValue>
</operation>

<operation id="2205" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4920 %call_ln9751 = call void @C_drain_IO_L1_out_wrapper474, i256 %fifo_C_drain_C_drain_IO_L1_out_9_8, i256 %fifo_C_drain_C_drain_IO_L1_out_9_7, i16 %fifo_C_drain_PE_7_9

]]></Node>
<StgValue><ssdm name="call_ln9751"/></StgValue>
</operation>

<operation id="2206" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4935 %call_ln9900 = call void @C_drain_IO_L1_out_wrapper489, i256 %fifo_C_drain_C_drain_IO_L1_out_10_9, i256 %fifo_C_drain_C_drain_IO_L1_out_10_8, i16 %fifo_C_drain_PE_8_10

]]></Node>
<StgValue><ssdm name="call_ln9900"/></StgValue>
</operation>

<operation id="2207" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4950 %call_ln10049 = call void @C_drain_IO_L1_out_wrapper504, i256 %fifo_C_drain_C_drain_IO_L1_out_11_10, i256 %fifo_C_drain_C_drain_IO_L1_out_11_9, i16 %fifo_C_drain_PE_9_11

]]></Node>
<StgValue><ssdm name="call_ln10049"/></StgValue>
</operation>

<operation id="2208" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4965 %call_ln10198 = call void @C_drain_IO_L1_out_wrapper519, i256 %fifo_C_drain_C_drain_IO_L1_out_12_11, i256 %fifo_C_drain_C_drain_IO_L1_out_12_10, i16 %fifo_C_drain_PE_10_12

]]></Node>
<StgValue><ssdm name="call_ln10198"/></StgValue>
</operation>

<operation id="2209" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4980 %call_ln10347 = call void @C_drain_IO_L1_out_wrapper534, i256 %fifo_C_drain_C_drain_IO_L1_out_13_12, i256 %fifo_C_drain_C_drain_IO_L1_out_13_11, i16 %fifo_C_drain_PE_11_13

]]></Node>
<StgValue><ssdm name="call_ln10347"/></StgValue>
</operation>

<operation id="2210" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4995 %call_ln10496 = call void @C_drain_IO_L1_out_wrapper549, i256 %fifo_C_drain_C_drain_IO_L1_out_14_13, i256 %fifo_C_drain_C_drain_IO_L1_out_14_12, i16 %fifo_C_drain_PE_12_14

]]></Node>
<StgValue><ssdm name="call_ln10496"/></StgValue>
</operation>

<operation id="2211" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5010 %call_ln10645 = call void @C_drain_IO_L1_out_wrapper563, i256 %fifo_C_drain_C_drain_IO_L1_out_15_14, i256 %fifo_C_drain_C_drain_IO_L1_out_15_13, i16 %fifo_C_drain_PE_13_15

]]></Node>
<StgValue><ssdm name="call_ln10645"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2212" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4815 %call_ln8708 = call void @C_drain_IO_L1_out_wrapper369, i256 %fifo_C_drain_C_drain_IO_L1_out_2_1, i256 %fifo_C_drain_C_drain_IO_L1_out_2_0, i16 %fifo_C_drain_PE_0_2

]]></Node>
<StgValue><ssdm name="call_ln8708"/></StgValue>
</operation>

<operation id="2213" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4830 %call_ln8857 = call void @C_drain_IO_L1_out_wrapper384, i256 %fifo_C_drain_C_drain_IO_L1_out_3_2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_1, i16 %fifo_C_drain_PE_1_3

]]></Node>
<StgValue><ssdm name="call_ln8857"/></StgValue>
</operation>

<operation id="2214" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4845 %call_ln9006 = call void @C_drain_IO_L1_out_wrapper399, i256 %fifo_C_drain_C_drain_IO_L1_out_4_3, i256 %fifo_C_drain_C_drain_IO_L1_out_4_2, i16 %fifo_C_drain_PE_2_4

]]></Node>
<StgValue><ssdm name="call_ln9006"/></StgValue>
</operation>

<operation id="2215" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4860 %call_ln9155 = call void @C_drain_IO_L1_out_wrapper414, i256 %fifo_C_drain_C_drain_IO_L1_out_5_4, i256 %fifo_C_drain_C_drain_IO_L1_out_5_3, i16 %fifo_C_drain_PE_3_5

]]></Node>
<StgValue><ssdm name="call_ln9155"/></StgValue>
</operation>

<operation id="2216" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4875 %call_ln9304 = call void @C_drain_IO_L1_out_wrapper429, i256 %fifo_C_drain_C_drain_IO_L1_out_6_5, i256 %fifo_C_drain_C_drain_IO_L1_out_6_4, i16 %fifo_C_drain_PE_4_6

]]></Node>
<StgValue><ssdm name="call_ln9304"/></StgValue>
</operation>

<operation id="2217" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4890 %call_ln9453 = call void @C_drain_IO_L1_out_wrapper444, i256 %fifo_C_drain_C_drain_IO_L1_out_7_6, i256 %fifo_C_drain_C_drain_IO_L1_out_7_5, i16 %fifo_C_drain_PE_5_7

]]></Node>
<StgValue><ssdm name="call_ln9453"/></StgValue>
</operation>

<operation id="2218" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4905 %call_ln9602 = call void @C_drain_IO_L1_out_wrapper459, i256 %fifo_C_drain_C_drain_IO_L1_out_8_7, i256 %fifo_C_drain_C_drain_IO_L1_out_8_6, i16 %fifo_C_drain_PE_6_8

]]></Node>
<StgValue><ssdm name="call_ln9602"/></StgValue>
</operation>

<operation id="2219" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4920 %call_ln9751 = call void @C_drain_IO_L1_out_wrapper474, i256 %fifo_C_drain_C_drain_IO_L1_out_9_8, i256 %fifo_C_drain_C_drain_IO_L1_out_9_7, i16 %fifo_C_drain_PE_7_9

]]></Node>
<StgValue><ssdm name="call_ln9751"/></StgValue>
</operation>

<operation id="2220" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4935 %call_ln9900 = call void @C_drain_IO_L1_out_wrapper489, i256 %fifo_C_drain_C_drain_IO_L1_out_10_9, i256 %fifo_C_drain_C_drain_IO_L1_out_10_8, i16 %fifo_C_drain_PE_8_10

]]></Node>
<StgValue><ssdm name="call_ln9900"/></StgValue>
</operation>

<operation id="2221" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4950 %call_ln10049 = call void @C_drain_IO_L1_out_wrapper504, i256 %fifo_C_drain_C_drain_IO_L1_out_11_10, i256 %fifo_C_drain_C_drain_IO_L1_out_11_9, i16 %fifo_C_drain_PE_9_11

]]></Node>
<StgValue><ssdm name="call_ln10049"/></StgValue>
</operation>

<operation id="2222" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4965 %call_ln10198 = call void @C_drain_IO_L1_out_wrapper519, i256 %fifo_C_drain_C_drain_IO_L1_out_12_11, i256 %fifo_C_drain_C_drain_IO_L1_out_12_10, i16 %fifo_C_drain_PE_10_12

]]></Node>
<StgValue><ssdm name="call_ln10198"/></StgValue>
</operation>

<operation id="2223" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4980 %call_ln10347 = call void @C_drain_IO_L1_out_wrapper534, i256 %fifo_C_drain_C_drain_IO_L1_out_13_12, i256 %fifo_C_drain_C_drain_IO_L1_out_13_11, i16 %fifo_C_drain_PE_11_13

]]></Node>
<StgValue><ssdm name="call_ln10347"/></StgValue>
</operation>

<operation id="2224" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4995 %call_ln10496 = call void @C_drain_IO_L1_out_wrapper549, i256 %fifo_C_drain_C_drain_IO_L1_out_14_13, i256 %fifo_C_drain_C_drain_IO_L1_out_14_12, i16 %fifo_C_drain_PE_12_14

]]></Node>
<StgValue><ssdm name="call_ln10496"/></StgValue>
</operation>

<operation id="2225" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5010 %call_ln10645 = call void @C_drain_IO_L1_out_wrapper563, i256 %fifo_C_drain_C_drain_IO_L1_out_15_14, i256 %fifo_C_drain_C_drain_IO_L1_out_15_13, i16 %fifo_C_drain_PE_13_15

]]></Node>
<StgValue><ssdm name="call_ln10645"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2226" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4831 %call_ln8867 = call void @C_drain_IO_L1_out_wrapper385, i256 %fifo_C_drain_C_drain_IO_L1_out_3_1, i256 %fifo_C_drain_C_drain_IO_L1_out_3_0, i16 %fifo_C_drain_PE_0_3

]]></Node>
<StgValue><ssdm name="call_ln8867"/></StgValue>
</operation>

<operation id="2227" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4846 %call_ln9016 = call void @C_drain_IO_L1_out_wrapper400, i256 %fifo_C_drain_C_drain_IO_L1_out_4_2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_1, i16 %fifo_C_drain_PE_1_4

]]></Node>
<StgValue><ssdm name="call_ln9016"/></StgValue>
</operation>

<operation id="2228" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4861 %call_ln9165 = call void @C_drain_IO_L1_out_wrapper415, i256 %fifo_C_drain_C_drain_IO_L1_out_5_3, i256 %fifo_C_drain_C_drain_IO_L1_out_5_2, i16 %fifo_C_drain_PE_2_5

]]></Node>
<StgValue><ssdm name="call_ln9165"/></StgValue>
</operation>

<operation id="2229" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4876 %call_ln9314 = call void @C_drain_IO_L1_out_wrapper430, i256 %fifo_C_drain_C_drain_IO_L1_out_6_4, i256 %fifo_C_drain_C_drain_IO_L1_out_6_3, i16 %fifo_C_drain_PE_3_6

]]></Node>
<StgValue><ssdm name="call_ln9314"/></StgValue>
</operation>

<operation id="2230" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4891 %call_ln9463 = call void @C_drain_IO_L1_out_wrapper445, i256 %fifo_C_drain_C_drain_IO_L1_out_7_5, i256 %fifo_C_drain_C_drain_IO_L1_out_7_4, i16 %fifo_C_drain_PE_4_7

]]></Node>
<StgValue><ssdm name="call_ln9463"/></StgValue>
</operation>

<operation id="2231" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4906 %call_ln9612 = call void @C_drain_IO_L1_out_wrapper460, i256 %fifo_C_drain_C_drain_IO_L1_out_8_6, i256 %fifo_C_drain_C_drain_IO_L1_out_8_5, i16 %fifo_C_drain_PE_5_8

]]></Node>
<StgValue><ssdm name="call_ln9612"/></StgValue>
</operation>

<operation id="2232" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4921 %call_ln9761 = call void @C_drain_IO_L1_out_wrapper475, i256 %fifo_C_drain_C_drain_IO_L1_out_9_7, i256 %fifo_C_drain_C_drain_IO_L1_out_9_6, i16 %fifo_C_drain_PE_6_9

]]></Node>
<StgValue><ssdm name="call_ln9761"/></StgValue>
</operation>

<operation id="2233" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4936 %call_ln9910 = call void @C_drain_IO_L1_out_wrapper490, i256 %fifo_C_drain_C_drain_IO_L1_out_10_8, i256 %fifo_C_drain_C_drain_IO_L1_out_10_7, i16 %fifo_C_drain_PE_7_10

]]></Node>
<StgValue><ssdm name="call_ln9910"/></StgValue>
</operation>

<operation id="2234" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4951 %call_ln10059 = call void @C_drain_IO_L1_out_wrapper505, i256 %fifo_C_drain_C_drain_IO_L1_out_11_9, i256 %fifo_C_drain_C_drain_IO_L1_out_11_8, i16 %fifo_C_drain_PE_8_11

]]></Node>
<StgValue><ssdm name="call_ln10059"/></StgValue>
</operation>

<operation id="2235" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4966 %call_ln10208 = call void @C_drain_IO_L1_out_wrapper520, i256 %fifo_C_drain_C_drain_IO_L1_out_12_10, i256 %fifo_C_drain_C_drain_IO_L1_out_12_9, i16 %fifo_C_drain_PE_9_12

]]></Node>
<StgValue><ssdm name="call_ln10208"/></StgValue>
</operation>

<operation id="2236" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4981 %call_ln10357 = call void @C_drain_IO_L1_out_wrapper535, i256 %fifo_C_drain_C_drain_IO_L1_out_13_11, i256 %fifo_C_drain_C_drain_IO_L1_out_13_10, i16 %fifo_C_drain_PE_10_13

]]></Node>
<StgValue><ssdm name="call_ln10357"/></StgValue>
</operation>

<operation id="2237" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4996 %call_ln10506 = call void @C_drain_IO_L1_out_wrapper550, i256 %fifo_C_drain_C_drain_IO_L1_out_14_12, i256 %fifo_C_drain_C_drain_IO_L1_out_14_11, i16 %fifo_C_drain_PE_11_14

]]></Node>
<StgValue><ssdm name="call_ln10506"/></StgValue>
</operation>

<operation id="2238" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5011 %call_ln10655 = call void @C_drain_IO_L1_out_wrapper564, i256 %fifo_C_drain_C_drain_IO_L1_out_15_13, i256 %fifo_C_drain_C_drain_IO_L1_out_15_12, i16 %fifo_C_drain_PE_12_15

]]></Node>
<StgValue><ssdm name="call_ln10655"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2239" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4831 %call_ln8867 = call void @C_drain_IO_L1_out_wrapper385, i256 %fifo_C_drain_C_drain_IO_L1_out_3_1, i256 %fifo_C_drain_C_drain_IO_L1_out_3_0, i16 %fifo_C_drain_PE_0_3

]]></Node>
<StgValue><ssdm name="call_ln8867"/></StgValue>
</operation>

<operation id="2240" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4846 %call_ln9016 = call void @C_drain_IO_L1_out_wrapper400, i256 %fifo_C_drain_C_drain_IO_L1_out_4_2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_1, i16 %fifo_C_drain_PE_1_4

]]></Node>
<StgValue><ssdm name="call_ln9016"/></StgValue>
</operation>

<operation id="2241" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4861 %call_ln9165 = call void @C_drain_IO_L1_out_wrapper415, i256 %fifo_C_drain_C_drain_IO_L1_out_5_3, i256 %fifo_C_drain_C_drain_IO_L1_out_5_2, i16 %fifo_C_drain_PE_2_5

]]></Node>
<StgValue><ssdm name="call_ln9165"/></StgValue>
</operation>

<operation id="2242" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4876 %call_ln9314 = call void @C_drain_IO_L1_out_wrapper430, i256 %fifo_C_drain_C_drain_IO_L1_out_6_4, i256 %fifo_C_drain_C_drain_IO_L1_out_6_3, i16 %fifo_C_drain_PE_3_6

]]></Node>
<StgValue><ssdm name="call_ln9314"/></StgValue>
</operation>

<operation id="2243" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4891 %call_ln9463 = call void @C_drain_IO_L1_out_wrapper445, i256 %fifo_C_drain_C_drain_IO_L1_out_7_5, i256 %fifo_C_drain_C_drain_IO_L1_out_7_4, i16 %fifo_C_drain_PE_4_7

]]></Node>
<StgValue><ssdm name="call_ln9463"/></StgValue>
</operation>

<operation id="2244" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4906 %call_ln9612 = call void @C_drain_IO_L1_out_wrapper460, i256 %fifo_C_drain_C_drain_IO_L1_out_8_6, i256 %fifo_C_drain_C_drain_IO_L1_out_8_5, i16 %fifo_C_drain_PE_5_8

]]></Node>
<StgValue><ssdm name="call_ln9612"/></StgValue>
</operation>

<operation id="2245" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4921 %call_ln9761 = call void @C_drain_IO_L1_out_wrapper475, i256 %fifo_C_drain_C_drain_IO_L1_out_9_7, i256 %fifo_C_drain_C_drain_IO_L1_out_9_6, i16 %fifo_C_drain_PE_6_9

]]></Node>
<StgValue><ssdm name="call_ln9761"/></StgValue>
</operation>

<operation id="2246" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4936 %call_ln9910 = call void @C_drain_IO_L1_out_wrapper490, i256 %fifo_C_drain_C_drain_IO_L1_out_10_8, i256 %fifo_C_drain_C_drain_IO_L1_out_10_7, i16 %fifo_C_drain_PE_7_10

]]></Node>
<StgValue><ssdm name="call_ln9910"/></StgValue>
</operation>

<operation id="2247" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4951 %call_ln10059 = call void @C_drain_IO_L1_out_wrapper505, i256 %fifo_C_drain_C_drain_IO_L1_out_11_9, i256 %fifo_C_drain_C_drain_IO_L1_out_11_8, i16 %fifo_C_drain_PE_8_11

]]></Node>
<StgValue><ssdm name="call_ln10059"/></StgValue>
</operation>

<operation id="2248" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4966 %call_ln10208 = call void @C_drain_IO_L1_out_wrapper520, i256 %fifo_C_drain_C_drain_IO_L1_out_12_10, i256 %fifo_C_drain_C_drain_IO_L1_out_12_9, i16 %fifo_C_drain_PE_9_12

]]></Node>
<StgValue><ssdm name="call_ln10208"/></StgValue>
</operation>

<operation id="2249" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4981 %call_ln10357 = call void @C_drain_IO_L1_out_wrapper535, i256 %fifo_C_drain_C_drain_IO_L1_out_13_11, i256 %fifo_C_drain_C_drain_IO_L1_out_13_10, i16 %fifo_C_drain_PE_10_13

]]></Node>
<StgValue><ssdm name="call_ln10357"/></StgValue>
</operation>

<operation id="2250" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4996 %call_ln10506 = call void @C_drain_IO_L1_out_wrapper550, i256 %fifo_C_drain_C_drain_IO_L1_out_14_12, i256 %fifo_C_drain_C_drain_IO_L1_out_14_11, i16 %fifo_C_drain_PE_11_14

]]></Node>
<StgValue><ssdm name="call_ln10506"/></StgValue>
</operation>

<operation id="2251" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5011 %call_ln10655 = call void @C_drain_IO_L1_out_wrapper564, i256 %fifo_C_drain_C_drain_IO_L1_out_15_13, i256 %fifo_C_drain_C_drain_IO_L1_out_15_12, i16 %fifo_C_drain_PE_12_15

]]></Node>
<StgValue><ssdm name="call_ln10655"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2252" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4847 %call_ln9026 = call void @C_drain_IO_L1_out_wrapper401, i256 %fifo_C_drain_C_drain_IO_L1_out_4_1, i256 %fifo_C_drain_C_drain_IO_L1_out_4_0, i16 %fifo_C_drain_PE_0_4

]]></Node>
<StgValue><ssdm name="call_ln9026"/></StgValue>
</operation>

<operation id="2253" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4862 %call_ln9175 = call void @C_drain_IO_L1_out_wrapper416, i256 %fifo_C_drain_C_drain_IO_L1_out_5_2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_1, i16 %fifo_C_drain_PE_1_5

]]></Node>
<StgValue><ssdm name="call_ln9175"/></StgValue>
</operation>

<operation id="2254" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4877 %call_ln9324 = call void @C_drain_IO_L1_out_wrapper431, i256 %fifo_C_drain_C_drain_IO_L1_out_6_3, i256 %fifo_C_drain_C_drain_IO_L1_out_6_2, i16 %fifo_C_drain_PE_2_6

]]></Node>
<StgValue><ssdm name="call_ln9324"/></StgValue>
</operation>

<operation id="2255" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4892 %call_ln9473 = call void @C_drain_IO_L1_out_wrapper446, i256 %fifo_C_drain_C_drain_IO_L1_out_7_4, i256 %fifo_C_drain_C_drain_IO_L1_out_7_3, i16 %fifo_C_drain_PE_3_7

]]></Node>
<StgValue><ssdm name="call_ln9473"/></StgValue>
</operation>

<operation id="2256" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4907 %call_ln9622 = call void @C_drain_IO_L1_out_wrapper461, i256 %fifo_C_drain_C_drain_IO_L1_out_8_5, i256 %fifo_C_drain_C_drain_IO_L1_out_8_4, i16 %fifo_C_drain_PE_4_8

]]></Node>
<StgValue><ssdm name="call_ln9622"/></StgValue>
</operation>

<operation id="2257" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4922 %call_ln9771 = call void @C_drain_IO_L1_out_wrapper476, i256 %fifo_C_drain_C_drain_IO_L1_out_9_6, i256 %fifo_C_drain_C_drain_IO_L1_out_9_5, i16 %fifo_C_drain_PE_5_9

]]></Node>
<StgValue><ssdm name="call_ln9771"/></StgValue>
</operation>

<operation id="2258" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4937 %call_ln9920 = call void @C_drain_IO_L1_out_wrapper491, i256 %fifo_C_drain_C_drain_IO_L1_out_10_7, i256 %fifo_C_drain_C_drain_IO_L1_out_10_6, i16 %fifo_C_drain_PE_6_10

]]></Node>
<StgValue><ssdm name="call_ln9920"/></StgValue>
</operation>

<operation id="2259" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4952 %call_ln10069 = call void @C_drain_IO_L1_out_wrapper506, i256 %fifo_C_drain_C_drain_IO_L1_out_11_8, i256 %fifo_C_drain_C_drain_IO_L1_out_11_7, i16 %fifo_C_drain_PE_7_11

]]></Node>
<StgValue><ssdm name="call_ln10069"/></StgValue>
</operation>

<operation id="2260" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4967 %call_ln10218 = call void @C_drain_IO_L1_out_wrapper521, i256 %fifo_C_drain_C_drain_IO_L1_out_12_9, i256 %fifo_C_drain_C_drain_IO_L1_out_12_8, i16 %fifo_C_drain_PE_8_12

]]></Node>
<StgValue><ssdm name="call_ln10218"/></StgValue>
</operation>

<operation id="2261" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4982 %call_ln10367 = call void @C_drain_IO_L1_out_wrapper536, i256 %fifo_C_drain_C_drain_IO_L1_out_13_10, i256 %fifo_C_drain_C_drain_IO_L1_out_13_9, i16 %fifo_C_drain_PE_9_13

]]></Node>
<StgValue><ssdm name="call_ln10367"/></StgValue>
</operation>

<operation id="2262" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4997 %call_ln10516 = call void @C_drain_IO_L1_out_wrapper551, i256 %fifo_C_drain_C_drain_IO_L1_out_14_11, i256 %fifo_C_drain_C_drain_IO_L1_out_14_10, i16 %fifo_C_drain_PE_10_14

]]></Node>
<StgValue><ssdm name="call_ln10516"/></StgValue>
</operation>

<operation id="2263" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5012 %call_ln10665 = call void @C_drain_IO_L1_out_wrapper565, i256 %fifo_C_drain_C_drain_IO_L1_out_15_12, i256 %fifo_C_drain_C_drain_IO_L1_out_15_11, i16 %fifo_C_drain_PE_11_15

]]></Node>
<StgValue><ssdm name="call_ln10665"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2264" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4847 %call_ln9026 = call void @C_drain_IO_L1_out_wrapper401, i256 %fifo_C_drain_C_drain_IO_L1_out_4_1, i256 %fifo_C_drain_C_drain_IO_L1_out_4_0, i16 %fifo_C_drain_PE_0_4

]]></Node>
<StgValue><ssdm name="call_ln9026"/></StgValue>
</operation>

<operation id="2265" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4862 %call_ln9175 = call void @C_drain_IO_L1_out_wrapper416, i256 %fifo_C_drain_C_drain_IO_L1_out_5_2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_1, i16 %fifo_C_drain_PE_1_5

]]></Node>
<StgValue><ssdm name="call_ln9175"/></StgValue>
</operation>

<operation id="2266" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4877 %call_ln9324 = call void @C_drain_IO_L1_out_wrapper431, i256 %fifo_C_drain_C_drain_IO_L1_out_6_3, i256 %fifo_C_drain_C_drain_IO_L1_out_6_2, i16 %fifo_C_drain_PE_2_6

]]></Node>
<StgValue><ssdm name="call_ln9324"/></StgValue>
</operation>

<operation id="2267" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4892 %call_ln9473 = call void @C_drain_IO_L1_out_wrapper446, i256 %fifo_C_drain_C_drain_IO_L1_out_7_4, i256 %fifo_C_drain_C_drain_IO_L1_out_7_3, i16 %fifo_C_drain_PE_3_7

]]></Node>
<StgValue><ssdm name="call_ln9473"/></StgValue>
</operation>

<operation id="2268" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4907 %call_ln9622 = call void @C_drain_IO_L1_out_wrapper461, i256 %fifo_C_drain_C_drain_IO_L1_out_8_5, i256 %fifo_C_drain_C_drain_IO_L1_out_8_4, i16 %fifo_C_drain_PE_4_8

]]></Node>
<StgValue><ssdm name="call_ln9622"/></StgValue>
</operation>

<operation id="2269" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4922 %call_ln9771 = call void @C_drain_IO_L1_out_wrapper476, i256 %fifo_C_drain_C_drain_IO_L1_out_9_6, i256 %fifo_C_drain_C_drain_IO_L1_out_9_5, i16 %fifo_C_drain_PE_5_9

]]></Node>
<StgValue><ssdm name="call_ln9771"/></StgValue>
</operation>

<operation id="2270" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4937 %call_ln9920 = call void @C_drain_IO_L1_out_wrapper491, i256 %fifo_C_drain_C_drain_IO_L1_out_10_7, i256 %fifo_C_drain_C_drain_IO_L1_out_10_6, i16 %fifo_C_drain_PE_6_10

]]></Node>
<StgValue><ssdm name="call_ln9920"/></StgValue>
</operation>

<operation id="2271" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4952 %call_ln10069 = call void @C_drain_IO_L1_out_wrapper506, i256 %fifo_C_drain_C_drain_IO_L1_out_11_8, i256 %fifo_C_drain_C_drain_IO_L1_out_11_7, i16 %fifo_C_drain_PE_7_11

]]></Node>
<StgValue><ssdm name="call_ln10069"/></StgValue>
</operation>

<operation id="2272" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4967 %call_ln10218 = call void @C_drain_IO_L1_out_wrapper521, i256 %fifo_C_drain_C_drain_IO_L1_out_12_9, i256 %fifo_C_drain_C_drain_IO_L1_out_12_8, i16 %fifo_C_drain_PE_8_12

]]></Node>
<StgValue><ssdm name="call_ln10218"/></StgValue>
</operation>

<operation id="2273" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4982 %call_ln10367 = call void @C_drain_IO_L1_out_wrapper536, i256 %fifo_C_drain_C_drain_IO_L1_out_13_10, i256 %fifo_C_drain_C_drain_IO_L1_out_13_9, i16 %fifo_C_drain_PE_9_13

]]></Node>
<StgValue><ssdm name="call_ln10367"/></StgValue>
</operation>

<operation id="2274" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4997 %call_ln10516 = call void @C_drain_IO_L1_out_wrapper551, i256 %fifo_C_drain_C_drain_IO_L1_out_14_11, i256 %fifo_C_drain_C_drain_IO_L1_out_14_10, i16 %fifo_C_drain_PE_10_14

]]></Node>
<StgValue><ssdm name="call_ln10516"/></StgValue>
</operation>

<operation id="2275" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5012 %call_ln10665 = call void @C_drain_IO_L1_out_wrapper565, i256 %fifo_C_drain_C_drain_IO_L1_out_15_12, i256 %fifo_C_drain_C_drain_IO_L1_out_15_11, i16 %fifo_C_drain_PE_11_15

]]></Node>
<StgValue><ssdm name="call_ln10665"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2276" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4863 %call_ln9185 = call void @C_drain_IO_L1_out_wrapper417, i256 %fifo_C_drain_C_drain_IO_L1_out_5_1, i256 %fifo_C_drain_C_drain_IO_L1_out_5_0, i16 %fifo_C_drain_PE_0_5

]]></Node>
<StgValue><ssdm name="call_ln9185"/></StgValue>
</operation>

<operation id="2277" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4878 %call_ln9334 = call void @C_drain_IO_L1_out_wrapper432, i256 %fifo_C_drain_C_drain_IO_L1_out_6_2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_1, i16 %fifo_C_drain_PE_1_6

]]></Node>
<StgValue><ssdm name="call_ln9334"/></StgValue>
</operation>

<operation id="2278" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4893 %call_ln9483 = call void @C_drain_IO_L1_out_wrapper447, i256 %fifo_C_drain_C_drain_IO_L1_out_7_3, i256 %fifo_C_drain_C_drain_IO_L1_out_7_2, i16 %fifo_C_drain_PE_2_7

]]></Node>
<StgValue><ssdm name="call_ln9483"/></StgValue>
</operation>

<operation id="2279" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4908 %call_ln9632 = call void @C_drain_IO_L1_out_wrapper462, i256 %fifo_C_drain_C_drain_IO_L1_out_8_4, i256 %fifo_C_drain_C_drain_IO_L1_out_8_3, i16 %fifo_C_drain_PE_3_8

]]></Node>
<StgValue><ssdm name="call_ln9632"/></StgValue>
</operation>

<operation id="2280" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4923 %call_ln9781 = call void @C_drain_IO_L1_out_wrapper477, i256 %fifo_C_drain_C_drain_IO_L1_out_9_5, i256 %fifo_C_drain_C_drain_IO_L1_out_9_4, i16 %fifo_C_drain_PE_4_9

]]></Node>
<StgValue><ssdm name="call_ln9781"/></StgValue>
</operation>

<operation id="2281" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4938 %call_ln9930 = call void @C_drain_IO_L1_out_wrapper492, i256 %fifo_C_drain_C_drain_IO_L1_out_10_6, i256 %fifo_C_drain_C_drain_IO_L1_out_10_5, i16 %fifo_C_drain_PE_5_10

]]></Node>
<StgValue><ssdm name="call_ln9930"/></StgValue>
</operation>

<operation id="2282" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4953 %call_ln10079 = call void @C_drain_IO_L1_out_wrapper507, i256 %fifo_C_drain_C_drain_IO_L1_out_11_7, i256 %fifo_C_drain_C_drain_IO_L1_out_11_6, i16 %fifo_C_drain_PE_6_11

]]></Node>
<StgValue><ssdm name="call_ln10079"/></StgValue>
</operation>

<operation id="2283" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4968 %call_ln10228 = call void @C_drain_IO_L1_out_wrapper522, i256 %fifo_C_drain_C_drain_IO_L1_out_12_8, i256 %fifo_C_drain_C_drain_IO_L1_out_12_7, i16 %fifo_C_drain_PE_7_12

]]></Node>
<StgValue><ssdm name="call_ln10228"/></StgValue>
</operation>

<operation id="2284" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4983 %call_ln10377 = call void @C_drain_IO_L1_out_wrapper537, i256 %fifo_C_drain_C_drain_IO_L1_out_13_9, i256 %fifo_C_drain_C_drain_IO_L1_out_13_8, i16 %fifo_C_drain_PE_8_13

]]></Node>
<StgValue><ssdm name="call_ln10377"/></StgValue>
</operation>

<operation id="2285" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4998 %call_ln10526 = call void @C_drain_IO_L1_out_wrapper552, i256 %fifo_C_drain_C_drain_IO_L1_out_14_10, i256 %fifo_C_drain_C_drain_IO_L1_out_14_9, i16 %fifo_C_drain_PE_9_14

]]></Node>
<StgValue><ssdm name="call_ln10526"/></StgValue>
</operation>

<operation id="2286" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5013 %call_ln10675 = call void @C_drain_IO_L1_out_wrapper566, i256 %fifo_C_drain_C_drain_IO_L1_out_15_11, i256 %fifo_C_drain_C_drain_IO_L1_out_15_10, i16 %fifo_C_drain_PE_10_15

]]></Node>
<StgValue><ssdm name="call_ln10675"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2287" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4863 %call_ln9185 = call void @C_drain_IO_L1_out_wrapper417, i256 %fifo_C_drain_C_drain_IO_L1_out_5_1, i256 %fifo_C_drain_C_drain_IO_L1_out_5_0, i16 %fifo_C_drain_PE_0_5

]]></Node>
<StgValue><ssdm name="call_ln9185"/></StgValue>
</operation>

<operation id="2288" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4878 %call_ln9334 = call void @C_drain_IO_L1_out_wrapper432, i256 %fifo_C_drain_C_drain_IO_L1_out_6_2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_1, i16 %fifo_C_drain_PE_1_6

]]></Node>
<StgValue><ssdm name="call_ln9334"/></StgValue>
</operation>

<operation id="2289" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4893 %call_ln9483 = call void @C_drain_IO_L1_out_wrapper447, i256 %fifo_C_drain_C_drain_IO_L1_out_7_3, i256 %fifo_C_drain_C_drain_IO_L1_out_7_2, i16 %fifo_C_drain_PE_2_7

]]></Node>
<StgValue><ssdm name="call_ln9483"/></StgValue>
</operation>

<operation id="2290" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4908 %call_ln9632 = call void @C_drain_IO_L1_out_wrapper462, i256 %fifo_C_drain_C_drain_IO_L1_out_8_4, i256 %fifo_C_drain_C_drain_IO_L1_out_8_3, i16 %fifo_C_drain_PE_3_8

]]></Node>
<StgValue><ssdm name="call_ln9632"/></StgValue>
</operation>

<operation id="2291" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4923 %call_ln9781 = call void @C_drain_IO_L1_out_wrapper477, i256 %fifo_C_drain_C_drain_IO_L1_out_9_5, i256 %fifo_C_drain_C_drain_IO_L1_out_9_4, i16 %fifo_C_drain_PE_4_9

]]></Node>
<StgValue><ssdm name="call_ln9781"/></StgValue>
</operation>

<operation id="2292" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4938 %call_ln9930 = call void @C_drain_IO_L1_out_wrapper492, i256 %fifo_C_drain_C_drain_IO_L1_out_10_6, i256 %fifo_C_drain_C_drain_IO_L1_out_10_5, i16 %fifo_C_drain_PE_5_10

]]></Node>
<StgValue><ssdm name="call_ln9930"/></StgValue>
</operation>

<operation id="2293" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4953 %call_ln10079 = call void @C_drain_IO_L1_out_wrapper507, i256 %fifo_C_drain_C_drain_IO_L1_out_11_7, i256 %fifo_C_drain_C_drain_IO_L1_out_11_6, i16 %fifo_C_drain_PE_6_11

]]></Node>
<StgValue><ssdm name="call_ln10079"/></StgValue>
</operation>

<operation id="2294" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4968 %call_ln10228 = call void @C_drain_IO_L1_out_wrapper522, i256 %fifo_C_drain_C_drain_IO_L1_out_12_8, i256 %fifo_C_drain_C_drain_IO_L1_out_12_7, i16 %fifo_C_drain_PE_7_12

]]></Node>
<StgValue><ssdm name="call_ln10228"/></StgValue>
</operation>

<operation id="2295" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4983 %call_ln10377 = call void @C_drain_IO_L1_out_wrapper537, i256 %fifo_C_drain_C_drain_IO_L1_out_13_9, i256 %fifo_C_drain_C_drain_IO_L1_out_13_8, i16 %fifo_C_drain_PE_8_13

]]></Node>
<StgValue><ssdm name="call_ln10377"/></StgValue>
</operation>

<operation id="2296" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4998 %call_ln10526 = call void @C_drain_IO_L1_out_wrapper552, i256 %fifo_C_drain_C_drain_IO_L1_out_14_10, i256 %fifo_C_drain_C_drain_IO_L1_out_14_9, i16 %fifo_C_drain_PE_9_14

]]></Node>
<StgValue><ssdm name="call_ln10526"/></StgValue>
</operation>

<operation id="2297" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5013 %call_ln10675 = call void @C_drain_IO_L1_out_wrapper566, i256 %fifo_C_drain_C_drain_IO_L1_out_15_11, i256 %fifo_C_drain_C_drain_IO_L1_out_15_10, i16 %fifo_C_drain_PE_10_15

]]></Node>
<StgValue><ssdm name="call_ln10675"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2298" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4879 %call_ln9344 = call void @C_drain_IO_L1_out_wrapper433, i256 %fifo_C_drain_C_drain_IO_L1_out_6_1, i256 %fifo_C_drain_C_drain_IO_L1_out_6_0, i16 %fifo_C_drain_PE_0_6

]]></Node>
<StgValue><ssdm name="call_ln9344"/></StgValue>
</operation>

<operation id="2299" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4894 %call_ln9493 = call void @C_drain_IO_L1_out_wrapper448, i256 %fifo_C_drain_C_drain_IO_L1_out_7_2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_1, i16 %fifo_C_drain_PE_1_7

]]></Node>
<StgValue><ssdm name="call_ln9493"/></StgValue>
</operation>

<operation id="2300" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4909 %call_ln9642 = call void @C_drain_IO_L1_out_wrapper463, i256 %fifo_C_drain_C_drain_IO_L1_out_8_3, i256 %fifo_C_drain_C_drain_IO_L1_out_8_2, i16 %fifo_C_drain_PE_2_8

]]></Node>
<StgValue><ssdm name="call_ln9642"/></StgValue>
</operation>

<operation id="2301" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4924 %call_ln9791 = call void @C_drain_IO_L1_out_wrapper478, i256 %fifo_C_drain_C_drain_IO_L1_out_9_4, i256 %fifo_C_drain_C_drain_IO_L1_out_9_3, i16 %fifo_C_drain_PE_3_9

]]></Node>
<StgValue><ssdm name="call_ln9791"/></StgValue>
</operation>

<operation id="2302" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4939 %call_ln9940 = call void @C_drain_IO_L1_out_wrapper493, i256 %fifo_C_drain_C_drain_IO_L1_out_10_5, i256 %fifo_C_drain_C_drain_IO_L1_out_10_4, i16 %fifo_C_drain_PE_4_10

]]></Node>
<StgValue><ssdm name="call_ln9940"/></StgValue>
</operation>

<operation id="2303" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4954 %call_ln10089 = call void @C_drain_IO_L1_out_wrapper508, i256 %fifo_C_drain_C_drain_IO_L1_out_11_6, i256 %fifo_C_drain_C_drain_IO_L1_out_11_5, i16 %fifo_C_drain_PE_5_11

]]></Node>
<StgValue><ssdm name="call_ln10089"/></StgValue>
</operation>

<operation id="2304" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4969 %call_ln10238 = call void @C_drain_IO_L1_out_wrapper523, i256 %fifo_C_drain_C_drain_IO_L1_out_12_7, i256 %fifo_C_drain_C_drain_IO_L1_out_12_6, i16 %fifo_C_drain_PE_6_12

]]></Node>
<StgValue><ssdm name="call_ln10238"/></StgValue>
</operation>

<operation id="2305" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4984 %call_ln10387 = call void @C_drain_IO_L1_out_wrapper538, i256 %fifo_C_drain_C_drain_IO_L1_out_13_8, i256 %fifo_C_drain_C_drain_IO_L1_out_13_7, i16 %fifo_C_drain_PE_7_13

]]></Node>
<StgValue><ssdm name="call_ln10387"/></StgValue>
</operation>

<operation id="2306" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4999 %call_ln10536 = call void @C_drain_IO_L1_out_wrapper553, i256 %fifo_C_drain_C_drain_IO_L1_out_14_9, i256 %fifo_C_drain_C_drain_IO_L1_out_14_8, i16 %fifo_C_drain_PE_8_14

]]></Node>
<StgValue><ssdm name="call_ln10536"/></StgValue>
</operation>

<operation id="2307" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5014 %call_ln10685 = call void @C_drain_IO_L1_out_wrapper567, i256 %fifo_C_drain_C_drain_IO_L1_out_15_10, i256 %fifo_C_drain_C_drain_IO_L1_out_15_9, i16 %fifo_C_drain_PE_9_15

]]></Node>
<StgValue><ssdm name="call_ln10685"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2308" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4879 %call_ln9344 = call void @C_drain_IO_L1_out_wrapper433, i256 %fifo_C_drain_C_drain_IO_L1_out_6_1, i256 %fifo_C_drain_C_drain_IO_L1_out_6_0, i16 %fifo_C_drain_PE_0_6

]]></Node>
<StgValue><ssdm name="call_ln9344"/></StgValue>
</operation>

<operation id="2309" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4894 %call_ln9493 = call void @C_drain_IO_L1_out_wrapper448, i256 %fifo_C_drain_C_drain_IO_L1_out_7_2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_1, i16 %fifo_C_drain_PE_1_7

]]></Node>
<StgValue><ssdm name="call_ln9493"/></StgValue>
</operation>

<operation id="2310" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4909 %call_ln9642 = call void @C_drain_IO_L1_out_wrapper463, i256 %fifo_C_drain_C_drain_IO_L1_out_8_3, i256 %fifo_C_drain_C_drain_IO_L1_out_8_2, i16 %fifo_C_drain_PE_2_8

]]></Node>
<StgValue><ssdm name="call_ln9642"/></StgValue>
</operation>

<operation id="2311" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4924 %call_ln9791 = call void @C_drain_IO_L1_out_wrapper478, i256 %fifo_C_drain_C_drain_IO_L1_out_9_4, i256 %fifo_C_drain_C_drain_IO_L1_out_9_3, i16 %fifo_C_drain_PE_3_9

]]></Node>
<StgValue><ssdm name="call_ln9791"/></StgValue>
</operation>

<operation id="2312" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4939 %call_ln9940 = call void @C_drain_IO_L1_out_wrapper493, i256 %fifo_C_drain_C_drain_IO_L1_out_10_5, i256 %fifo_C_drain_C_drain_IO_L1_out_10_4, i16 %fifo_C_drain_PE_4_10

]]></Node>
<StgValue><ssdm name="call_ln9940"/></StgValue>
</operation>

<operation id="2313" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4954 %call_ln10089 = call void @C_drain_IO_L1_out_wrapper508, i256 %fifo_C_drain_C_drain_IO_L1_out_11_6, i256 %fifo_C_drain_C_drain_IO_L1_out_11_5, i16 %fifo_C_drain_PE_5_11

]]></Node>
<StgValue><ssdm name="call_ln10089"/></StgValue>
</operation>

<operation id="2314" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4969 %call_ln10238 = call void @C_drain_IO_L1_out_wrapper523, i256 %fifo_C_drain_C_drain_IO_L1_out_12_7, i256 %fifo_C_drain_C_drain_IO_L1_out_12_6, i16 %fifo_C_drain_PE_6_12

]]></Node>
<StgValue><ssdm name="call_ln10238"/></StgValue>
</operation>

<operation id="2315" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4984 %call_ln10387 = call void @C_drain_IO_L1_out_wrapper538, i256 %fifo_C_drain_C_drain_IO_L1_out_13_8, i256 %fifo_C_drain_C_drain_IO_L1_out_13_7, i16 %fifo_C_drain_PE_7_13

]]></Node>
<StgValue><ssdm name="call_ln10387"/></StgValue>
</operation>

<operation id="2316" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4999 %call_ln10536 = call void @C_drain_IO_L1_out_wrapper553, i256 %fifo_C_drain_C_drain_IO_L1_out_14_9, i256 %fifo_C_drain_C_drain_IO_L1_out_14_8, i16 %fifo_C_drain_PE_8_14

]]></Node>
<StgValue><ssdm name="call_ln10536"/></StgValue>
</operation>

<operation id="2317" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5014 %call_ln10685 = call void @C_drain_IO_L1_out_wrapper567, i256 %fifo_C_drain_C_drain_IO_L1_out_15_10, i256 %fifo_C_drain_C_drain_IO_L1_out_15_9, i16 %fifo_C_drain_PE_9_15

]]></Node>
<StgValue><ssdm name="call_ln10685"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2318" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4895 %call_ln9503 = call void @C_drain_IO_L1_out_wrapper449, i256 %fifo_C_drain_C_drain_IO_L1_out_7_1, i256 %fifo_C_drain_C_drain_IO_L1_out_7_0, i16 %fifo_C_drain_PE_0_7

]]></Node>
<StgValue><ssdm name="call_ln9503"/></StgValue>
</operation>

<operation id="2319" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4910 %call_ln9652 = call void @C_drain_IO_L1_out_wrapper464, i256 %fifo_C_drain_C_drain_IO_L1_out_8_2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_1, i16 %fifo_C_drain_PE_1_8

]]></Node>
<StgValue><ssdm name="call_ln9652"/></StgValue>
</operation>

<operation id="2320" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4925 %call_ln9801 = call void @C_drain_IO_L1_out_wrapper479, i256 %fifo_C_drain_C_drain_IO_L1_out_9_3, i256 %fifo_C_drain_C_drain_IO_L1_out_9_2, i16 %fifo_C_drain_PE_2_9

]]></Node>
<StgValue><ssdm name="call_ln9801"/></StgValue>
</operation>

<operation id="2321" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4940 %call_ln9950 = call void @C_drain_IO_L1_out_wrapper494, i256 %fifo_C_drain_C_drain_IO_L1_out_10_4, i256 %fifo_C_drain_C_drain_IO_L1_out_10_3, i16 %fifo_C_drain_PE_3_10

]]></Node>
<StgValue><ssdm name="call_ln9950"/></StgValue>
</operation>

<operation id="2322" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4955 %call_ln10099 = call void @C_drain_IO_L1_out_wrapper509, i256 %fifo_C_drain_C_drain_IO_L1_out_11_5, i256 %fifo_C_drain_C_drain_IO_L1_out_11_4, i16 %fifo_C_drain_PE_4_11

]]></Node>
<StgValue><ssdm name="call_ln10099"/></StgValue>
</operation>

<operation id="2323" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4970 %call_ln10248 = call void @C_drain_IO_L1_out_wrapper524, i256 %fifo_C_drain_C_drain_IO_L1_out_12_6, i256 %fifo_C_drain_C_drain_IO_L1_out_12_5, i16 %fifo_C_drain_PE_5_12

]]></Node>
<StgValue><ssdm name="call_ln10248"/></StgValue>
</operation>

<operation id="2324" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4985 %call_ln10397 = call void @C_drain_IO_L1_out_wrapper539, i256 %fifo_C_drain_C_drain_IO_L1_out_13_7, i256 %fifo_C_drain_C_drain_IO_L1_out_13_6, i16 %fifo_C_drain_PE_6_13

]]></Node>
<StgValue><ssdm name="call_ln10397"/></StgValue>
</operation>

<operation id="2325" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5000 %call_ln10546 = call void @C_drain_IO_L1_out_wrapper554, i256 %fifo_C_drain_C_drain_IO_L1_out_14_8, i256 %fifo_C_drain_C_drain_IO_L1_out_14_7, i16 %fifo_C_drain_PE_7_14

]]></Node>
<StgValue><ssdm name="call_ln10546"/></StgValue>
</operation>

<operation id="2326" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5015 %call_ln10695 = call void @C_drain_IO_L1_out_wrapper568, i256 %fifo_C_drain_C_drain_IO_L1_out_15_9, i256 %fifo_C_drain_C_drain_IO_L1_out_15_8, i16 %fifo_C_drain_PE_8_15

]]></Node>
<StgValue><ssdm name="call_ln10695"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2327" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4895 %call_ln9503 = call void @C_drain_IO_L1_out_wrapper449, i256 %fifo_C_drain_C_drain_IO_L1_out_7_1, i256 %fifo_C_drain_C_drain_IO_L1_out_7_0, i16 %fifo_C_drain_PE_0_7

]]></Node>
<StgValue><ssdm name="call_ln9503"/></StgValue>
</operation>

<operation id="2328" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4910 %call_ln9652 = call void @C_drain_IO_L1_out_wrapper464, i256 %fifo_C_drain_C_drain_IO_L1_out_8_2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_1, i16 %fifo_C_drain_PE_1_8

]]></Node>
<StgValue><ssdm name="call_ln9652"/></StgValue>
</operation>

<operation id="2329" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4925 %call_ln9801 = call void @C_drain_IO_L1_out_wrapper479, i256 %fifo_C_drain_C_drain_IO_L1_out_9_3, i256 %fifo_C_drain_C_drain_IO_L1_out_9_2, i16 %fifo_C_drain_PE_2_9

]]></Node>
<StgValue><ssdm name="call_ln9801"/></StgValue>
</operation>

<operation id="2330" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4940 %call_ln9950 = call void @C_drain_IO_L1_out_wrapper494, i256 %fifo_C_drain_C_drain_IO_L1_out_10_4, i256 %fifo_C_drain_C_drain_IO_L1_out_10_3, i16 %fifo_C_drain_PE_3_10

]]></Node>
<StgValue><ssdm name="call_ln9950"/></StgValue>
</operation>

<operation id="2331" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4955 %call_ln10099 = call void @C_drain_IO_L1_out_wrapper509, i256 %fifo_C_drain_C_drain_IO_L1_out_11_5, i256 %fifo_C_drain_C_drain_IO_L1_out_11_4, i16 %fifo_C_drain_PE_4_11

]]></Node>
<StgValue><ssdm name="call_ln10099"/></StgValue>
</operation>

<operation id="2332" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4970 %call_ln10248 = call void @C_drain_IO_L1_out_wrapper524, i256 %fifo_C_drain_C_drain_IO_L1_out_12_6, i256 %fifo_C_drain_C_drain_IO_L1_out_12_5, i16 %fifo_C_drain_PE_5_12

]]></Node>
<StgValue><ssdm name="call_ln10248"/></StgValue>
</operation>

<operation id="2333" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4985 %call_ln10397 = call void @C_drain_IO_L1_out_wrapper539, i256 %fifo_C_drain_C_drain_IO_L1_out_13_7, i256 %fifo_C_drain_C_drain_IO_L1_out_13_6, i16 %fifo_C_drain_PE_6_13

]]></Node>
<StgValue><ssdm name="call_ln10397"/></StgValue>
</operation>

<operation id="2334" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5000 %call_ln10546 = call void @C_drain_IO_L1_out_wrapper554, i256 %fifo_C_drain_C_drain_IO_L1_out_14_8, i256 %fifo_C_drain_C_drain_IO_L1_out_14_7, i16 %fifo_C_drain_PE_7_14

]]></Node>
<StgValue><ssdm name="call_ln10546"/></StgValue>
</operation>

<operation id="2335" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5015 %call_ln10695 = call void @C_drain_IO_L1_out_wrapper568, i256 %fifo_C_drain_C_drain_IO_L1_out_15_9, i256 %fifo_C_drain_C_drain_IO_L1_out_15_8, i16 %fifo_C_drain_PE_8_15

]]></Node>
<StgValue><ssdm name="call_ln10695"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2336" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4911 %call_ln9662 = call void @C_drain_IO_L1_out_wrapper465, i256 %fifo_C_drain_C_drain_IO_L1_out_8_1, i256 %fifo_C_drain_C_drain_IO_L1_out_8_0, i16 %fifo_C_drain_PE_0_8

]]></Node>
<StgValue><ssdm name="call_ln9662"/></StgValue>
</operation>

<operation id="2337" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4926 %call_ln9811 = call void @C_drain_IO_L1_out_wrapper480, i256 %fifo_C_drain_C_drain_IO_L1_out_9_2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_1, i16 %fifo_C_drain_PE_1_9

]]></Node>
<StgValue><ssdm name="call_ln9811"/></StgValue>
</operation>

<operation id="2338" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4941 %call_ln9960 = call void @C_drain_IO_L1_out_wrapper495, i256 %fifo_C_drain_C_drain_IO_L1_out_10_3, i256 %fifo_C_drain_C_drain_IO_L1_out_10_2, i16 %fifo_C_drain_PE_2_10

]]></Node>
<StgValue><ssdm name="call_ln9960"/></StgValue>
</operation>

<operation id="2339" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4956 %call_ln10109 = call void @C_drain_IO_L1_out_wrapper510, i256 %fifo_C_drain_C_drain_IO_L1_out_11_4, i256 %fifo_C_drain_C_drain_IO_L1_out_11_3, i16 %fifo_C_drain_PE_3_11

]]></Node>
<StgValue><ssdm name="call_ln10109"/></StgValue>
</operation>

<operation id="2340" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4971 %call_ln10258 = call void @C_drain_IO_L1_out_wrapper525, i256 %fifo_C_drain_C_drain_IO_L1_out_12_5, i256 %fifo_C_drain_C_drain_IO_L1_out_12_4, i16 %fifo_C_drain_PE_4_12

]]></Node>
<StgValue><ssdm name="call_ln10258"/></StgValue>
</operation>

<operation id="2341" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4986 %call_ln10407 = call void @C_drain_IO_L1_out_wrapper540, i256 %fifo_C_drain_C_drain_IO_L1_out_13_6, i256 %fifo_C_drain_C_drain_IO_L1_out_13_5, i16 %fifo_C_drain_PE_5_13

]]></Node>
<StgValue><ssdm name="call_ln10407"/></StgValue>
</operation>

<operation id="2342" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5001 %call_ln10556 = call void @C_drain_IO_L1_out_wrapper555, i256 %fifo_C_drain_C_drain_IO_L1_out_14_7, i256 %fifo_C_drain_C_drain_IO_L1_out_14_6, i16 %fifo_C_drain_PE_6_14

]]></Node>
<StgValue><ssdm name="call_ln10556"/></StgValue>
</operation>

<operation id="2343" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5016 %call_ln10705 = call void @C_drain_IO_L1_out_wrapper569, i256 %fifo_C_drain_C_drain_IO_L1_out_15_8, i256 %fifo_C_drain_C_drain_IO_L1_out_15_7, i16 %fifo_C_drain_PE_7_15

]]></Node>
<StgValue><ssdm name="call_ln10705"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2344" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4911 %call_ln9662 = call void @C_drain_IO_L1_out_wrapper465, i256 %fifo_C_drain_C_drain_IO_L1_out_8_1, i256 %fifo_C_drain_C_drain_IO_L1_out_8_0, i16 %fifo_C_drain_PE_0_8

]]></Node>
<StgValue><ssdm name="call_ln9662"/></StgValue>
</operation>

<operation id="2345" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4926 %call_ln9811 = call void @C_drain_IO_L1_out_wrapper480, i256 %fifo_C_drain_C_drain_IO_L1_out_9_2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_1, i16 %fifo_C_drain_PE_1_9

]]></Node>
<StgValue><ssdm name="call_ln9811"/></StgValue>
</operation>

<operation id="2346" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4941 %call_ln9960 = call void @C_drain_IO_L1_out_wrapper495, i256 %fifo_C_drain_C_drain_IO_L1_out_10_3, i256 %fifo_C_drain_C_drain_IO_L1_out_10_2, i16 %fifo_C_drain_PE_2_10

]]></Node>
<StgValue><ssdm name="call_ln9960"/></StgValue>
</operation>

<operation id="2347" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4956 %call_ln10109 = call void @C_drain_IO_L1_out_wrapper510, i256 %fifo_C_drain_C_drain_IO_L1_out_11_4, i256 %fifo_C_drain_C_drain_IO_L1_out_11_3, i16 %fifo_C_drain_PE_3_11

]]></Node>
<StgValue><ssdm name="call_ln10109"/></StgValue>
</operation>

<operation id="2348" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4971 %call_ln10258 = call void @C_drain_IO_L1_out_wrapper525, i256 %fifo_C_drain_C_drain_IO_L1_out_12_5, i256 %fifo_C_drain_C_drain_IO_L1_out_12_4, i16 %fifo_C_drain_PE_4_12

]]></Node>
<StgValue><ssdm name="call_ln10258"/></StgValue>
</operation>

<operation id="2349" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4986 %call_ln10407 = call void @C_drain_IO_L1_out_wrapper540, i256 %fifo_C_drain_C_drain_IO_L1_out_13_6, i256 %fifo_C_drain_C_drain_IO_L1_out_13_5, i16 %fifo_C_drain_PE_5_13

]]></Node>
<StgValue><ssdm name="call_ln10407"/></StgValue>
</operation>

<operation id="2350" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5001 %call_ln10556 = call void @C_drain_IO_L1_out_wrapper555, i256 %fifo_C_drain_C_drain_IO_L1_out_14_7, i256 %fifo_C_drain_C_drain_IO_L1_out_14_6, i16 %fifo_C_drain_PE_6_14

]]></Node>
<StgValue><ssdm name="call_ln10556"/></StgValue>
</operation>

<operation id="2351" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5016 %call_ln10705 = call void @C_drain_IO_L1_out_wrapper569, i256 %fifo_C_drain_C_drain_IO_L1_out_15_8, i256 %fifo_C_drain_C_drain_IO_L1_out_15_7, i16 %fifo_C_drain_PE_7_15

]]></Node>
<StgValue><ssdm name="call_ln10705"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2352" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4927 %call_ln9821 = call void @C_drain_IO_L1_out_wrapper481, i256 %fifo_C_drain_C_drain_IO_L1_out_9_1, i256 %fifo_C_drain_C_drain_IO_L1_out_9_0, i16 %fifo_C_drain_PE_0_9

]]></Node>
<StgValue><ssdm name="call_ln9821"/></StgValue>
</operation>

<operation id="2353" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4942 %call_ln9970 = call void @C_drain_IO_L1_out_wrapper496, i256 %fifo_C_drain_C_drain_IO_L1_out_10_2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_1, i16 %fifo_C_drain_PE_1_10

]]></Node>
<StgValue><ssdm name="call_ln9970"/></StgValue>
</operation>

<operation id="2354" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4957 %call_ln10119 = call void @C_drain_IO_L1_out_wrapper511, i256 %fifo_C_drain_C_drain_IO_L1_out_11_3, i256 %fifo_C_drain_C_drain_IO_L1_out_11_2, i16 %fifo_C_drain_PE_2_11

]]></Node>
<StgValue><ssdm name="call_ln10119"/></StgValue>
</operation>

<operation id="2355" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4972 %call_ln10268 = call void @C_drain_IO_L1_out_wrapper526, i256 %fifo_C_drain_C_drain_IO_L1_out_12_4, i256 %fifo_C_drain_C_drain_IO_L1_out_12_3, i16 %fifo_C_drain_PE_3_12

]]></Node>
<StgValue><ssdm name="call_ln10268"/></StgValue>
</operation>

<operation id="2356" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4987 %call_ln10417 = call void @C_drain_IO_L1_out_wrapper541, i256 %fifo_C_drain_C_drain_IO_L1_out_13_5, i256 %fifo_C_drain_C_drain_IO_L1_out_13_4, i16 %fifo_C_drain_PE_4_13

]]></Node>
<StgValue><ssdm name="call_ln10417"/></StgValue>
</operation>

<operation id="2357" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5002 %call_ln10566 = call void @C_drain_IO_L1_out_wrapper556, i256 %fifo_C_drain_C_drain_IO_L1_out_14_6, i256 %fifo_C_drain_C_drain_IO_L1_out_14_5, i16 %fifo_C_drain_PE_5_14

]]></Node>
<StgValue><ssdm name="call_ln10566"/></StgValue>
</operation>

<operation id="2358" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5017 %call_ln10715 = call void @C_drain_IO_L1_out_wrapper570, i256 %fifo_C_drain_C_drain_IO_L1_out_15_7, i256 %fifo_C_drain_C_drain_IO_L1_out_15_6, i16 %fifo_C_drain_PE_6_15

]]></Node>
<StgValue><ssdm name="call_ln10715"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2359" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4927 %call_ln9821 = call void @C_drain_IO_L1_out_wrapper481, i256 %fifo_C_drain_C_drain_IO_L1_out_9_1, i256 %fifo_C_drain_C_drain_IO_L1_out_9_0, i16 %fifo_C_drain_PE_0_9

]]></Node>
<StgValue><ssdm name="call_ln9821"/></StgValue>
</operation>

<operation id="2360" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4942 %call_ln9970 = call void @C_drain_IO_L1_out_wrapper496, i256 %fifo_C_drain_C_drain_IO_L1_out_10_2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_1, i16 %fifo_C_drain_PE_1_10

]]></Node>
<StgValue><ssdm name="call_ln9970"/></StgValue>
</operation>

<operation id="2361" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4957 %call_ln10119 = call void @C_drain_IO_L1_out_wrapper511, i256 %fifo_C_drain_C_drain_IO_L1_out_11_3, i256 %fifo_C_drain_C_drain_IO_L1_out_11_2, i16 %fifo_C_drain_PE_2_11

]]></Node>
<StgValue><ssdm name="call_ln10119"/></StgValue>
</operation>

<operation id="2362" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4972 %call_ln10268 = call void @C_drain_IO_L1_out_wrapper526, i256 %fifo_C_drain_C_drain_IO_L1_out_12_4, i256 %fifo_C_drain_C_drain_IO_L1_out_12_3, i16 %fifo_C_drain_PE_3_12

]]></Node>
<StgValue><ssdm name="call_ln10268"/></StgValue>
</operation>

<operation id="2363" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4987 %call_ln10417 = call void @C_drain_IO_L1_out_wrapper541, i256 %fifo_C_drain_C_drain_IO_L1_out_13_5, i256 %fifo_C_drain_C_drain_IO_L1_out_13_4, i16 %fifo_C_drain_PE_4_13

]]></Node>
<StgValue><ssdm name="call_ln10417"/></StgValue>
</operation>

<operation id="2364" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5002 %call_ln10566 = call void @C_drain_IO_L1_out_wrapper556, i256 %fifo_C_drain_C_drain_IO_L1_out_14_6, i256 %fifo_C_drain_C_drain_IO_L1_out_14_5, i16 %fifo_C_drain_PE_5_14

]]></Node>
<StgValue><ssdm name="call_ln10566"/></StgValue>
</operation>

<operation id="2365" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5017 %call_ln10715 = call void @C_drain_IO_L1_out_wrapper570, i256 %fifo_C_drain_C_drain_IO_L1_out_15_7, i256 %fifo_C_drain_C_drain_IO_L1_out_15_6, i16 %fifo_C_drain_PE_6_15

]]></Node>
<StgValue><ssdm name="call_ln10715"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2366" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4943 %call_ln9980 = call void @C_drain_IO_L1_out_wrapper497, i256 %fifo_C_drain_C_drain_IO_L1_out_10_1, i256 %fifo_C_drain_C_drain_IO_L1_out_10_0, i16 %fifo_C_drain_PE_0_10

]]></Node>
<StgValue><ssdm name="call_ln9980"/></StgValue>
</operation>

<operation id="2367" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4958 %call_ln10129 = call void @C_drain_IO_L1_out_wrapper512, i256 %fifo_C_drain_C_drain_IO_L1_out_11_2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_1, i16 %fifo_C_drain_PE_1_11

]]></Node>
<StgValue><ssdm name="call_ln10129"/></StgValue>
</operation>

<operation id="2368" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4973 %call_ln10278 = call void @C_drain_IO_L1_out_wrapper527, i256 %fifo_C_drain_C_drain_IO_L1_out_12_3, i256 %fifo_C_drain_C_drain_IO_L1_out_12_2, i16 %fifo_C_drain_PE_2_12

]]></Node>
<StgValue><ssdm name="call_ln10278"/></StgValue>
</operation>

<operation id="2369" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4988 %call_ln10427 = call void @C_drain_IO_L1_out_wrapper542, i256 %fifo_C_drain_C_drain_IO_L1_out_13_4, i256 %fifo_C_drain_C_drain_IO_L1_out_13_3, i16 %fifo_C_drain_PE_3_13

]]></Node>
<StgValue><ssdm name="call_ln10427"/></StgValue>
</operation>

<operation id="2370" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5003 %call_ln10576 = call void @C_drain_IO_L1_out_wrapper557, i256 %fifo_C_drain_C_drain_IO_L1_out_14_5, i256 %fifo_C_drain_C_drain_IO_L1_out_14_4, i16 %fifo_C_drain_PE_4_14

]]></Node>
<StgValue><ssdm name="call_ln10576"/></StgValue>
</operation>

<operation id="2371" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5018 %call_ln10725 = call void @C_drain_IO_L1_out_wrapper571, i256 %fifo_C_drain_C_drain_IO_L1_out_15_6, i256 %fifo_C_drain_C_drain_IO_L1_out_15_5, i16 %fifo_C_drain_PE_5_15

]]></Node>
<StgValue><ssdm name="call_ln10725"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2372" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4943 %call_ln9980 = call void @C_drain_IO_L1_out_wrapper497, i256 %fifo_C_drain_C_drain_IO_L1_out_10_1, i256 %fifo_C_drain_C_drain_IO_L1_out_10_0, i16 %fifo_C_drain_PE_0_10

]]></Node>
<StgValue><ssdm name="call_ln9980"/></StgValue>
</operation>

<operation id="2373" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4958 %call_ln10129 = call void @C_drain_IO_L1_out_wrapper512, i256 %fifo_C_drain_C_drain_IO_L1_out_11_2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_1, i16 %fifo_C_drain_PE_1_11

]]></Node>
<StgValue><ssdm name="call_ln10129"/></StgValue>
</operation>

<operation id="2374" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4973 %call_ln10278 = call void @C_drain_IO_L1_out_wrapper527, i256 %fifo_C_drain_C_drain_IO_L1_out_12_3, i256 %fifo_C_drain_C_drain_IO_L1_out_12_2, i16 %fifo_C_drain_PE_2_12

]]></Node>
<StgValue><ssdm name="call_ln10278"/></StgValue>
</operation>

<operation id="2375" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4988 %call_ln10427 = call void @C_drain_IO_L1_out_wrapper542, i256 %fifo_C_drain_C_drain_IO_L1_out_13_4, i256 %fifo_C_drain_C_drain_IO_L1_out_13_3, i16 %fifo_C_drain_PE_3_13

]]></Node>
<StgValue><ssdm name="call_ln10427"/></StgValue>
</operation>

<operation id="2376" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5003 %call_ln10576 = call void @C_drain_IO_L1_out_wrapper557, i256 %fifo_C_drain_C_drain_IO_L1_out_14_5, i256 %fifo_C_drain_C_drain_IO_L1_out_14_4, i16 %fifo_C_drain_PE_4_14

]]></Node>
<StgValue><ssdm name="call_ln10576"/></StgValue>
</operation>

<operation id="2377" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5018 %call_ln10725 = call void @C_drain_IO_L1_out_wrapper571, i256 %fifo_C_drain_C_drain_IO_L1_out_15_6, i256 %fifo_C_drain_C_drain_IO_L1_out_15_5, i16 %fifo_C_drain_PE_5_15

]]></Node>
<StgValue><ssdm name="call_ln10725"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2378" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4959 %call_ln10139 = call void @C_drain_IO_L1_out_wrapper513, i256 %fifo_C_drain_C_drain_IO_L1_out_11_1, i256 %fifo_C_drain_C_drain_IO_L1_out_11_0, i16 %fifo_C_drain_PE_0_11

]]></Node>
<StgValue><ssdm name="call_ln10139"/></StgValue>
</operation>

<operation id="2379" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4974 %call_ln10288 = call void @C_drain_IO_L1_out_wrapper528, i256 %fifo_C_drain_C_drain_IO_L1_out_12_2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_1, i16 %fifo_C_drain_PE_1_12

]]></Node>
<StgValue><ssdm name="call_ln10288"/></StgValue>
</operation>

<operation id="2380" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4989 %call_ln10437 = call void @C_drain_IO_L1_out_wrapper543, i256 %fifo_C_drain_C_drain_IO_L1_out_13_3, i256 %fifo_C_drain_C_drain_IO_L1_out_13_2, i16 %fifo_C_drain_PE_2_13

]]></Node>
<StgValue><ssdm name="call_ln10437"/></StgValue>
</operation>

<operation id="2381" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5004 %call_ln10586 = call void @C_drain_IO_L1_out_wrapper558, i256 %fifo_C_drain_C_drain_IO_L1_out_14_4, i256 %fifo_C_drain_C_drain_IO_L1_out_14_3, i16 %fifo_C_drain_PE_3_14

]]></Node>
<StgValue><ssdm name="call_ln10586"/></StgValue>
</operation>

<operation id="2382" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5019 %call_ln10735 = call void @C_drain_IO_L1_out_wrapper572, i256 %fifo_C_drain_C_drain_IO_L1_out_15_5, i256 %fifo_C_drain_C_drain_IO_L1_out_15_4, i16 %fifo_C_drain_PE_4_15

]]></Node>
<StgValue><ssdm name="call_ln10735"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2383" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4959 %call_ln10139 = call void @C_drain_IO_L1_out_wrapper513, i256 %fifo_C_drain_C_drain_IO_L1_out_11_1, i256 %fifo_C_drain_C_drain_IO_L1_out_11_0, i16 %fifo_C_drain_PE_0_11

]]></Node>
<StgValue><ssdm name="call_ln10139"/></StgValue>
</operation>

<operation id="2384" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4974 %call_ln10288 = call void @C_drain_IO_L1_out_wrapper528, i256 %fifo_C_drain_C_drain_IO_L1_out_12_2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_1, i16 %fifo_C_drain_PE_1_12

]]></Node>
<StgValue><ssdm name="call_ln10288"/></StgValue>
</operation>

<operation id="2385" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4989 %call_ln10437 = call void @C_drain_IO_L1_out_wrapper543, i256 %fifo_C_drain_C_drain_IO_L1_out_13_3, i256 %fifo_C_drain_C_drain_IO_L1_out_13_2, i16 %fifo_C_drain_PE_2_13

]]></Node>
<StgValue><ssdm name="call_ln10437"/></StgValue>
</operation>

<operation id="2386" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5004 %call_ln10586 = call void @C_drain_IO_L1_out_wrapper558, i256 %fifo_C_drain_C_drain_IO_L1_out_14_4, i256 %fifo_C_drain_C_drain_IO_L1_out_14_3, i16 %fifo_C_drain_PE_3_14

]]></Node>
<StgValue><ssdm name="call_ln10586"/></StgValue>
</operation>

<operation id="2387" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5019 %call_ln10735 = call void @C_drain_IO_L1_out_wrapper572, i256 %fifo_C_drain_C_drain_IO_L1_out_15_5, i256 %fifo_C_drain_C_drain_IO_L1_out_15_4, i16 %fifo_C_drain_PE_4_15

]]></Node>
<StgValue><ssdm name="call_ln10735"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2388" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4975 %call_ln10298 = call void @C_drain_IO_L1_out_wrapper529, i256 %fifo_C_drain_C_drain_IO_L1_out_12_1, i256 %fifo_C_drain_C_drain_IO_L1_out_12_0, i16 %fifo_C_drain_PE_0_12

]]></Node>
<StgValue><ssdm name="call_ln10298"/></StgValue>
</operation>

<operation id="2389" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4990 %call_ln10447 = call void @C_drain_IO_L1_out_wrapper544, i256 %fifo_C_drain_C_drain_IO_L1_out_13_2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_1, i16 %fifo_C_drain_PE_1_13

]]></Node>
<StgValue><ssdm name="call_ln10447"/></StgValue>
</operation>

<operation id="2390" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5005 %call_ln10596 = call void @C_drain_IO_L1_out_wrapper559, i256 %fifo_C_drain_C_drain_IO_L1_out_14_3, i256 %fifo_C_drain_C_drain_IO_L1_out_14_2, i16 %fifo_C_drain_PE_2_14

]]></Node>
<StgValue><ssdm name="call_ln10596"/></StgValue>
</operation>

<operation id="2391" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5020 %call_ln10745 = call void @C_drain_IO_L1_out_wrapper573, i256 %fifo_C_drain_C_drain_IO_L1_out_15_4, i256 %fifo_C_drain_C_drain_IO_L1_out_15_3, i16 %fifo_C_drain_PE_3_15

]]></Node>
<StgValue><ssdm name="call_ln10745"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2392" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4975 %call_ln10298 = call void @C_drain_IO_L1_out_wrapper529, i256 %fifo_C_drain_C_drain_IO_L1_out_12_1, i256 %fifo_C_drain_C_drain_IO_L1_out_12_0, i16 %fifo_C_drain_PE_0_12

]]></Node>
<StgValue><ssdm name="call_ln10298"/></StgValue>
</operation>

<operation id="2393" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4990 %call_ln10447 = call void @C_drain_IO_L1_out_wrapper544, i256 %fifo_C_drain_C_drain_IO_L1_out_13_2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_1, i16 %fifo_C_drain_PE_1_13

]]></Node>
<StgValue><ssdm name="call_ln10447"/></StgValue>
</operation>

<operation id="2394" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5005 %call_ln10596 = call void @C_drain_IO_L1_out_wrapper559, i256 %fifo_C_drain_C_drain_IO_L1_out_14_3, i256 %fifo_C_drain_C_drain_IO_L1_out_14_2, i16 %fifo_C_drain_PE_2_14

]]></Node>
<StgValue><ssdm name="call_ln10596"/></StgValue>
</operation>

<operation id="2395" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5020 %call_ln10745 = call void @C_drain_IO_L1_out_wrapper573, i256 %fifo_C_drain_C_drain_IO_L1_out_15_4, i256 %fifo_C_drain_C_drain_IO_L1_out_15_3, i16 %fifo_C_drain_PE_3_15

]]></Node>
<StgValue><ssdm name="call_ln10745"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2396" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4991 %call_ln10457 = call void @C_drain_IO_L1_out_wrapper545, i256 %fifo_C_drain_C_drain_IO_L1_out_13_1, i256 %fifo_C_drain_C_drain_IO_L1_out_13_0, i16 %fifo_C_drain_PE_0_13

]]></Node>
<StgValue><ssdm name="call_ln10457"/></StgValue>
</operation>

<operation id="2397" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5006 %call_ln10606 = call void @C_drain_IO_L1_out_wrapper560, i256 %fifo_C_drain_C_drain_IO_L1_out_14_2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_1, i16 %fifo_C_drain_PE_1_14

]]></Node>
<StgValue><ssdm name="call_ln10606"/></StgValue>
</operation>

<operation id="2398" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5021 %call_ln10755 = call void @C_drain_IO_L1_out_wrapper574, i256 %fifo_C_drain_C_drain_IO_L1_out_15_3, i256 %fifo_C_drain_C_drain_IO_L1_out_15_2, i16 %fifo_C_drain_PE_2_15

]]></Node>
<StgValue><ssdm name="call_ln10755"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2399" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:4991 %call_ln10457 = call void @C_drain_IO_L1_out_wrapper545, i256 %fifo_C_drain_C_drain_IO_L1_out_13_1, i256 %fifo_C_drain_C_drain_IO_L1_out_13_0, i16 %fifo_C_drain_PE_0_13

]]></Node>
<StgValue><ssdm name="call_ln10457"/></StgValue>
</operation>

<operation id="2400" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5006 %call_ln10606 = call void @C_drain_IO_L1_out_wrapper560, i256 %fifo_C_drain_C_drain_IO_L1_out_14_2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_1, i16 %fifo_C_drain_PE_1_14

]]></Node>
<StgValue><ssdm name="call_ln10606"/></StgValue>
</operation>

<operation id="2401" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5021 %call_ln10755 = call void @C_drain_IO_L1_out_wrapper574, i256 %fifo_C_drain_C_drain_IO_L1_out_15_3, i256 %fifo_C_drain_C_drain_IO_L1_out_15_2, i16 %fifo_C_drain_PE_2_15

]]></Node>
<StgValue><ssdm name="call_ln10755"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2402" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5007 %call_ln10616 = call void @C_drain_IO_L1_out_wrapper561, i256 %fifo_C_drain_C_drain_IO_L1_out_14_1, i256 %fifo_C_drain_C_drain_IO_L1_out_14_0, i16 %fifo_C_drain_PE_0_14

]]></Node>
<StgValue><ssdm name="call_ln10616"/></StgValue>
</operation>

<operation id="2403" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5022 %call_ln10765 = call void @C_drain_IO_L1_out_wrapper575, i256 %fifo_C_drain_C_drain_IO_L1_out_15_2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_1, i16 %fifo_C_drain_PE_1_15

]]></Node>
<StgValue><ssdm name="call_ln10765"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2404" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5007 %call_ln10616 = call void @C_drain_IO_L1_out_wrapper561, i256 %fifo_C_drain_C_drain_IO_L1_out_14_1, i256 %fifo_C_drain_C_drain_IO_L1_out_14_0, i16 %fifo_C_drain_PE_0_14

]]></Node>
<StgValue><ssdm name="call_ln10616"/></StgValue>
</operation>

<operation id="2405" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5022 %call_ln10765 = call void @C_drain_IO_L1_out_wrapper575, i256 %fifo_C_drain_C_drain_IO_L1_out_15_2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_1, i16 %fifo_C_drain_PE_1_15

]]></Node>
<StgValue><ssdm name="call_ln10765"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2406" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5023 %call_ln10775 = call void @C_drain_IO_L1_out_wrapper576, i256 %fifo_C_drain_C_drain_IO_L1_out_15_1, i256 %fifo_C_drain_C_drain_IO_L1_out_15_0, i16 %fifo_C_drain_PE_0_15

]]></Node>
<StgValue><ssdm name="call_ln10775"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2407" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:5023 %call_ln10775 = call void @C_drain_IO_L1_out_wrapper576, i256 %fifo_C_drain_C_drain_IO_L1_out_15_1, i256 %fifo_C_drain_C_drain_IO_L1_out_15_0, i16 %fifo_C_drain_PE_0_15

]]></Node>
<StgValue><ssdm name="call_ln10775"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2408" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:5024 %call_ln10785 = call void @C_drain_IO_L2_out_boundary, i256 %fifo_C_drain_C_drain_IO_L2_out_15, i256 %fifo_C_drain_C_drain_IO_L1_out_15_0

]]></Node>
<StgValue><ssdm name="call_ln10785"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2409" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:5024 %call_ln10785 = call void @C_drain_IO_L2_out_boundary, i256 %fifo_C_drain_C_drain_IO_L2_out_15, i256 %fifo_C_drain_C_drain_IO_L1_out_15_0

]]></Node>
<StgValue><ssdm name="call_ln10785"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2410" st_id="104" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5025 %call_ln10793 = call void @C_drain_IO_L2_out577, i256 %fifo_C_drain_C_drain_IO_L2_out_15, i256 %fifo_C_drain_C_drain_IO_L2_out_14, i256 %fifo_C_drain_C_drain_IO_L1_out_14_0

]]></Node>
<StgValue><ssdm name="call_ln10793"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2411" st_id="105" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5025 %call_ln10793 = call void @C_drain_IO_L2_out577, i256 %fifo_C_drain_C_drain_IO_L2_out_15, i256 %fifo_C_drain_C_drain_IO_L2_out_14, i256 %fifo_C_drain_C_drain_IO_L1_out_14_0

]]></Node>
<StgValue><ssdm name="call_ln10793"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2412" st_id="106" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5026 %call_ln10802 = call void @C_drain_IO_L2_out578, i256 %fifo_C_drain_C_drain_IO_L2_out_14, i256 %fifo_C_drain_C_drain_IO_L2_out_13, i256 %fifo_C_drain_C_drain_IO_L1_out_13_0

]]></Node>
<StgValue><ssdm name="call_ln10802"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2413" st_id="107" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5026 %call_ln10802 = call void @C_drain_IO_L2_out578, i256 %fifo_C_drain_C_drain_IO_L2_out_14, i256 %fifo_C_drain_C_drain_IO_L2_out_13, i256 %fifo_C_drain_C_drain_IO_L1_out_13_0

]]></Node>
<StgValue><ssdm name="call_ln10802"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2414" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5027 %call_ln10811 = call void @C_drain_IO_L2_out579, i256 %fifo_C_drain_C_drain_IO_L2_out_13, i256 %fifo_C_drain_C_drain_IO_L2_out_12, i256 %fifo_C_drain_C_drain_IO_L1_out_12_0

]]></Node>
<StgValue><ssdm name="call_ln10811"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2415" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5027 %call_ln10811 = call void @C_drain_IO_L2_out579, i256 %fifo_C_drain_C_drain_IO_L2_out_13, i256 %fifo_C_drain_C_drain_IO_L2_out_12, i256 %fifo_C_drain_C_drain_IO_L1_out_12_0

]]></Node>
<StgValue><ssdm name="call_ln10811"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2416" st_id="110" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5028 %call_ln10820 = call void @C_drain_IO_L2_out580, i256 %fifo_C_drain_C_drain_IO_L2_out_12, i256 %fifo_C_drain_C_drain_IO_L2_out_11, i256 %fifo_C_drain_C_drain_IO_L1_out_11_0

]]></Node>
<StgValue><ssdm name="call_ln10820"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2417" st_id="111" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5028 %call_ln10820 = call void @C_drain_IO_L2_out580, i256 %fifo_C_drain_C_drain_IO_L2_out_12, i256 %fifo_C_drain_C_drain_IO_L2_out_11, i256 %fifo_C_drain_C_drain_IO_L1_out_11_0

]]></Node>
<StgValue><ssdm name="call_ln10820"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2418" st_id="112" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5029 %call_ln10829 = call void @C_drain_IO_L2_out581, i256 %fifo_C_drain_C_drain_IO_L2_out_11, i256 %fifo_C_drain_C_drain_IO_L2_out_10, i256 %fifo_C_drain_C_drain_IO_L1_out_10_0

]]></Node>
<StgValue><ssdm name="call_ln10829"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2419" st_id="113" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5029 %call_ln10829 = call void @C_drain_IO_L2_out581, i256 %fifo_C_drain_C_drain_IO_L2_out_11, i256 %fifo_C_drain_C_drain_IO_L2_out_10, i256 %fifo_C_drain_C_drain_IO_L1_out_10_0

]]></Node>
<StgValue><ssdm name="call_ln10829"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2420" st_id="114" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5030 %call_ln10838 = call void @C_drain_IO_L2_out582, i256 %fifo_C_drain_C_drain_IO_L2_out_10, i256 %fifo_C_drain_C_drain_IO_L2_out_9, i256 %fifo_C_drain_C_drain_IO_L1_out_9_0

]]></Node>
<StgValue><ssdm name="call_ln10838"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2421" st_id="115" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5030 %call_ln10838 = call void @C_drain_IO_L2_out582, i256 %fifo_C_drain_C_drain_IO_L2_out_10, i256 %fifo_C_drain_C_drain_IO_L2_out_9, i256 %fifo_C_drain_C_drain_IO_L1_out_9_0

]]></Node>
<StgValue><ssdm name="call_ln10838"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2422" st_id="116" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5031 %call_ln10847 = call void @C_drain_IO_L2_out583, i256 %fifo_C_drain_C_drain_IO_L2_out_9, i256 %fifo_C_drain_C_drain_IO_L2_out_8, i256 %fifo_C_drain_C_drain_IO_L1_out_8_0

]]></Node>
<StgValue><ssdm name="call_ln10847"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2423" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5031 %call_ln10847 = call void @C_drain_IO_L2_out583, i256 %fifo_C_drain_C_drain_IO_L2_out_9, i256 %fifo_C_drain_C_drain_IO_L2_out_8, i256 %fifo_C_drain_C_drain_IO_L1_out_8_0

]]></Node>
<StgValue><ssdm name="call_ln10847"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2424" st_id="118" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5032 %call_ln10856 = call void @C_drain_IO_L2_out584, i256 %fifo_C_drain_C_drain_IO_L2_out_8, i256 %fifo_C_drain_C_drain_IO_L2_out_7, i256 %fifo_C_drain_C_drain_IO_L1_out_7_0

]]></Node>
<StgValue><ssdm name="call_ln10856"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2425" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5032 %call_ln10856 = call void @C_drain_IO_L2_out584, i256 %fifo_C_drain_C_drain_IO_L2_out_8, i256 %fifo_C_drain_C_drain_IO_L2_out_7, i256 %fifo_C_drain_C_drain_IO_L1_out_7_0

]]></Node>
<StgValue><ssdm name="call_ln10856"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2426" st_id="120" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5033 %call_ln10865 = call void @C_drain_IO_L2_out585, i256 %fifo_C_drain_C_drain_IO_L2_out_7, i256 %fifo_C_drain_C_drain_IO_L2_out_6, i256 %fifo_C_drain_C_drain_IO_L1_out_6_0

]]></Node>
<StgValue><ssdm name="call_ln10865"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2427" st_id="121" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5033 %call_ln10865 = call void @C_drain_IO_L2_out585, i256 %fifo_C_drain_C_drain_IO_L2_out_7, i256 %fifo_C_drain_C_drain_IO_L2_out_6, i256 %fifo_C_drain_C_drain_IO_L1_out_6_0

]]></Node>
<StgValue><ssdm name="call_ln10865"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2428" st_id="122" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5034 %call_ln10874 = call void @C_drain_IO_L2_out586, i256 %fifo_C_drain_C_drain_IO_L2_out_6, i256 %fifo_C_drain_C_drain_IO_L2_out_5, i256 %fifo_C_drain_C_drain_IO_L1_out_5_0

]]></Node>
<StgValue><ssdm name="call_ln10874"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2429" st_id="123" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5034 %call_ln10874 = call void @C_drain_IO_L2_out586, i256 %fifo_C_drain_C_drain_IO_L2_out_6, i256 %fifo_C_drain_C_drain_IO_L2_out_5, i256 %fifo_C_drain_C_drain_IO_L1_out_5_0

]]></Node>
<StgValue><ssdm name="call_ln10874"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2430" st_id="124" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5035 %call_ln10883 = call void @C_drain_IO_L2_out587, i256 %fifo_C_drain_C_drain_IO_L2_out_5, i256 %fifo_C_drain_C_drain_IO_L2_out_4, i256 %fifo_C_drain_C_drain_IO_L1_out_4_0

]]></Node>
<StgValue><ssdm name="call_ln10883"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2431" st_id="125" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5035 %call_ln10883 = call void @C_drain_IO_L2_out587, i256 %fifo_C_drain_C_drain_IO_L2_out_5, i256 %fifo_C_drain_C_drain_IO_L2_out_4, i256 %fifo_C_drain_C_drain_IO_L1_out_4_0

]]></Node>
<StgValue><ssdm name="call_ln10883"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2432" st_id="126" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5036 %call_ln10892 = call void @C_drain_IO_L2_out588, i256 %fifo_C_drain_C_drain_IO_L2_out_4, i256 %fifo_C_drain_C_drain_IO_L2_out_3, i256 %fifo_C_drain_C_drain_IO_L1_out_3_0

]]></Node>
<StgValue><ssdm name="call_ln10892"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2433" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5036 %call_ln10892 = call void @C_drain_IO_L2_out588, i256 %fifo_C_drain_C_drain_IO_L2_out_4, i256 %fifo_C_drain_C_drain_IO_L2_out_3, i256 %fifo_C_drain_C_drain_IO_L1_out_3_0

]]></Node>
<StgValue><ssdm name="call_ln10892"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2434" st_id="128" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5037 %call_ln10901 = call void @C_drain_IO_L2_out589, i256 %fifo_C_drain_C_drain_IO_L2_out_3, i256 %fifo_C_drain_C_drain_IO_L2_out_2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_0

]]></Node>
<StgValue><ssdm name="call_ln10901"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2435" st_id="129" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5037 %call_ln10901 = call void @C_drain_IO_L2_out589, i256 %fifo_C_drain_C_drain_IO_L2_out_3, i256 %fifo_C_drain_C_drain_IO_L2_out_2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_0

]]></Node>
<StgValue><ssdm name="call_ln10901"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2436" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5038 %call_ln10910 = call void @C_drain_IO_L2_out590, i256 %fifo_C_drain_C_drain_IO_L2_out_2, i256 %fifo_C_drain_C_drain_IO_L2_out_1, i256 %fifo_C_drain_C_drain_IO_L1_out_1_0

]]></Node>
<StgValue><ssdm name="call_ln10910"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2437" st_id="131" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5038 %call_ln10910 = call void @C_drain_IO_L2_out590, i256 %fifo_C_drain_C_drain_IO_L2_out_2, i256 %fifo_C_drain_C_drain_IO_L2_out_1, i256 %fifo_C_drain_C_drain_IO_L1_out_1_0

]]></Node>
<StgValue><ssdm name="call_ln10910"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2438" st_id="132" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5039 %call_ln10919 = call void @C_drain_IO_L2_out591, i256 %fifo_C_drain_C_drain_IO_L2_out_1, i256 %fifo_C_drain_C_drain_IO_L2_out_0, i256 %fifo_C_drain_C_drain_IO_L1_out_0_0

]]></Node>
<StgValue><ssdm name="call_ln10919"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2439" st_id="133" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5039 %call_ln10919 = call void @C_drain_IO_L2_out591, i256 %fifo_C_drain_C_drain_IO_L2_out_1, i256 %fifo_C_drain_C_drain_IO_L2_out_0, i256 %fifo_C_drain_C_drain_IO_L1_out_0_0

]]></Node>
<StgValue><ssdm name="call_ln10919"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2440" st_id="134" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:5040 %call_ln10928 = call void @C_drain_IO_L3_out, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize, i256 %fifo_C_drain_C_drain_IO_L2_out_0

]]></Node>
<StgValue><ssdm name="call_ln10928"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2441" st_id="135" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:5040 %call_ln10928 = call void @C_drain_IO_L3_out, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize, i256 %fifo_C_drain_C_drain_IO_L2_out_0

]]></Node>
<StgValue><ssdm name="call_ln10928"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2442" st_id="136" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:4443 %C_c_channel = call i64 @entry_proc, i64 %C_read

]]></Node>
<StgValue><ssdm name="C_c_channel"/></StgValue>
</operation>

<operation id="2443" st_id="136" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:5041 %call_ln10935 = call void @C_drain_IO_L3_out_serialize, i512 %gmem_C, i64 %C_c_channel, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize

]]></Node>
<StgValue><ssdm name="call_ln10935"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2444" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:0 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_47

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="2445" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="2446" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_19, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_21, void @empty_22, void @empty_47, i32 16, i32 16, i32 16, i32 16, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2447" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="2448" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_B, void @empty_19, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_50, void @empty_22, void @empty_47, i32 16, i32 16, i32 16, i32 16, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2449" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_B

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="2450" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_19, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_24, void @empty_22, void @empty_47, i32 16, i32 16, i32 16, i32 16, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2451" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="2452" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_15, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_44, void @empty_33, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_38

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2453" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_28, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_38

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2454" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_15, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_44, void @empty_52, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_38

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2455" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_28, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_38

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2456" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_15, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_44, void @empty_13, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_38

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2457" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_28, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_38

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2458" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_44, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2459" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:19 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L3_in_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L3_in_serialize, i512 %fifo_A_A_IO_L3_in_serialize

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2460" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L3_in_serialize, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2461" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:22 %empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L3_in_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L3_in_serialize, i512 %fifo_B_B_IO_L3_in_serialize

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="2462" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L3_in_serialize, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2463" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:25 %empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L3_out_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="2464" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2465" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:28 %empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_0, i512 %fifo_A_A_IO_L2_in_0

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="2466" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:29 %specmemcore_ln1228 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1228"/></StgValue>
</operation>

<operation id="2467" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2468" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:32 %empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_1, i512 %fifo_A_A_IO_L2_in_1

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="2469" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:33 %specmemcore_ln1231 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1231"/></StgValue>
</operation>

<operation id="2470" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2471" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:36 %empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_2, i512 %fifo_A_A_IO_L2_in_2

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="2472" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:37 %specmemcore_ln1234 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1234"/></StgValue>
</operation>

<operation id="2473" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2474" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:40 %empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_3, i512 %fifo_A_A_IO_L2_in_3

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="2475" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:41 %specmemcore_ln1237 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1237"/></StgValue>
</operation>

<operation id="2476" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2477" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:44 %empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_4, i512 %fifo_A_A_IO_L2_in_4

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="2478" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:45 %specmemcore_ln1240 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1240"/></StgValue>
</operation>

<operation id="2479" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2480" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:48 %empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_5, i512 %fifo_A_A_IO_L2_in_5

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="2481" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:49 %specmemcore_ln1243 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1243"/></StgValue>
</operation>

<operation id="2482" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2483" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:52 %empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_6, i512 %fifo_A_A_IO_L2_in_6

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="2484" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:53 %specmemcore_ln1246 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1246"/></StgValue>
</operation>

<operation id="2485" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2486" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:56 %empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_7, i512 %fifo_A_A_IO_L2_in_7

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="2487" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:57 %specmemcore_ln1249 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1249"/></StgValue>
</operation>

<operation id="2488" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2489" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:60 %empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_8, i512 %fifo_A_A_IO_L2_in_8

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="2490" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:61 %specmemcore_ln1252 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1252"/></StgValue>
</operation>

<operation id="2491" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2492" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:64 %empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_9, i512 %fifo_A_A_IO_L2_in_9

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="2493" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:65 %specmemcore_ln1255 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1255"/></StgValue>
</operation>

<operation id="2494" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2495" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:68 %empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_10, i512 %fifo_A_A_IO_L2_in_10

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="2496" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:69 %specmemcore_ln1258 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1258"/></StgValue>
</operation>

<operation id="2497" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2498" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:72 %empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_11, i512 %fifo_A_A_IO_L2_in_11

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="2499" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:73 %specmemcore_ln1261 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1261"/></StgValue>
</operation>

<operation id="2500" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2501" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:76 %empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_12, i512 %fifo_A_A_IO_L2_in_12

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="2502" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:77 %specmemcore_ln1264 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1264"/></StgValue>
</operation>

<operation id="2503" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2504" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:80 %empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_13, i512 %fifo_A_A_IO_L2_in_13

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="2505" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:81 %specmemcore_ln1267 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1267"/></StgValue>
</operation>

<operation id="2506" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2507" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:84 %empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_14, i512 %fifo_A_A_IO_L2_in_14

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="2508" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:85 %specmemcore_ln1270 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1270"/></StgValue>
</operation>

<operation id="2509" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2510" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:88 %empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_15, i512 %fifo_A_A_IO_L2_in_15

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="2511" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:89 %specmemcore_ln1273 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1273"/></StgValue>
</operation>

<operation id="2512" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2513" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:92 %empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_0, i512 %fifo_B_B_IO_L2_in_0

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="2514" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:93 %specmemcore_ln1279 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1279"/></StgValue>
</operation>

<operation id="2515" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2516" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:96 %empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_1, i512 %fifo_B_B_IO_L2_in_1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="2517" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:97 %specmemcore_ln1282 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1282"/></StgValue>
</operation>

<operation id="2518" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2519" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:100 %empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_2, i512 %fifo_B_B_IO_L2_in_2

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="2520" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:101 %specmemcore_ln1285 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1285"/></StgValue>
</operation>

<operation id="2521" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2522" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:104 %empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_3, i512 %fifo_B_B_IO_L2_in_3

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="2523" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:105 %specmemcore_ln1288 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1288"/></StgValue>
</operation>

<operation id="2524" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2525" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:108 %empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_4, i512 %fifo_B_B_IO_L2_in_4

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="2526" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:109 %specmemcore_ln1291 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1291"/></StgValue>
</operation>

<operation id="2527" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2528" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:112 %empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_5, i512 %fifo_B_B_IO_L2_in_5

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="2529" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:113 %specmemcore_ln1294 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1294"/></StgValue>
</operation>

<operation id="2530" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2531" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:116 %empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_6, i512 %fifo_B_B_IO_L2_in_6

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="2532" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:117 %specmemcore_ln1297 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1297"/></StgValue>
</operation>

<operation id="2533" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2534" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:120 %empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_7, i512 %fifo_B_B_IO_L2_in_7

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="2535" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:121 %specmemcore_ln1300 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1300"/></StgValue>
</operation>

<operation id="2536" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2537" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:124 %empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_8, i512 %fifo_B_B_IO_L2_in_8

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="2538" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:125 %specmemcore_ln1303 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1303"/></StgValue>
</operation>

<operation id="2539" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2540" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:128 %empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_9, i512 %fifo_B_B_IO_L2_in_9

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="2541" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:129 %specmemcore_ln1306 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1306"/></StgValue>
</operation>

<operation id="2542" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2543" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:132 %empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_10, i512 %fifo_B_B_IO_L2_in_10

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="2544" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:133 %specmemcore_ln1309 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1309"/></StgValue>
</operation>

<operation id="2545" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2546" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:136 %empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_11, i512 %fifo_B_B_IO_L2_in_11

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="2547" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:137 %specmemcore_ln1312 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1312"/></StgValue>
</operation>

<operation id="2548" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2549" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:140 %empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_12, i512 %fifo_B_B_IO_L2_in_12

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="2550" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:141 %specmemcore_ln1315 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1315"/></StgValue>
</operation>

<operation id="2551" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2552" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:144 %empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_13, i512 %fifo_B_B_IO_L2_in_13

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="2553" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:145 %specmemcore_ln1318 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1318"/></StgValue>
</operation>

<operation id="2554" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2555" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:148 %empty_100 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_14, i512 %fifo_B_B_IO_L2_in_14

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="2556" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:149 %specmemcore_ln1321 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1321"/></StgValue>
</operation>

<operation id="2557" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2558" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:152 %empty_101 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_15, i512 %fifo_B_B_IO_L2_in_15

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="2559" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:153 %specmemcore_ln1324 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1324"/></StgValue>
</operation>

<operation id="2560" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2561" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:156 %empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_0, i512 %fifo_A_PE_0_0

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="2562" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:157 %specmemcore_ln1330 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1330"/></StgValue>
</operation>

<operation id="2563" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2564" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:160 %empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_1, i512 %fifo_A_PE_0_1

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="2565" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:161 %specmemcore_ln1333 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1333"/></StgValue>
</operation>

<operation id="2566" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2567" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:164 %empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_2, i512 %fifo_A_PE_0_2

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="2568" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:165 %specmemcore_ln1336 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1336"/></StgValue>
</operation>

<operation id="2569" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2570" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:168 %empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_3, i512 %fifo_A_PE_0_3

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="2571" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:169 %specmemcore_ln1339 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1339"/></StgValue>
</operation>

<operation id="2572" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2573" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:172 %empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_4, i512 %fifo_A_PE_0_4

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="2574" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:173 %specmemcore_ln1342 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1342"/></StgValue>
</operation>

<operation id="2575" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2576" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:176 %empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_5, i512 %fifo_A_PE_0_5

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="2577" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:177 %specmemcore_ln1345 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1345"/></StgValue>
</operation>

<operation id="2578" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2579" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:180 %empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_6, i512 %fifo_A_PE_0_6

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="2580" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:181 %specmemcore_ln1348 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1348"/></StgValue>
</operation>

<operation id="2581" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2582" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:184 %empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_7, i512 %fifo_A_PE_0_7

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="2583" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:185 %specmemcore_ln1351 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1351"/></StgValue>
</operation>

<operation id="2584" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2585" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:188 %empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_8, i512 %fifo_A_PE_0_8

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="2586" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:189 %specmemcore_ln1354 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1354"/></StgValue>
</operation>

<operation id="2587" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2588" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:192 %empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_9, i512 %fifo_A_PE_0_9

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="2589" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:193 %specmemcore_ln1357 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1357"/></StgValue>
</operation>

<operation id="2590" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2591" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:196 %empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_10, i512 %fifo_A_PE_0_10

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="2592" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:197 %specmemcore_ln1360 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1360"/></StgValue>
</operation>

<operation id="2593" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2594" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:200 %empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_11, i512 %fifo_A_PE_0_11

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="2595" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:201 %specmemcore_ln1363 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1363"/></StgValue>
</operation>

<operation id="2596" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:202 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2597" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:204 %empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_12, i512 %fifo_A_PE_0_12

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="2598" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:205 %specmemcore_ln1366 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1366"/></StgValue>
</operation>

<operation id="2599" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2600" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:208 %empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_13, i512 %fifo_A_PE_0_13

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="2601" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:209 %specmemcore_ln1369 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1369"/></StgValue>
</operation>

<operation id="2602" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:210 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2603" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:212 %empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_14, i512 %fifo_A_PE_0_14

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="2604" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:213 %specmemcore_ln1372 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1372"/></StgValue>
</operation>

<operation id="2605" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:214 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2606" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:216 %empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_15, i512 %fifo_A_PE_0_15

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="2607" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:217 %specmemcore_ln1375 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1375"/></StgValue>
</operation>

<operation id="2608" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:218 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2609" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:220 %empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_16, i512 %fifo_A_PE_0_16

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="2610" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:221 %specmemcore_ln1378 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1378"/></StgValue>
</operation>

<operation id="2611" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:222 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2612" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:224 %empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_0, i512 %fifo_A_PE_1_0

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="2613" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:225 %specmemcore_ln1381 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1381"/></StgValue>
</operation>

<operation id="2614" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:226 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2615" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:228 %empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_1, i512 %fifo_A_PE_1_1

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="2616" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:229 %specmemcore_ln1384 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1384"/></StgValue>
</operation>

<operation id="2617" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:230 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2618" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:232 %empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_2, i512 %fifo_A_PE_1_2

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="2619" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:233 %specmemcore_ln1387 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1387"/></StgValue>
</operation>

<operation id="2620" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:234 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2621" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:236 %empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_3, i512 %fifo_A_PE_1_3

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="2622" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:237 %specmemcore_ln1390 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1390"/></StgValue>
</operation>

<operation id="2623" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:238 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2624" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:240 %empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_4, i512 %fifo_A_PE_1_4

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="2625" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:241 %specmemcore_ln1393 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1393"/></StgValue>
</operation>

<operation id="2626" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:242 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2627" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:244 %empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_5, i512 %fifo_A_PE_1_5

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="2628" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:245 %specmemcore_ln1396 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1396"/></StgValue>
</operation>

<operation id="2629" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:246 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2630" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:248 %empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_6, i512 %fifo_A_PE_1_6

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="2631" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:249 %specmemcore_ln1399 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1399"/></StgValue>
</operation>

<operation id="2632" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:250 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2633" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:252 %empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_7, i512 %fifo_A_PE_1_7

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="2634" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:253 %specmemcore_ln1402 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1402"/></StgValue>
</operation>

<operation id="2635" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:254 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2636" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:256 %empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_8, i512 %fifo_A_PE_1_8

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="2637" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:257 %specmemcore_ln1405 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1405"/></StgValue>
</operation>

<operation id="2638" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:258 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2639" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:260 %empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_9, i512 %fifo_A_PE_1_9

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="2640" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:261 %specmemcore_ln1408 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1408"/></StgValue>
</operation>

<operation id="2641" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:262 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2642" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:264 %empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_10, i512 %fifo_A_PE_1_10

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="2643" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:265 %specmemcore_ln1411 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1411"/></StgValue>
</operation>

<operation id="2644" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:266 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2645" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:268 %empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_11, i512 %fifo_A_PE_1_11

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="2646" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:269 %specmemcore_ln1414 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1414"/></StgValue>
</operation>

<operation id="2647" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:270 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2648" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:272 %empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_12, i512 %fifo_A_PE_1_12

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="2649" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:273 %specmemcore_ln1417 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1417"/></StgValue>
</operation>

<operation id="2650" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:274 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2651" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:276 %empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_13, i512 %fifo_A_PE_1_13

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="2652" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:277 %specmemcore_ln1420 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1420"/></StgValue>
</operation>

<operation id="2653" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:278 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2654" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:280 %empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_14, i512 %fifo_A_PE_1_14

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="2655" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:281 %specmemcore_ln1423 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1423"/></StgValue>
</operation>

<operation id="2656" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:282 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2657" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:284 %empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_15, i512 %fifo_A_PE_1_15

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="2658" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:285 %specmemcore_ln1426 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1426"/></StgValue>
</operation>

<operation id="2659" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:286 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2660" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:288 %empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_16, i512 %fifo_A_PE_1_16

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="2661" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:289 %specmemcore_ln1429 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1429"/></StgValue>
</operation>

<operation id="2662" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:290 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2663" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:292 %empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_0, i512 %fifo_A_PE_2_0

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="2664" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:293 %specmemcore_ln1432 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1432"/></StgValue>
</operation>

<operation id="2665" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:294 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2666" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:296 %empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_1, i512 %fifo_A_PE_2_1

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="2667" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:297 %specmemcore_ln1435 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1435"/></StgValue>
</operation>

<operation id="2668" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:298 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2669" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:300 %empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_2, i512 %fifo_A_PE_2_2

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="2670" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:301 %specmemcore_ln1438 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1438"/></StgValue>
</operation>

<operation id="2671" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:302 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2672" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:304 %empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_3, i512 %fifo_A_PE_2_3

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="2673" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:305 %specmemcore_ln1441 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1441"/></StgValue>
</operation>

<operation id="2674" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:306 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2675" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:308 %empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_4, i512 %fifo_A_PE_2_4

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="2676" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:309 %specmemcore_ln1444 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1444"/></StgValue>
</operation>

<operation id="2677" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:310 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2678" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:312 %empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_5, i512 %fifo_A_PE_2_5

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="2679" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:313 %specmemcore_ln1447 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1447"/></StgValue>
</operation>

<operation id="2680" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:314 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2681" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:316 %empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_6, i512 %fifo_A_PE_2_6

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="2682" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:317 %specmemcore_ln1450 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1450"/></StgValue>
</operation>

<operation id="2683" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:318 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2684" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:320 %empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_7, i512 %fifo_A_PE_2_7

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="2685" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:321 %specmemcore_ln1453 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1453"/></StgValue>
</operation>

<operation id="2686" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:322 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2687" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:324 %empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_8, i512 %fifo_A_PE_2_8

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="2688" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:325 %specmemcore_ln1456 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1456"/></StgValue>
</operation>

<operation id="2689" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:326 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2690" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:328 %empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_9, i512 %fifo_A_PE_2_9

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="2691" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:329 %specmemcore_ln1459 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1459"/></StgValue>
</operation>

<operation id="2692" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:330 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2693" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:332 %empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_10, i512 %fifo_A_PE_2_10

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="2694" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:333 %specmemcore_ln1462 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1462"/></StgValue>
</operation>

<operation id="2695" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:334 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2696" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:336 %empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_11, i512 %fifo_A_PE_2_11

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="2697" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:337 %specmemcore_ln1465 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1465"/></StgValue>
</operation>

<operation id="2698" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2699" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:340 %empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_12, i512 %fifo_A_PE_2_12

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="2700" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:341 %specmemcore_ln1468 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1468"/></StgValue>
</operation>

<operation id="2701" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:342 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2702" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:344 %empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_13, i512 %fifo_A_PE_2_13

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="2703" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:345 %specmemcore_ln1471 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1471"/></StgValue>
</operation>

<operation id="2704" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:346 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2705" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:348 %empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_14, i512 %fifo_A_PE_2_14

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="2706" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:349 %specmemcore_ln1474 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1474"/></StgValue>
</operation>

<operation id="2707" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:350 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2708" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:352 %empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_15, i512 %fifo_A_PE_2_15

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="2709" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:353 %specmemcore_ln1477 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1477"/></StgValue>
</operation>

<operation id="2710" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:354 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2711" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:356 %empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_16, i512 %fifo_A_PE_2_16

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="2712" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:357 %specmemcore_ln1480 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1480"/></StgValue>
</operation>

<operation id="2713" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:358 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2714" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:360 %empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_0, i512 %fifo_A_PE_3_0

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="2715" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:361 %specmemcore_ln1483 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1483"/></StgValue>
</operation>

<operation id="2716" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:362 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2717" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:364 %empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_1, i512 %fifo_A_PE_3_1

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="2718" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:365 %specmemcore_ln1486 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1486"/></StgValue>
</operation>

<operation id="2719" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:366 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2720" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:368 %empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_2, i512 %fifo_A_PE_3_2

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="2721" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:369 %specmemcore_ln1489 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1489"/></StgValue>
</operation>

<operation id="2722" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:370 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2723" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:372 %empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_3, i512 %fifo_A_PE_3_3

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="2724" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:373 %specmemcore_ln1492 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1492"/></StgValue>
</operation>

<operation id="2725" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:374 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2726" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:376 %empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_4, i512 %fifo_A_PE_3_4

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="2727" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:377 %specmemcore_ln1495 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1495"/></StgValue>
</operation>

<operation id="2728" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:378 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2729" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:380 %empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_5, i512 %fifo_A_PE_3_5

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="2730" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:381 %specmemcore_ln1498 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1498"/></StgValue>
</operation>

<operation id="2731" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:382 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2732" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:384 %empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_6, i512 %fifo_A_PE_3_6

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="2733" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:385 %specmemcore_ln1501 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1501"/></StgValue>
</operation>

<operation id="2734" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:386 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2735" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:388 %empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_7, i512 %fifo_A_PE_3_7

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="2736" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:389 %specmemcore_ln1504 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1504"/></StgValue>
</operation>

<operation id="2737" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:390 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2738" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:392 %empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_8, i512 %fifo_A_PE_3_8

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="2739" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:393 %specmemcore_ln1507 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1507"/></StgValue>
</operation>

<operation id="2740" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:394 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2741" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:396 %empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_9, i512 %fifo_A_PE_3_9

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="2742" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:397 %specmemcore_ln1510 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1510"/></StgValue>
</operation>

<operation id="2743" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:398 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2744" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:400 %empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_10, i512 %fifo_A_PE_3_10

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="2745" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:401 %specmemcore_ln1513 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1513"/></StgValue>
</operation>

<operation id="2746" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:402 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2747" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:404 %empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_11, i512 %fifo_A_PE_3_11

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="2748" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:405 %specmemcore_ln1516 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1516"/></StgValue>
</operation>

<operation id="2749" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:406 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2750" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:408 %empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_12, i512 %fifo_A_PE_3_12

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="2751" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:409 %specmemcore_ln1519 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1519"/></StgValue>
</operation>

<operation id="2752" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:410 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2753" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:412 %empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_13, i512 %fifo_A_PE_3_13

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="2754" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:413 %specmemcore_ln1522 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1522"/></StgValue>
</operation>

<operation id="2755" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:414 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2756" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:416 %empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_14, i512 %fifo_A_PE_3_14

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="2757" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:417 %specmemcore_ln1525 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1525"/></StgValue>
</operation>

<operation id="2758" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:418 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2759" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:420 %empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_15, i512 %fifo_A_PE_3_15

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="2760" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:421 %specmemcore_ln1528 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1528"/></StgValue>
</operation>

<operation id="2761" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:422 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2762" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:424 %empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_16, i512 %fifo_A_PE_3_16

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="2763" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:425 %specmemcore_ln1531 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1531"/></StgValue>
</operation>

<operation id="2764" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:426 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2765" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:428 %empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_0, i512 %fifo_A_PE_4_0

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="2766" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:429 %specmemcore_ln1534 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1534"/></StgValue>
</operation>

<operation id="2767" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:430 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2768" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:432 %empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_1, i512 %fifo_A_PE_4_1

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="2769" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:433 %specmemcore_ln1537 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1537"/></StgValue>
</operation>

<operation id="2770" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:434 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2771" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:436 %empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_2, i512 %fifo_A_PE_4_2

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="2772" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:437 %specmemcore_ln1540 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1540"/></StgValue>
</operation>

<operation id="2773" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:438 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2774" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:440 %empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_3, i512 %fifo_A_PE_4_3

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="2775" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:441 %specmemcore_ln1543 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1543"/></StgValue>
</operation>

<operation id="2776" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:442 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2777" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:444 %empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_4, i512 %fifo_A_PE_4_4

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="2778" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:445 %specmemcore_ln1546 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1546"/></StgValue>
</operation>

<operation id="2779" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:446 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2780" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:448 %empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_5, i512 %fifo_A_PE_4_5

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="2781" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:449 %specmemcore_ln1549 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1549"/></StgValue>
</operation>

<operation id="2782" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:450 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2783" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:452 %empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_6, i512 %fifo_A_PE_4_6

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="2784" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:453 %specmemcore_ln1552 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1552"/></StgValue>
</operation>

<operation id="2785" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:454 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2786" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:456 %empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_7, i512 %fifo_A_PE_4_7

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="2787" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:457 %specmemcore_ln1555 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1555"/></StgValue>
</operation>

<operation id="2788" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:458 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2789" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:460 %empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_8, i512 %fifo_A_PE_4_8

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="2790" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:461 %specmemcore_ln1558 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1558"/></StgValue>
</operation>

<operation id="2791" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:462 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2792" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:464 %empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_9, i512 %fifo_A_PE_4_9

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="2793" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:465 %specmemcore_ln1561 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1561"/></StgValue>
</operation>

<operation id="2794" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:466 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2795" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:468 %empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_10, i512 %fifo_A_PE_4_10

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="2796" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:469 %specmemcore_ln1564 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1564"/></StgValue>
</operation>

<operation id="2797" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:470 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2798" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:472 %empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_11, i512 %fifo_A_PE_4_11

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="2799" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:473 %specmemcore_ln1567 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1567"/></StgValue>
</operation>

<operation id="2800" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:474 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2801" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:476 %empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_12, i512 %fifo_A_PE_4_12

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="2802" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:477 %specmemcore_ln1570 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1570"/></StgValue>
</operation>

<operation id="2803" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:478 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2804" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:480 %empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_13, i512 %fifo_A_PE_4_13

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="2805" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:481 %specmemcore_ln1573 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1573"/></StgValue>
</operation>

<operation id="2806" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:482 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2807" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:484 %empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_14, i512 %fifo_A_PE_4_14

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="2808" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:485 %specmemcore_ln1576 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1576"/></StgValue>
</operation>

<operation id="2809" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:486 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2810" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:488 %empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_15, i512 %fifo_A_PE_4_15

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="2811" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:489 %specmemcore_ln1579 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1579"/></StgValue>
</operation>

<operation id="2812" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:490 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2813" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:492 %empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_16, i512 %fifo_A_PE_4_16

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="2814" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:493 %specmemcore_ln1582 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1582"/></StgValue>
</operation>

<operation id="2815" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:494 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2816" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:496 %empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_0, i512 %fifo_A_PE_5_0

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="2817" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:497 %specmemcore_ln1585 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1585"/></StgValue>
</operation>

<operation id="2818" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:498 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2819" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:500 %empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_1, i512 %fifo_A_PE_5_1

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="2820" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:501 %specmemcore_ln1588 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1588"/></StgValue>
</operation>

<operation id="2821" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:502 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2822" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:504 %empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_2, i512 %fifo_A_PE_5_2

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="2823" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:505 %specmemcore_ln1591 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1591"/></StgValue>
</operation>

<operation id="2824" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:506 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2825" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:508 %empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_3, i512 %fifo_A_PE_5_3

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="2826" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:509 %specmemcore_ln1594 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1594"/></StgValue>
</operation>

<operation id="2827" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:510 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2828" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:512 %empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_4, i512 %fifo_A_PE_5_4

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="2829" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:513 %specmemcore_ln1597 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1597"/></StgValue>
</operation>

<operation id="2830" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:514 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2831" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:516 %empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_5, i512 %fifo_A_PE_5_5

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="2832" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:517 %specmemcore_ln1600 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1600"/></StgValue>
</operation>

<operation id="2833" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:518 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2834" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:520 %empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_6, i512 %fifo_A_PE_5_6

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="2835" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:521 %specmemcore_ln1603 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1603"/></StgValue>
</operation>

<operation id="2836" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:522 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2837" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:524 %empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_7, i512 %fifo_A_PE_5_7

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="2838" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:525 %specmemcore_ln1606 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1606"/></StgValue>
</operation>

<operation id="2839" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:526 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2840" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:528 %empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_8, i512 %fifo_A_PE_5_8

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="2841" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:529 %specmemcore_ln1609 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1609"/></StgValue>
</operation>

<operation id="2842" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:530 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2843" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:532 %empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_9, i512 %fifo_A_PE_5_9

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="2844" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:533 %specmemcore_ln1612 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1612"/></StgValue>
</operation>

<operation id="2845" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:534 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2846" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:536 %empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_10, i512 %fifo_A_PE_5_10

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="2847" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:537 %specmemcore_ln1615 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1615"/></StgValue>
</operation>

<operation id="2848" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:538 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2849" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:540 %empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_11, i512 %fifo_A_PE_5_11

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="2850" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:541 %specmemcore_ln1618 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1618"/></StgValue>
</operation>

<operation id="2851" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:542 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2852" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:544 %empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_12, i512 %fifo_A_PE_5_12

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="2853" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:545 %specmemcore_ln1621 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1621"/></StgValue>
</operation>

<operation id="2854" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:546 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2855" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:548 %empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_13, i512 %fifo_A_PE_5_13

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="2856" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:549 %specmemcore_ln1624 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1624"/></StgValue>
</operation>

<operation id="2857" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:550 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2858" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:552 %empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_14, i512 %fifo_A_PE_5_14

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="2859" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:553 %specmemcore_ln1627 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1627"/></StgValue>
</operation>

<operation id="2860" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:554 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2861" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:556 %empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_15, i512 %fifo_A_PE_5_15

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="2862" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:557 %specmemcore_ln1630 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1630"/></StgValue>
</operation>

<operation id="2863" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:558 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2864" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:560 %empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_16, i512 %fifo_A_PE_5_16

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="2865" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:561 %specmemcore_ln1633 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1633"/></StgValue>
</operation>

<operation id="2866" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:562 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2867" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:564 %empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_0, i512 %fifo_A_PE_6_0

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="2868" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:565 %specmemcore_ln1636 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1636"/></StgValue>
</operation>

<operation id="2869" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:566 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2870" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:568 %empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_1, i512 %fifo_A_PE_6_1

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="2871" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:569 %specmemcore_ln1639 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1639"/></StgValue>
</operation>

<operation id="2872" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:570 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2873" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:572 %empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_2, i512 %fifo_A_PE_6_2

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="2874" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:573 %specmemcore_ln1642 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1642"/></StgValue>
</operation>

<operation id="2875" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:574 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2876" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:576 %empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_3, i512 %fifo_A_PE_6_3

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="2877" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:577 %specmemcore_ln1645 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1645"/></StgValue>
</operation>

<operation id="2878" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:578 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2879" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:580 %empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_4, i512 %fifo_A_PE_6_4

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="2880" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:581 %specmemcore_ln1648 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1648"/></StgValue>
</operation>

<operation id="2881" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:582 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2882" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:584 %empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_5, i512 %fifo_A_PE_6_5

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="2883" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:585 %specmemcore_ln1651 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1651"/></StgValue>
</operation>

<operation id="2884" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:586 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2885" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:588 %empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_6, i512 %fifo_A_PE_6_6

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="2886" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:589 %specmemcore_ln1654 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1654"/></StgValue>
</operation>

<operation id="2887" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:590 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2888" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:592 %empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_7, i512 %fifo_A_PE_6_7

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="2889" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:593 %specmemcore_ln1657 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1657"/></StgValue>
</operation>

<operation id="2890" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:594 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2891" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:596 %empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_8, i512 %fifo_A_PE_6_8

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="2892" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:597 %specmemcore_ln1660 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1660"/></StgValue>
</operation>

<operation id="2893" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:598 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2894" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:600 %empty_213 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_9, i512 %fifo_A_PE_6_9

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="2895" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:601 %specmemcore_ln1663 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1663"/></StgValue>
</operation>

<operation id="2896" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:602 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2897" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:604 %empty_214 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_10, i512 %fifo_A_PE_6_10

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="2898" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:605 %specmemcore_ln1666 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1666"/></StgValue>
</operation>

<operation id="2899" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:606 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2900" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:608 %empty_215 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_11, i512 %fifo_A_PE_6_11

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="2901" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:609 %specmemcore_ln1669 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1669"/></StgValue>
</operation>

<operation id="2902" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:610 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2903" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:612 %empty_216 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_12, i512 %fifo_A_PE_6_12

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="2904" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:613 %specmemcore_ln1672 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1672"/></StgValue>
</operation>

<operation id="2905" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:614 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2906" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:616 %empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_13, i512 %fifo_A_PE_6_13

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="2907" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:617 %specmemcore_ln1675 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1675"/></StgValue>
</operation>

<operation id="2908" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:618 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2909" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:620 %empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_14, i512 %fifo_A_PE_6_14

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="2910" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:621 %specmemcore_ln1678 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1678"/></StgValue>
</operation>

<operation id="2911" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:622 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2912" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:624 %empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_15, i512 %fifo_A_PE_6_15

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="2913" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:625 %specmemcore_ln1681 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1681"/></StgValue>
</operation>

<operation id="2914" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:626 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2915" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:628 %empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_16, i512 %fifo_A_PE_6_16

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="2916" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:629 %specmemcore_ln1684 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1684"/></StgValue>
</operation>

<operation id="2917" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:630 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2918" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:632 %empty_221 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_0, i512 %fifo_A_PE_7_0

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="2919" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:633 %specmemcore_ln1687 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1687"/></StgValue>
</operation>

<operation id="2920" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:634 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2921" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:636 %empty_222 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_1, i512 %fifo_A_PE_7_1

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="2922" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:637 %specmemcore_ln1690 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1690"/></StgValue>
</operation>

<operation id="2923" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:638 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2924" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:640 %empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_2, i512 %fifo_A_PE_7_2

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="2925" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:641 %specmemcore_ln1693 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1693"/></StgValue>
</operation>

<operation id="2926" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:642 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2927" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:644 %empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_3, i512 %fifo_A_PE_7_3

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="2928" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:645 %specmemcore_ln1696 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1696"/></StgValue>
</operation>

<operation id="2929" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:646 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2930" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:648 %empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_4, i512 %fifo_A_PE_7_4

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="2931" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:649 %specmemcore_ln1699 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1699"/></StgValue>
</operation>

<operation id="2932" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:650 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2933" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:652 %empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_5, i512 %fifo_A_PE_7_5

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="2934" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:653 %specmemcore_ln1702 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1702"/></StgValue>
</operation>

<operation id="2935" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:654 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2936" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:656 %empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_6, i512 %fifo_A_PE_7_6

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="2937" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:657 %specmemcore_ln1705 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1705"/></StgValue>
</operation>

<operation id="2938" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:658 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2939" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:660 %empty_228 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_7, i512 %fifo_A_PE_7_7

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="2940" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:661 %specmemcore_ln1708 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1708"/></StgValue>
</operation>

<operation id="2941" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:662 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2942" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:664 %empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_8, i512 %fifo_A_PE_7_8

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="2943" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:665 %specmemcore_ln1711 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1711"/></StgValue>
</operation>

<operation id="2944" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:666 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2945" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:668 %empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_9, i512 %fifo_A_PE_7_9

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="2946" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:669 %specmemcore_ln1714 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1714"/></StgValue>
</operation>

<operation id="2947" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:670 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2948" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:672 %empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_10, i512 %fifo_A_PE_7_10

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="2949" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:673 %specmemcore_ln1717 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1717"/></StgValue>
</operation>

<operation id="2950" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:674 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2951" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:676 %empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_11, i512 %fifo_A_PE_7_11

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="2952" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:677 %specmemcore_ln1720 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1720"/></StgValue>
</operation>

<operation id="2953" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:678 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2954" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:680 %empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_12, i512 %fifo_A_PE_7_12

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="2955" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:681 %specmemcore_ln1723 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1723"/></StgValue>
</operation>

<operation id="2956" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:682 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2957" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:684 %empty_234 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_13, i512 %fifo_A_PE_7_13

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="2958" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:685 %specmemcore_ln1726 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1726"/></StgValue>
</operation>

<operation id="2959" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:686 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2960" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:688 %empty_235 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_14, i512 %fifo_A_PE_7_14

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="2961" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:689 %specmemcore_ln1729 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1729"/></StgValue>
</operation>

<operation id="2962" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:690 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2963" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:692 %empty_236 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_15, i512 %fifo_A_PE_7_15

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="2964" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:693 %specmemcore_ln1732 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1732"/></StgValue>
</operation>

<operation id="2965" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:694 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2966" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:696 %empty_237 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_16, i512 %fifo_A_PE_7_16

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="2967" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:697 %specmemcore_ln1735 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1735"/></StgValue>
</operation>

<operation id="2968" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:698 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2969" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:700 %empty_238 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_0, i512 %fifo_A_PE_8_0

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="2970" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:701 %specmemcore_ln1738 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1738"/></StgValue>
</operation>

<operation id="2971" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:702 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2972" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:704 %empty_239 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_1, i512 %fifo_A_PE_8_1

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="2973" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:705 %specmemcore_ln1741 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1741"/></StgValue>
</operation>

<operation id="2974" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:706 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2975" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:708 %empty_240 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_2, i512 %fifo_A_PE_8_2

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="2976" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:709 %specmemcore_ln1744 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1744"/></StgValue>
</operation>

<operation id="2977" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:710 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2978" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:712 %empty_241 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_3, i512 %fifo_A_PE_8_3

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="2979" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:713 %specmemcore_ln1747 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1747"/></StgValue>
</operation>

<operation id="2980" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:714 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2981" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:716 %empty_242 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_4, i512 %fifo_A_PE_8_4

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="2982" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:717 %specmemcore_ln1750 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1750"/></StgValue>
</operation>

<operation id="2983" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:718 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2984" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:720 %empty_243 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_5, i512 %fifo_A_PE_8_5

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="2985" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:721 %specmemcore_ln1753 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1753"/></StgValue>
</operation>

<operation id="2986" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:722 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2987" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:724 %empty_244 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_6, i512 %fifo_A_PE_8_6

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="2988" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:725 %specmemcore_ln1756 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1756"/></StgValue>
</operation>

<operation id="2989" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:726 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2990" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:728 %empty_245 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_7, i512 %fifo_A_PE_8_7

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="2991" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:729 %specmemcore_ln1759 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1759"/></StgValue>
</operation>

<operation id="2992" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:730 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2993" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:732 %empty_246 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_8, i512 %fifo_A_PE_8_8

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="2994" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:733 %specmemcore_ln1762 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1762"/></StgValue>
</operation>

<operation id="2995" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:734 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2996" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:736 %empty_247 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_9, i512 %fifo_A_PE_8_9

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="2997" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:737 %specmemcore_ln1765 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1765"/></StgValue>
</operation>

<operation id="2998" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:738 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2999" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:740 %empty_248 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_10, i512 %fifo_A_PE_8_10

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="3000" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:741 %specmemcore_ln1768 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1768"/></StgValue>
</operation>

<operation id="3001" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:742 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3002" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:744 %empty_249 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_11, i512 %fifo_A_PE_8_11

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="3003" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:745 %specmemcore_ln1771 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1771"/></StgValue>
</operation>

<operation id="3004" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:746 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3005" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:748 %empty_250 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_12, i512 %fifo_A_PE_8_12

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="3006" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:749 %specmemcore_ln1774 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1774"/></StgValue>
</operation>

<operation id="3007" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:750 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3008" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:752 %empty_251 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_13, i512 %fifo_A_PE_8_13

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="3009" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:753 %specmemcore_ln1777 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1777"/></StgValue>
</operation>

<operation id="3010" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:754 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3011" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:756 %empty_252 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_14, i512 %fifo_A_PE_8_14

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="3012" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:757 %specmemcore_ln1780 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1780"/></StgValue>
</operation>

<operation id="3013" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:758 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3014" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:760 %empty_253 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_15, i512 %fifo_A_PE_8_15

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="3015" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:761 %specmemcore_ln1783 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1783"/></StgValue>
</operation>

<operation id="3016" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:762 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3017" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:764 %empty_254 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_8_16, i512 %fifo_A_PE_8_16

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="3018" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:765 %specmemcore_ln1786 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_8_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1786"/></StgValue>
</operation>

<operation id="3019" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:766 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_8_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3020" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:768 %empty_255 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_0, i512 %fifo_A_PE_9_0

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="3021" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:769 %specmemcore_ln1789 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1789"/></StgValue>
</operation>

<operation id="3022" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:770 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3023" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:772 %empty_256 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_1, i512 %fifo_A_PE_9_1

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="3024" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:773 %specmemcore_ln1792 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1792"/></StgValue>
</operation>

<operation id="3025" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:774 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3026" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:776 %empty_257 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_2, i512 %fifo_A_PE_9_2

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="3027" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:777 %specmemcore_ln1795 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1795"/></StgValue>
</operation>

<operation id="3028" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:778 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3029" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:780 %empty_258 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_3, i512 %fifo_A_PE_9_3

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="3030" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:781 %specmemcore_ln1798 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1798"/></StgValue>
</operation>

<operation id="3031" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:782 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3032" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:784 %empty_259 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_4, i512 %fifo_A_PE_9_4

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="3033" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:785 %specmemcore_ln1801 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1801"/></StgValue>
</operation>

<operation id="3034" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:786 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3035" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:788 %empty_260 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_5, i512 %fifo_A_PE_9_5

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="3036" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:789 %specmemcore_ln1804 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1804"/></StgValue>
</operation>

<operation id="3037" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:790 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3038" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:792 %empty_261 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_6, i512 %fifo_A_PE_9_6

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="3039" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:793 %specmemcore_ln1807 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1807"/></StgValue>
</operation>

<operation id="3040" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:794 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3041" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:796 %empty_262 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_7, i512 %fifo_A_PE_9_7

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="3042" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:797 %specmemcore_ln1810 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1810"/></StgValue>
</operation>

<operation id="3043" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:798 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3044" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:800 %empty_263 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_8, i512 %fifo_A_PE_9_8

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="3045" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:801 %specmemcore_ln1813 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1813"/></StgValue>
</operation>

<operation id="3046" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:802 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3047" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:804 %empty_264 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_9, i512 %fifo_A_PE_9_9

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="3048" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:805 %specmemcore_ln1816 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1816"/></StgValue>
</operation>

<operation id="3049" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:806 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3050" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:808 %empty_265 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_10, i512 %fifo_A_PE_9_10

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="3051" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:809 %specmemcore_ln1819 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1819"/></StgValue>
</operation>

<operation id="3052" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:810 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3053" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:812 %empty_266 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_11, i512 %fifo_A_PE_9_11

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="3054" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:813 %specmemcore_ln1822 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1822"/></StgValue>
</operation>

<operation id="3055" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:814 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3056" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:816 %empty_267 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_12, i512 %fifo_A_PE_9_12

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="3057" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:817 %specmemcore_ln1825 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1825"/></StgValue>
</operation>

<operation id="3058" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:818 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3059" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:820 %empty_268 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_13, i512 %fifo_A_PE_9_13

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="3060" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:821 %specmemcore_ln1828 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1828"/></StgValue>
</operation>

<operation id="3061" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:822 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3062" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:824 %empty_269 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_14, i512 %fifo_A_PE_9_14

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="3063" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:825 %specmemcore_ln1831 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1831"/></StgValue>
</operation>

<operation id="3064" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:826 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3065" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:828 %empty_270 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_15, i512 %fifo_A_PE_9_15

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="3066" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:829 %specmemcore_ln1834 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1834"/></StgValue>
</operation>

<operation id="3067" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:830 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3068" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:832 %empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_9_16, i512 %fifo_A_PE_9_16

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="3069" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:833 %specmemcore_ln1837 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_9_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1837"/></StgValue>
</operation>

<operation id="3070" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:834 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_9_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3071" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:836 %empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_0, i512 %fifo_A_PE_10_0

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="3072" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:837 %specmemcore_ln1840 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1840"/></StgValue>
</operation>

<operation id="3073" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:838 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3074" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:840 %empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_1, i512 %fifo_A_PE_10_1

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="3075" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:841 %specmemcore_ln1843 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1843"/></StgValue>
</operation>

<operation id="3076" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:842 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3077" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:844 %empty_274 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_2, i512 %fifo_A_PE_10_2

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="3078" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:845 %specmemcore_ln1846 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1846"/></StgValue>
</operation>

<operation id="3079" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:846 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3080" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:848 %empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_3, i512 %fifo_A_PE_10_3

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="3081" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:849 %specmemcore_ln1849 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1849"/></StgValue>
</operation>

<operation id="3082" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:850 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3083" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:852 %empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_4, i512 %fifo_A_PE_10_4

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="3084" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:853 %specmemcore_ln1852 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1852"/></StgValue>
</operation>

<operation id="3085" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:854 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3086" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:856 %empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_5, i512 %fifo_A_PE_10_5

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="3087" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:857 %specmemcore_ln1855 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1855"/></StgValue>
</operation>

<operation id="3088" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:858 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3089" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:860 %empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_6, i512 %fifo_A_PE_10_6

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="3090" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:861 %specmemcore_ln1858 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1858"/></StgValue>
</operation>

<operation id="3091" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:862 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3092" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:864 %empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_7, i512 %fifo_A_PE_10_7

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="3093" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:865 %specmemcore_ln1861 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1861"/></StgValue>
</operation>

<operation id="3094" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:866 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3095" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:868 %empty_280 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_8, i512 %fifo_A_PE_10_8

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="3096" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:869 %specmemcore_ln1864 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1864"/></StgValue>
</operation>

<operation id="3097" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:870 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3098" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:872 %empty_281 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_9, i512 %fifo_A_PE_10_9

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="3099" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:873 %specmemcore_ln1867 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1867"/></StgValue>
</operation>

<operation id="3100" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:874 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3101" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:876 %empty_282 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_10, i512 %fifo_A_PE_10_10

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="3102" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:877 %specmemcore_ln1870 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1870"/></StgValue>
</operation>

<operation id="3103" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:878 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3104" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:880 %empty_283 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_11, i512 %fifo_A_PE_10_11

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="3105" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:881 %specmemcore_ln1873 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1873"/></StgValue>
</operation>

<operation id="3106" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:882 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3107" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:884 %empty_284 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_12, i512 %fifo_A_PE_10_12

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="3108" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:885 %specmemcore_ln1876 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1876"/></StgValue>
</operation>

<operation id="3109" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:886 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3110" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:888 %empty_285 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_13, i512 %fifo_A_PE_10_13

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="3111" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:889 %specmemcore_ln1879 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1879"/></StgValue>
</operation>

<operation id="3112" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:890 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3113" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:892 %empty_286 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_14, i512 %fifo_A_PE_10_14

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="3114" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:893 %specmemcore_ln1882 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1882"/></StgValue>
</operation>

<operation id="3115" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:894 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3116" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:896 %empty_287 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_15, i512 %fifo_A_PE_10_15

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="3117" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:897 %specmemcore_ln1885 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1885"/></StgValue>
</operation>

<operation id="3118" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:898 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3119" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:900 %empty_288 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_10_16, i512 %fifo_A_PE_10_16

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="3120" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:901 %specmemcore_ln1888 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_10_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1888"/></StgValue>
</operation>

<operation id="3121" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:902 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_10_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3122" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:904 %empty_289 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_0, i512 %fifo_A_PE_11_0

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="3123" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:905 %specmemcore_ln1891 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1891"/></StgValue>
</operation>

<operation id="3124" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:906 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3125" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:908 %empty_290 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_1, i512 %fifo_A_PE_11_1

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="3126" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:909 %specmemcore_ln1894 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1894"/></StgValue>
</operation>

<operation id="3127" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:910 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3128" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:912 %empty_291 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_2, i512 %fifo_A_PE_11_2

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="3129" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:913 %specmemcore_ln1897 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1897"/></StgValue>
</operation>

<operation id="3130" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:914 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3131" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:916 %empty_292 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_3, i512 %fifo_A_PE_11_3

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="3132" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:917 %specmemcore_ln1900 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1900"/></StgValue>
</operation>

<operation id="3133" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:918 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3134" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:920 %empty_293 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_4, i512 %fifo_A_PE_11_4

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="3135" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:921 %specmemcore_ln1903 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1903"/></StgValue>
</operation>

<operation id="3136" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:922 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3137" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:924 %empty_294 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_5, i512 %fifo_A_PE_11_5

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="3138" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:925 %specmemcore_ln1906 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1906"/></StgValue>
</operation>

<operation id="3139" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:926 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3140" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:928 %empty_295 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_6, i512 %fifo_A_PE_11_6

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="3141" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:929 %specmemcore_ln1909 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1909"/></StgValue>
</operation>

<operation id="3142" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:930 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3143" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:932 %empty_296 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_7, i512 %fifo_A_PE_11_7

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="3144" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:933 %specmemcore_ln1912 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1912"/></StgValue>
</operation>

<operation id="3145" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:934 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3146" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:936 %empty_297 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_8, i512 %fifo_A_PE_11_8

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="3147" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:937 %specmemcore_ln1915 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1915"/></StgValue>
</operation>

<operation id="3148" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:938 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3149" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:940 %empty_298 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_9, i512 %fifo_A_PE_11_9

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="3150" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:941 %specmemcore_ln1918 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1918"/></StgValue>
</operation>

<operation id="3151" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:942 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3152" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:944 %empty_299 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_10, i512 %fifo_A_PE_11_10

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="3153" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:945 %specmemcore_ln1921 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1921"/></StgValue>
</operation>

<operation id="3154" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:946 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3155" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:948 %empty_300 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_11, i512 %fifo_A_PE_11_11

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="3156" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:949 %specmemcore_ln1924 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1924"/></StgValue>
</operation>

<operation id="3157" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:950 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3158" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:952 %empty_301 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_12, i512 %fifo_A_PE_11_12

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="3159" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:953 %specmemcore_ln1927 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1927"/></StgValue>
</operation>

<operation id="3160" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:954 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3161" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:956 %empty_302 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_13, i512 %fifo_A_PE_11_13

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="3162" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:957 %specmemcore_ln1930 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1930"/></StgValue>
</operation>

<operation id="3163" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:958 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3164" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:960 %empty_303 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_14, i512 %fifo_A_PE_11_14

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="3165" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:961 %specmemcore_ln1933 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1933"/></StgValue>
</operation>

<operation id="3166" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:962 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3167" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:964 %empty_304 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_15, i512 %fifo_A_PE_11_15

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="3168" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:965 %specmemcore_ln1936 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1936"/></StgValue>
</operation>

<operation id="3169" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:966 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3170" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:968 %empty_305 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_11_16, i512 %fifo_A_PE_11_16

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="3171" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:969 %specmemcore_ln1939 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_11_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1939"/></StgValue>
</operation>

<operation id="3172" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:970 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_11_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3173" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:972 %empty_306 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_0, i512 %fifo_A_PE_12_0

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="3174" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:973 %specmemcore_ln1942 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1942"/></StgValue>
</operation>

<operation id="3175" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:974 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3176" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:976 %empty_307 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_1, i512 %fifo_A_PE_12_1

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="3177" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:977 %specmemcore_ln1945 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1945"/></StgValue>
</operation>

<operation id="3178" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:978 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3179" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:980 %empty_308 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_2, i512 %fifo_A_PE_12_2

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="3180" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:981 %specmemcore_ln1948 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1948"/></StgValue>
</operation>

<operation id="3181" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:982 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3182" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:984 %empty_309 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_3, i512 %fifo_A_PE_12_3

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="3183" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:985 %specmemcore_ln1951 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1951"/></StgValue>
</operation>

<operation id="3184" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:986 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3185" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:988 %empty_310 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_4, i512 %fifo_A_PE_12_4

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="3186" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:989 %specmemcore_ln1954 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1954"/></StgValue>
</operation>

<operation id="3187" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:990 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3188" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:992 %empty_311 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_5, i512 %fifo_A_PE_12_5

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="3189" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:993 %specmemcore_ln1957 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1957"/></StgValue>
</operation>

<operation id="3190" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:994 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3191" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:996 %empty_312 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_6, i512 %fifo_A_PE_12_6

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="3192" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:997 %specmemcore_ln1960 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1960"/></StgValue>
</operation>

<operation id="3193" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:998 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3194" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1000 %empty_313 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_7, i512 %fifo_A_PE_12_7

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="3195" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1001 %specmemcore_ln1963 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1963"/></StgValue>
</operation>

<operation id="3196" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1002 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3197" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1004 %empty_314 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_8, i512 %fifo_A_PE_12_8

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="3198" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1005 %specmemcore_ln1966 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1966"/></StgValue>
</operation>

<operation id="3199" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1006 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3200" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1008 %empty_315 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_9, i512 %fifo_A_PE_12_9

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="3201" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1009 %specmemcore_ln1969 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1969"/></StgValue>
</operation>

<operation id="3202" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1010 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3203" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1012 %empty_316 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_10, i512 %fifo_A_PE_12_10

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="3204" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1013 %specmemcore_ln1972 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1972"/></StgValue>
</operation>

<operation id="3205" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1014 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3206" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1016 %empty_317 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_11, i512 %fifo_A_PE_12_11

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="3207" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1017 %specmemcore_ln1975 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1975"/></StgValue>
</operation>

<operation id="3208" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1018 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3209" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1020 %empty_318 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_12, i512 %fifo_A_PE_12_12

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="3210" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1021 %specmemcore_ln1978 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1978"/></StgValue>
</operation>

<operation id="3211" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1022 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3212" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1024 %empty_319 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_13, i512 %fifo_A_PE_12_13

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="3213" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1025 %specmemcore_ln1981 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1981"/></StgValue>
</operation>

<operation id="3214" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1026 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3215" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1028 %empty_320 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_14, i512 %fifo_A_PE_12_14

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="3216" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1029 %specmemcore_ln1984 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1984"/></StgValue>
</operation>

<operation id="3217" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1030 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3218" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1032 %empty_321 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_15, i512 %fifo_A_PE_12_15

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="3219" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1033 %specmemcore_ln1987 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1987"/></StgValue>
</operation>

<operation id="3220" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1034 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3221" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1036 %empty_322 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_12_16, i512 %fifo_A_PE_12_16

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="3222" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1037 %specmemcore_ln1990 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_12_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1990"/></StgValue>
</operation>

<operation id="3223" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1038 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_12_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3224" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1040 %empty_323 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_0, i512 %fifo_A_PE_13_0

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="3225" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1041 %specmemcore_ln1993 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1993"/></StgValue>
</operation>

<operation id="3226" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1042 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3227" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1044 %empty_324 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_1, i512 %fifo_A_PE_13_1

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="3228" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1045 %specmemcore_ln1996 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1996"/></StgValue>
</operation>

<operation id="3229" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1046 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3230" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1048 %empty_325 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_2, i512 %fifo_A_PE_13_2

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="3231" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1049 %specmemcore_ln1999 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln1999"/></StgValue>
</operation>

<operation id="3232" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1050 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3233" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1052 %empty_326 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_3, i512 %fifo_A_PE_13_3

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="3234" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1053 %specmemcore_ln2002 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2002"/></StgValue>
</operation>

<operation id="3235" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1054 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3236" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1056 %empty_327 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_4, i512 %fifo_A_PE_13_4

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="3237" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1057 %specmemcore_ln2005 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2005"/></StgValue>
</operation>

<operation id="3238" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1058 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3239" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1060 %empty_328 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_5, i512 %fifo_A_PE_13_5

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="3240" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1061 %specmemcore_ln2008 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2008"/></StgValue>
</operation>

<operation id="3241" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1062 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3242" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1064 %empty_329 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_6, i512 %fifo_A_PE_13_6

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="3243" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1065 %specmemcore_ln2011 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2011"/></StgValue>
</operation>

<operation id="3244" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1066 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3245" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1068 %empty_330 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_7, i512 %fifo_A_PE_13_7

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="3246" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1069 %specmemcore_ln2014 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2014"/></StgValue>
</operation>

<operation id="3247" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1070 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3248" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1072 %empty_331 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_8, i512 %fifo_A_PE_13_8

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="3249" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1073 %specmemcore_ln2017 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2017"/></StgValue>
</operation>

<operation id="3250" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1074 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3251" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1076 %empty_332 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_9, i512 %fifo_A_PE_13_9

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="3252" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1077 %specmemcore_ln2020 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2020"/></StgValue>
</operation>

<operation id="3253" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1078 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3254" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1080 %empty_333 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_10, i512 %fifo_A_PE_13_10

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="3255" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1081 %specmemcore_ln2023 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2023"/></StgValue>
</operation>

<operation id="3256" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1082 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3257" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1084 %empty_334 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_11, i512 %fifo_A_PE_13_11

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="3258" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1085 %specmemcore_ln2026 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2026"/></StgValue>
</operation>

<operation id="3259" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1086 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3260" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1088 %empty_335 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_12, i512 %fifo_A_PE_13_12

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="3261" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1089 %specmemcore_ln2029 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2029"/></StgValue>
</operation>

<operation id="3262" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1090 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3263" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1092 %empty_336 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_13, i512 %fifo_A_PE_13_13

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="3264" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1093 %specmemcore_ln2032 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2032"/></StgValue>
</operation>

<operation id="3265" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1094 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3266" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1096 %empty_337 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_14, i512 %fifo_A_PE_13_14

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="3267" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1097 %specmemcore_ln2035 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2035"/></StgValue>
</operation>

<operation id="3268" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1098 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3269" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1100 %empty_338 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_15, i512 %fifo_A_PE_13_15

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="3270" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1101 %specmemcore_ln2038 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2038"/></StgValue>
</operation>

<operation id="3271" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3272" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1104 %empty_339 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_13_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_13_16, i512 %fifo_A_PE_13_16

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="3273" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1105 %specmemcore_ln2041 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_13_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2041"/></StgValue>
</operation>

<operation id="3274" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_13_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3275" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1108 %empty_340 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_0, i512 %fifo_A_PE_14_0

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="3276" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1109 %specmemcore_ln2044 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2044"/></StgValue>
</operation>

<operation id="3277" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3278" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1112 %empty_341 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_1, i512 %fifo_A_PE_14_1

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="3279" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1113 %specmemcore_ln2047 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2047"/></StgValue>
</operation>

<operation id="3280" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3281" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1116 %empty_342 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_2, i512 %fifo_A_PE_14_2

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="3282" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1117 %specmemcore_ln2050 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2050"/></StgValue>
</operation>

<operation id="3283" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3284" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1120 %empty_343 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_3, i512 %fifo_A_PE_14_3

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="3285" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1121 %specmemcore_ln2053 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2053"/></StgValue>
</operation>

<operation id="3286" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3287" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1124 %empty_344 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_4, i512 %fifo_A_PE_14_4

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="3288" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1125 %specmemcore_ln2056 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2056"/></StgValue>
</operation>

<operation id="3289" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3290" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1128 %empty_345 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_5, i512 %fifo_A_PE_14_5

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="3291" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1129 %specmemcore_ln2059 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2059"/></StgValue>
</operation>

<operation id="3292" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3293" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1132 %empty_346 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_6, i512 %fifo_A_PE_14_6

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="3294" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1133 %specmemcore_ln2062 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2062"/></StgValue>
</operation>

<operation id="3295" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3296" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1136 %empty_347 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_7, i512 %fifo_A_PE_14_7

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="3297" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1137 %specmemcore_ln2065 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2065"/></StgValue>
</operation>

<operation id="3298" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3299" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1140 %empty_348 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_8, i512 %fifo_A_PE_14_8

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="3300" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1141 %specmemcore_ln2068 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2068"/></StgValue>
</operation>

<operation id="3301" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3302" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1144 %empty_349 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_9, i512 %fifo_A_PE_14_9

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="3303" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1145 %specmemcore_ln2071 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2071"/></StgValue>
</operation>

<operation id="3304" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3305" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1148 %empty_350 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_10, i512 %fifo_A_PE_14_10

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="3306" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1149 %specmemcore_ln2074 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2074"/></StgValue>
</operation>

<operation id="3307" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3308" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1152 %empty_351 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_11, i512 %fifo_A_PE_14_11

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="3309" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1153 %specmemcore_ln2077 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2077"/></StgValue>
</operation>

<operation id="3310" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3311" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1156 %empty_352 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_12, i512 %fifo_A_PE_14_12

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="3312" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1157 %specmemcore_ln2080 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2080"/></StgValue>
</operation>

<operation id="3313" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3314" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1160 %empty_353 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_13, i512 %fifo_A_PE_14_13

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="3315" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1161 %specmemcore_ln2083 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2083"/></StgValue>
</operation>

<operation id="3316" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3317" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1164 %empty_354 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_14, i512 %fifo_A_PE_14_14

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="3318" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1165 %specmemcore_ln2086 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2086"/></StgValue>
</operation>

<operation id="3319" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3320" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1168 %empty_355 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_15, i512 %fifo_A_PE_14_15

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="3321" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1169 %specmemcore_ln2089 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2089"/></StgValue>
</operation>

<operation id="3322" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3323" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1172 %empty_356 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_14_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_14_16, i512 %fifo_A_PE_14_16

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="3324" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1173 %specmemcore_ln2092 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_14_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2092"/></StgValue>
</operation>

<operation id="3325" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_14_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3326" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1176 %empty_357 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_0, i512 %fifo_A_PE_15_0

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="3327" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1177 %specmemcore_ln2095 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2095"/></StgValue>
</operation>

<operation id="3328" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3329" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1180 %empty_358 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_1, i512 %fifo_A_PE_15_1

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="3330" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1181 %specmemcore_ln2098 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2098"/></StgValue>
</operation>

<operation id="3331" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3332" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1184 %empty_359 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_2, i512 %fifo_A_PE_15_2

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="3333" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1185 %specmemcore_ln2101 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2101"/></StgValue>
</operation>

<operation id="3334" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3335" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1188 %empty_360 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_3, i512 %fifo_A_PE_15_3

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="3336" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1189 %specmemcore_ln2104 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2104"/></StgValue>
</operation>

<operation id="3337" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3338" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1192 %empty_361 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_4, i512 %fifo_A_PE_15_4

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="3339" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1193 %specmemcore_ln2107 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2107"/></StgValue>
</operation>

<operation id="3340" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3341" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1196 %empty_362 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_5, i512 %fifo_A_PE_15_5

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="3342" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1197 %specmemcore_ln2110 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2110"/></StgValue>
</operation>

<operation id="3343" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3344" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1200 %empty_363 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_6, i512 %fifo_A_PE_15_6

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="3345" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1201 %specmemcore_ln2113 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2113"/></StgValue>
</operation>

<operation id="3346" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1202 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3347" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1204 %empty_364 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_7, i512 %fifo_A_PE_15_7

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="3348" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1205 %specmemcore_ln2116 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2116"/></StgValue>
</operation>

<operation id="3349" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3350" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1208 %empty_365 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_8, i512 %fifo_A_PE_15_8

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="3351" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1209 %specmemcore_ln2119 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2119"/></StgValue>
</operation>

<operation id="3352" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1210 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3353" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1212 %empty_366 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_9, i512 %fifo_A_PE_15_9

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="3354" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1213 %specmemcore_ln2122 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2122"/></StgValue>
</operation>

<operation id="3355" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1214 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3356" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1216 %empty_367 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_10, i512 %fifo_A_PE_15_10

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="3357" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1217 %specmemcore_ln2125 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2125"/></StgValue>
</operation>

<operation id="3358" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1218 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3359" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1220 %empty_368 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_11, i512 %fifo_A_PE_15_11

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="3360" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1221 %specmemcore_ln2128 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2128"/></StgValue>
</operation>

<operation id="3361" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1222 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3362" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1224 %empty_369 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_12, i512 %fifo_A_PE_15_12

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="3363" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1225 %specmemcore_ln2131 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2131"/></StgValue>
</operation>

<operation id="3364" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1226 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3365" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1228 %empty_370 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_13, i512 %fifo_A_PE_15_13

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="3366" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1229 %specmemcore_ln2134 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2134"/></StgValue>
</operation>

<operation id="3367" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1230 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3368" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1232 %empty_371 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_14, i512 %fifo_A_PE_15_14

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="3369" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1233 %specmemcore_ln2137 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2137"/></StgValue>
</operation>

<operation id="3370" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1234 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3371" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1236 %empty_372 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_15, i512 %fifo_A_PE_15_15

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="3372" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1237 %specmemcore_ln2140 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2140"/></StgValue>
</operation>

<operation id="3373" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1238 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3374" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1240 %empty_373 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_15_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_15_16, i512 %fifo_A_PE_15_16

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="3375" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1241 %specmemcore_ln2143 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_15_16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2143"/></StgValue>
</operation>

<operation id="3376" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1242 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_15_16, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3377" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1244 %empty_374 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_0, i512 %fifo_B_PE_0_0

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="3378" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1245 %specmemcore_ln2146 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2146"/></StgValue>
</operation>

<operation id="3379" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1246 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3380" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1248 %empty_375 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_0, i512 %fifo_B_PE_1_0

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="3381" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1249 %specmemcore_ln2149 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2149"/></StgValue>
</operation>

<operation id="3382" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1250 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3383" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1252 %empty_376 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_0, i512 %fifo_B_PE_2_0

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="3384" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1253 %specmemcore_ln2152 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2152"/></StgValue>
</operation>

<operation id="3385" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1254 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3386" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1256 %empty_377 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_0, i512 %fifo_B_PE_3_0

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="3387" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1257 %specmemcore_ln2155 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2155"/></StgValue>
</operation>

<operation id="3388" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1258 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3389" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1260 %empty_378 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_0, i512 %fifo_B_PE_4_0

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="3390" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1261 %specmemcore_ln2158 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2158"/></StgValue>
</operation>

<operation id="3391" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1262 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3392" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1264 %empty_379 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_0, i512 %fifo_B_PE_5_0

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="3393" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1265 %specmemcore_ln2161 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2161"/></StgValue>
</operation>

<operation id="3394" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1266 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3395" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1268 %empty_380 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_0, i512 %fifo_B_PE_6_0

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="3396" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1269 %specmemcore_ln2164 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2164"/></StgValue>
</operation>

<operation id="3397" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1270 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3398" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1272 %empty_381 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_0, i512 %fifo_B_PE_7_0

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="3399" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1273 %specmemcore_ln2167 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2167"/></StgValue>
</operation>

<operation id="3400" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1274 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3401" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1276 %empty_382 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_0, i512 %fifo_B_PE_8_0

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="3402" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1277 %specmemcore_ln2170 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2170"/></StgValue>
</operation>

<operation id="3403" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1278 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3404" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1280 %empty_383 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_0, i512 %fifo_B_PE_9_0

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="3405" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1281 %specmemcore_ln2173 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2173"/></StgValue>
</operation>

<operation id="3406" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1282 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3407" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1284 %empty_384 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_0, i512 %fifo_B_PE_10_0

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="3408" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1285 %specmemcore_ln2176 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2176"/></StgValue>
</operation>

<operation id="3409" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1286 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3410" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1288 %empty_385 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_0, i512 %fifo_B_PE_11_0

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="3411" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1289 %specmemcore_ln2179 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2179"/></StgValue>
</operation>

<operation id="3412" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1290 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3413" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1292 %empty_386 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_0, i512 %fifo_B_PE_12_0

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="3414" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1293 %specmemcore_ln2182 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2182"/></StgValue>
</operation>

<operation id="3415" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1294 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3416" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1296 %empty_387 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_0, i512 %fifo_B_PE_13_0

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="3417" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1297 %specmemcore_ln2185 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2185"/></StgValue>
</operation>

<operation id="3418" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1298 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3419" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1300 %empty_388 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_0, i512 %fifo_B_PE_14_0

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="3420" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1301 %specmemcore_ln2188 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2188"/></StgValue>
</operation>

<operation id="3421" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1302 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3422" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1304 %empty_389 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_0, i512 %fifo_B_PE_15_0

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="3423" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1305 %specmemcore_ln2191 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2191"/></StgValue>
</operation>

<operation id="3424" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1306 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3425" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1308 %empty_390 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_0, i512 %fifo_B_PE_16_0

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="3426" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1309 %specmemcore_ln2194 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2194"/></StgValue>
</operation>

<operation id="3427" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1310 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3428" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1312 %empty_391 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_1, i512 %fifo_B_PE_0_1

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="3429" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1313 %specmemcore_ln2197 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2197"/></StgValue>
</operation>

<operation id="3430" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1314 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3431" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1316 %empty_392 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_1, i512 %fifo_B_PE_1_1

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="3432" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1317 %specmemcore_ln2200 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2200"/></StgValue>
</operation>

<operation id="3433" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1318 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3434" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1320 %empty_393 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_1, i512 %fifo_B_PE_2_1

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="3435" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1321 %specmemcore_ln2203 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2203"/></StgValue>
</operation>

<operation id="3436" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1322 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3437" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1324 %empty_394 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_1, i512 %fifo_B_PE_3_1

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="3438" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1325 %specmemcore_ln2206 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2206"/></StgValue>
</operation>

<operation id="3439" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1326 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3440" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1328 %empty_395 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_1, i512 %fifo_B_PE_4_1

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="3441" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1329 %specmemcore_ln2209 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2209"/></StgValue>
</operation>

<operation id="3442" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1330 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3443" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1332 %empty_396 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_1, i512 %fifo_B_PE_5_1

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="3444" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1333 %specmemcore_ln2212 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2212"/></StgValue>
</operation>

<operation id="3445" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1334 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3446" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1336 %empty_397 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_1, i512 %fifo_B_PE_6_1

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="3447" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1337 %specmemcore_ln2215 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2215"/></StgValue>
</operation>

<operation id="3448" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3449" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1340 %empty_398 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_1, i512 %fifo_B_PE_7_1

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="3450" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1341 %specmemcore_ln2218 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2218"/></StgValue>
</operation>

<operation id="3451" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1342 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3452" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1344 %empty_399 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_1, i512 %fifo_B_PE_8_1

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="3453" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1345 %specmemcore_ln2221 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2221"/></StgValue>
</operation>

<operation id="3454" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1346 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3455" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1348 %empty_400 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_1, i512 %fifo_B_PE_9_1

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="3456" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1349 %specmemcore_ln2224 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2224"/></StgValue>
</operation>

<operation id="3457" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1350 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3458" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1352 %empty_401 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_1, i512 %fifo_B_PE_10_1

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="3459" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1353 %specmemcore_ln2227 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2227"/></StgValue>
</operation>

<operation id="3460" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1354 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3461" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1356 %empty_402 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_1, i512 %fifo_B_PE_11_1

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="3462" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1357 %specmemcore_ln2230 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2230"/></StgValue>
</operation>

<operation id="3463" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1358 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3464" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1360 %empty_403 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_1, i512 %fifo_B_PE_12_1

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="3465" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1361 %specmemcore_ln2233 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2233"/></StgValue>
</operation>

<operation id="3466" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1362 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3467" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1364 %empty_404 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_1, i512 %fifo_B_PE_13_1

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="3468" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1365 %specmemcore_ln2236 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2236"/></StgValue>
</operation>

<operation id="3469" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1366 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3470" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1368 %empty_405 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_1, i512 %fifo_B_PE_14_1

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="3471" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1369 %specmemcore_ln2239 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2239"/></StgValue>
</operation>

<operation id="3472" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1370 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3473" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1372 %empty_406 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_1, i512 %fifo_B_PE_15_1

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="3474" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1373 %specmemcore_ln2242 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2242"/></StgValue>
</operation>

<operation id="3475" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1374 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3476" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1376 %empty_407 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_1, i512 %fifo_B_PE_16_1

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="3477" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1377 %specmemcore_ln2245 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2245"/></StgValue>
</operation>

<operation id="3478" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1378 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3479" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1380 %empty_408 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_2, i512 %fifo_B_PE_0_2

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="3480" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1381 %specmemcore_ln2248 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2248"/></StgValue>
</operation>

<operation id="3481" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1382 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3482" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1384 %empty_409 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_2, i512 %fifo_B_PE_1_2

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="3483" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1385 %specmemcore_ln2251 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2251"/></StgValue>
</operation>

<operation id="3484" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1386 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3485" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1388 %empty_410 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_2, i512 %fifo_B_PE_2_2

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="3486" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1389 %specmemcore_ln2254 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2254"/></StgValue>
</operation>

<operation id="3487" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1390 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3488" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1392 %empty_411 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_2, i512 %fifo_B_PE_3_2

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="3489" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1393 %specmemcore_ln2257 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2257"/></StgValue>
</operation>

<operation id="3490" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1394 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3491" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1396 %empty_412 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_2, i512 %fifo_B_PE_4_2

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="3492" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1397 %specmemcore_ln2260 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2260"/></StgValue>
</operation>

<operation id="3493" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1398 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3494" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1400 %empty_413 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_2, i512 %fifo_B_PE_5_2

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="3495" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1401 %specmemcore_ln2263 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2263"/></StgValue>
</operation>

<operation id="3496" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1402 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3497" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1404 %empty_414 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_2, i512 %fifo_B_PE_6_2

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="3498" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1405 %specmemcore_ln2266 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2266"/></StgValue>
</operation>

<operation id="3499" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1406 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3500" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1408 %empty_415 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_2, i512 %fifo_B_PE_7_2

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="3501" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1409 %specmemcore_ln2269 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2269"/></StgValue>
</operation>

<operation id="3502" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1410 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3503" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1412 %empty_416 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_2, i512 %fifo_B_PE_8_2

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="3504" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1413 %specmemcore_ln2272 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2272"/></StgValue>
</operation>

<operation id="3505" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1414 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3506" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1416 %empty_417 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_2, i512 %fifo_B_PE_9_2

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="3507" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1417 %specmemcore_ln2275 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2275"/></StgValue>
</operation>

<operation id="3508" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1418 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3509" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1420 %empty_418 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_2, i512 %fifo_B_PE_10_2

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="3510" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1421 %specmemcore_ln2278 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2278"/></StgValue>
</operation>

<operation id="3511" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1422 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3512" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1424 %empty_419 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_2, i512 %fifo_B_PE_11_2

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="3513" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1425 %specmemcore_ln2281 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2281"/></StgValue>
</operation>

<operation id="3514" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1426 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3515" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1428 %empty_420 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_2, i512 %fifo_B_PE_12_2

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="3516" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1429 %specmemcore_ln2284 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2284"/></StgValue>
</operation>

<operation id="3517" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1430 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3518" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1432 %empty_421 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_2, i512 %fifo_B_PE_13_2

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="3519" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1433 %specmemcore_ln2287 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2287"/></StgValue>
</operation>

<operation id="3520" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1434 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3521" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1436 %empty_422 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_2, i512 %fifo_B_PE_14_2

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="3522" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1437 %specmemcore_ln2290 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2290"/></StgValue>
</operation>

<operation id="3523" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1438 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3524" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1440 %empty_423 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_2, i512 %fifo_B_PE_15_2

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="3525" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1441 %specmemcore_ln2293 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2293"/></StgValue>
</operation>

<operation id="3526" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1442 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3527" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1444 %empty_424 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_2, i512 %fifo_B_PE_16_2

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="3528" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1445 %specmemcore_ln2296 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2296"/></StgValue>
</operation>

<operation id="3529" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1446 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3530" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1448 %empty_425 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_3, i512 %fifo_B_PE_0_3

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="3531" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1449 %specmemcore_ln2299 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2299"/></StgValue>
</operation>

<operation id="3532" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1450 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3533" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1452 %empty_426 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_3, i512 %fifo_B_PE_1_3

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="3534" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1453 %specmemcore_ln2302 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2302"/></StgValue>
</operation>

<operation id="3535" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1454 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3536" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1456 %empty_427 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_3, i512 %fifo_B_PE_2_3

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="3537" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1457 %specmemcore_ln2305 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2305"/></StgValue>
</operation>

<operation id="3538" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1458 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3539" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1460 %empty_428 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_3, i512 %fifo_B_PE_3_3

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="3540" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1461 %specmemcore_ln2308 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2308"/></StgValue>
</operation>

<operation id="3541" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1462 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3542" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1464 %empty_429 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_3, i512 %fifo_B_PE_4_3

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="3543" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1465 %specmemcore_ln2311 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2311"/></StgValue>
</operation>

<operation id="3544" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1466 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3545" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1468 %empty_430 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_3, i512 %fifo_B_PE_5_3

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="3546" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1469 %specmemcore_ln2314 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2314"/></StgValue>
</operation>

<operation id="3547" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1470 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3548" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1472 %empty_431 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_3, i512 %fifo_B_PE_6_3

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="3549" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1473 %specmemcore_ln2317 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2317"/></StgValue>
</operation>

<operation id="3550" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1474 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3551" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1476 %empty_432 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_3, i512 %fifo_B_PE_7_3

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="3552" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1477 %specmemcore_ln2320 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2320"/></StgValue>
</operation>

<operation id="3553" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1478 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3554" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1480 %empty_433 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_3, i512 %fifo_B_PE_8_3

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="3555" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1481 %specmemcore_ln2323 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2323"/></StgValue>
</operation>

<operation id="3556" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1482 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3557" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1484 %empty_434 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_3, i512 %fifo_B_PE_9_3

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="3558" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1485 %specmemcore_ln2326 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2326"/></StgValue>
</operation>

<operation id="3559" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1486 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3560" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1488 %empty_435 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_3, i512 %fifo_B_PE_10_3

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="3561" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1489 %specmemcore_ln2329 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2329"/></StgValue>
</operation>

<operation id="3562" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1490 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3563" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1492 %empty_436 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_3, i512 %fifo_B_PE_11_3

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="3564" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1493 %specmemcore_ln2332 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2332"/></StgValue>
</operation>

<operation id="3565" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1494 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3566" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1496 %empty_437 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_3, i512 %fifo_B_PE_12_3

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="3567" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1497 %specmemcore_ln2335 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2335"/></StgValue>
</operation>

<operation id="3568" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1498 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3569" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1500 %empty_438 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_3, i512 %fifo_B_PE_13_3

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="3570" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1501 %specmemcore_ln2338 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2338"/></StgValue>
</operation>

<operation id="3571" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1502 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3572" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1504 %empty_439 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_3, i512 %fifo_B_PE_14_3

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="3573" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1505 %specmemcore_ln2341 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2341"/></StgValue>
</operation>

<operation id="3574" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1506 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3575" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1508 %empty_440 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_3, i512 %fifo_B_PE_15_3

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="3576" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1509 %specmemcore_ln2344 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2344"/></StgValue>
</operation>

<operation id="3577" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1510 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3578" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1512 %empty_441 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_3, i512 %fifo_B_PE_16_3

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="3579" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1513 %specmemcore_ln2347 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2347"/></StgValue>
</operation>

<operation id="3580" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1514 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3581" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1516 %empty_442 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_4, i512 %fifo_B_PE_0_4

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="3582" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1517 %specmemcore_ln2350 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2350"/></StgValue>
</operation>

<operation id="3583" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1518 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3584" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1520 %empty_443 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_4, i512 %fifo_B_PE_1_4

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="3585" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1521 %specmemcore_ln2353 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2353"/></StgValue>
</operation>

<operation id="3586" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1522 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3587" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1524 %empty_444 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_4, i512 %fifo_B_PE_2_4

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="3588" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1525 %specmemcore_ln2356 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2356"/></StgValue>
</operation>

<operation id="3589" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1526 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3590" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1528 %empty_445 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_4, i512 %fifo_B_PE_3_4

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="3591" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1529 %specmemcore_ln2359 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2359"/></StgValue>
</operation>

<operation id="3592" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1530 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3593" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1532 %empty_446 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_4, i512 %fifo_B_PE_4_4

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="3594" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1533 %specmemcore_ln2362 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2362"/></StgValue>
</operation>

<operation id="3595" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1534 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3596" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1536 %empty_447 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_4, i512 %fifo_B_PE_5_4

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="3597" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1537 %specmemcore_ln2365 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2365"/></StgValue>
</operation>

<operation id="3598" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1538 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3599" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1540 %empty_448 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_4, i512 %fifo_B_PE_6_4

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="3600" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1541 %specmemcore_ln2368 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2368"/></StgValue>
</operation>

<operation id="3601" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1542 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3602" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1544 %empty_449 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_4, i512 %fifo_B_PE_7_4

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="3603" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1545 %specmemcore_ln2371 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2371"/></StgValue>
</operation>

<operation id="3604" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1546 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3605" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1548 %empty_450 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_4, i512 %fifo_B_PE_8_4

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="3606" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1549 %specmemcore_ln2374 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2374"/></StgValue>
</operation>

<operation id="3607" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1550 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3608" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1552 %empty_451 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_4, i512 %fifo_B_PE_9_4

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="3609" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1553 %specmemcore_ln2377 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2377"/></StgValue>
</operation>

<operation id="3610" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1554 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3611" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1556 %empty_452 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_4, i512 %fifo_B_PE_10_4

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="3612" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1557 %specmemcore_ln2380 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2380"/></StgValue>
</operation>

<operation id="3613" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1558 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3614" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1560 %empty_453 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_4, i512 %fifo_B_PE_11_4

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="3615" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1561 %specmemcore_ln2383 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2383"/></StgValue>
</operation>

<operation id="3616" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1562 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3617" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1564 %empty_454 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_4, i512 %fifo_B_PE_12_4

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="3618" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1565 %specmemcore_ln2386 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2386"/></StgValue>
</operation>

<operation id="3619" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1566 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3620" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1568 %empty_455 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_4, i512 %fifo_B_PE_13_4

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="3621" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1569 %specmemcore_ln2389 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2389"/></StgValue>
</operation>

<operation id="3622" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1570 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3623" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1572 %empty_456 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_4, i512 %fifo_B_PE_14_4

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="3624" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1573 %specmemcore_ln2392 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2392"/></StgValue>
</operation>

<operation id="3625" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1574 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3626" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1576 %empty_457 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_4, i512 %fifo_B_PE_15_4

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="3627" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1577 %specmemcore_ln2395 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2395"/></StgValue>
</operation>

<operation id="3628" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1578 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3629" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1580 %empty_458 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_4, i512 %fifo_B_PE_16_4

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="3630" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1581 %specmemcore_ln2398 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2398"/></StgValue>
</operation>

<operation id="3631" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1582 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3632" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1584 %empty_459 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_5, i512 %fifo_B_PE_0_5

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="3633" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1585 %specmemcore_ln2401 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2401"/></StgValue>
</operation>

<operation id="3634" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1586 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3635" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1588 %empty_460 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_5, i512 %fifo_B_PE_1_5

]]></Node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="3636" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1589 %specmemcore_ln2404 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2404"/></StgValue>
</operation>

<operation id="3637" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1590 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3638" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1592 %empty_461 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_5, i512 %fifo_B_PE_2_5

]]></Node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="3639" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1593 %specmemcore_ln2407 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2407"/></StgValue>
</operation>

<operation id="3640" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1594 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3641" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1596 %empty_462 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_5, i512 %fifo_B_PE_3_5

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="3642" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1597 %specmemcore_ln2410 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2410"/></StgValue>
</operation>

<operation id="3643" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1598 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3644" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1600 %empty_463 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_5, i512 %fifo_B_PE_4_5

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="3645" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1601 %specmemcore_ln2413 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2413"/></StgValue>
</operation>

<operation id="3646" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1602 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3647" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1604 %empty_464 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_5, i512 %fifo_B_PE_5_5

]]></Node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="3648" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1605 %specmemcore_ln2416 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2416"/></StgValue>
</operation>

<operation id="3649" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1606 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3650" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1608 %empty_465 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_5, i512 %fifo_B_PE_6_5

]]></Node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="3651" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1609 %specmemcore_ln2419 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2419"/></StgValue>
</operation>

<operation id="3652" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1610 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3653" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1612 %empty_466 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_5, i512 %fifo_B_PE_7_5

]]></Node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="3654" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1613 %specmemcore_ln2422 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2422"/></StgValue>
</operation>

<operation id="3655" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1614 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3656" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1616 %empty_467 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_5, i512 %fifo_B_PE_8_5

]]></Node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="3657" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1617 %specmemcore_ln2425 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2425"/></StgValue>
</operation>

<operation id="3658" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1618 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3659" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1620 %empty_468 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_5, i512 %fifo_B_PE_9_5

]]></Node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="3660" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1621 %specmemcore_ln2428 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2428"/></StgValue>
</operation>

<operation id="3661" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1622 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3662" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1624 %empty_469 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_5, i512 %fifo_B_PE_10_5

]]></Node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="3663" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1625 %specmemcore_ln2431 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2431"/></StgValue>
</operation>

<operation id="3664" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1626 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3665" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1628 %empty_470 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_5, i512 %fifo_B_PE_11_5

]]></Node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="3666" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1629 %specmemcore_ln2434 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2434"/></StgValue>
</operation>

<operation id="3667" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1630 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3668" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1632 %empty_471 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_5, i512 %fifo_B_PE_12_5

]]></Node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="3669" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1633 %specmemcore_ln2437 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2437"/></StgValue>
</operation>

<operation id="3670" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1634 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3671" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1636 %empty_472 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_5, i512 %fifo_B_PE_13_5

]]></Node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="3672" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1637 %specmemcore_ln2440 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2440"/></StgValue>
</operation>

<operation id="3673" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1638 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3674" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1640 %empty_473 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_5, i512 %fifo_B_PE_14_5

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="3675" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1641 %specmemcore_ln2443 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2443"/></StgValue>
</operation>

<operation id="3676" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1642 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3677" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1644 %empty_474 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_5, i512 %fifo_B_PE_15_5

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="3678" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1645 %specmemcore_ln2446 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2446"/></StgValue>
</operation>

<operation id="3679" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1646 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3680" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1648 %empty_475 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_5, i512 %fifo_B_PE_16_5

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="3681" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1649 %specmemcore_ln2449 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2449"/></StgValue>
</operation>

<operation id="3682" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1650 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3683" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1652 %empty_476 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_6, i512 %fifo_B_PE_0_6

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="3684" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1653 %specmemcore_ln2452 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2452"/></StgValue>
</operation>

<operation id="3685" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1654 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3686" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1656 %empty_477 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_6, i512 %fifo_B_PE_1_6

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="3687" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1657 %specmemcore_ln2455 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2455"/></StgValue>
</operation>

<operation id="3688" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1658 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3689" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1660 %empty_478 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_6, i512 %fifo_B_PE_2_6

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="3690" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1661 %specmemcore_ln2458 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2458"/></StgValue>
</operation>

<operation id="3691" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1662 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3692" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1664 %empty_479 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_6, i512 %fifo_B_PE_3_6

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="3693" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1665 %specmemcore_ln2461 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2461"/></StgValue>
</operation>

<operation id="3694" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1666 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3695" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1668 %empty_480 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_6, i512 %fifo_B_PE_4_6

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="3696" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1669 %specmemcore_ln2464 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2464"/></StgValue>
</operation>

<operation id="3697" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1670 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3698" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1672 %empty_481 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_6, i512 %fifo_B_PE_5_6

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="3699" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1673 %specmemcore_ln2467 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2467"/></StgValue>
</operation>

<operation id="3700" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1674 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3701" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1676 %empty_482 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_6, i512 %fifo_B_PE_6_6

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="3702" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1677 %specmemcore_ln2470 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2470"/></StgValue>
</operation>

<operation id="3703" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1678 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3704" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1680 %empty_483 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_6, i512 %fifo_B_PE_7_6

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="3705" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1681 %specmemcore_ln2473 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2473"/></StgValue>
</operation>

<operation id="3706" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1682 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3707" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1684 %empty_484 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_6, i512 %fifo_B_PE_8_6

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="3708" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1685 %specmemcore_ln2476 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2476"/></StgValue>
</operation>

<operation id="3709" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1686 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3710" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1688 %empty_485 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_6, i512 %fifo_B_PE_9_6

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="3711" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1689 %specmemcore_ln2479 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2479"/></StgValue>
</operation>

<operation id="3712" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1690 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3713" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1692 %empty_486 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_6, i512 %fifo_B_PE_10_6

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="3714" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1693 %specmemcore_ln2482 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2482"/></StgValue>
</operation>

<operation id="3715" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1694 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3716" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1696 %empty_487 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_6, i512 %fifo_B_PE_11_6

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="3717" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1697 %specmemcore_ln2485 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2485"/></StgValue>
</operation>

<operation id="3718" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1698 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3719" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1700 %empty_488 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_6, i512 %fifo_B_PE_12_6

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="3720" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1701 %specmemcore_ln2488 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2488"/></StgValue>
</operation>

<operation id="3721" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1702 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3722" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1704 %empty_489 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_6, i512 %fifo_B_PE_13_6

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="3723" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1705 %specmemcore_ln2491 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2491"/></StgValue>
</operation>

<operation id="3724" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1706 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3725" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1708 %empty_490 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_6, i512 %fifo_B_PE_14_6

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="3726" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1709 %specmemcore_ln2494 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2494"/></StgValue>
</operation>

<operation id="3727" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1710 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3728" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1712 %empty_491 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_6, i512 %fifo_B_PE_15_6

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="3729" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1713 %specmemcore_ln2497 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2497"/></StgValue>
</operation>

<operation id="3730" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1714 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3731" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1716 %empty_492 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_6, i512 %fifo_B_PE_16_6

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="3732" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1717 %specmemcore_ln2500 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2500"/></StgValue>
</operation>

<operation id="3733" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1718 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3734" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1720 %empty_493 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_7, i512 %fifo_B_PE_0_7

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="3735" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1721 %specmemcore_ln2503 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2503"/></StgValue>
</operation>

<operation id="3736" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1722 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3737" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1724 %empty_494 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_7, i512 %fifo_B_PE_1_7

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="3738" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1725 %specmemcore_ln2506 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2506"/></StgValue>
</operation>

<operation id="3739" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1726 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3740" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1728 %empty_495 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_7, i512 %fifo_B_PE_2_7

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="3741" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1729 %specmemcore_ln2509 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2509"/></StgValue>
</operation>

<operation id="3742" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1730 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3743" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1732 %empty_496 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_7, i512 %fifo_B_PE_3_7

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="3744" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1733 %specmemcore_ln2512 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2512"/></StgValue>
</operation>

<operation id="3745" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1734 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3746" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1736 %empty_497 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_7, i512 %fifo_B_PE_4_7

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="3747" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1737 %specmemcore_ln2515 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2515"/></StgValue>
</operation>

<operation id="3748" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1738 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3749" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1740 %empty_498 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_7, i512 %fifo_B_PE_5_7

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="3750" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1741 %specmemcore_ln2518 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2518"/></StgValue>
</operation>

<operation id="3751" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1742 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3752" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1744 %empty_499 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_7, i512 %fifo_B_PE_6_7

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="3753" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1745 %specmemcore_ln2521 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2521"/></StgValue>
</operation>

<operation id="3754" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1746 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3755" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1748 %empty_500 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_7, i512 %fifo_B_PE_7_7

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="3756" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1749 %specmemcore_ln2524 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2524"/></StgValue>
</operation>

<operation id="3757" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1750 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3758" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1752 %empty_501 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_7, i512 %fifo_B_PE_8_7

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="3759" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1753 %specmemcore_ln2527 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2527"/></StgValue>
</operation>

<operation id="3760" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1754 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3761" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1756 %empty_502 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_7, i512 %fifo_B_PE_9_7

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="3762" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1757 %specmemcore_ln2530 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2530"/></StgValue>
</operation>

<operation id="3763" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1758 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3764" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1760 %empty_503 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_7, i512 %fifo_B_PE_10_7

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="3765" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1761 %specmemcore_ln2533 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2533"/></StgValue>
</operation>

<operation id="3766" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1762 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3767" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1764 %empty_504 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_7, i512 %fifo_B_PE_11_7

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="3768" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1765 %specmemcore_ln2536 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2536"/></StgValue>
</operation>

<operation id="3769" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1766 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3770" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1768 %empty_505 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_7, i512 %fifo_B_PE_12_7

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="3771" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1769 %specmemcore_ln2539 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2539"/></StgValue>
</operation>

<operation id="3772" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1770 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3773" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1772 %empty_506 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_7, i512 %fifo_B_PE_13_7

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="3774" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1773 %specmemcore_ln2542 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2542"/></StgValue>
</operation>

<operation id="3775" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1774 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3776" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1776 %empty_507 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_7, i512 %fifo_B_PE_14_7

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="3777" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1777 %specmemcore_ln2545 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2545"/></StgValue>
</operation>

<operation id="3778" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1778 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3779" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1780 %empty_508 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_7, i512 %fifo_B_PE_15_7

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="3780" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1781 %specmemcore_ln2548 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2548"/></StgValue>
</operation>

<operation id="3781" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1782 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3782" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1784 %empty_509 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_7, i512 %fifo_B_PE_16_7

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="3783" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1785 %specmemcore_ln2551 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2551"/></StgValue>
</operation>

<operation id="3784" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1786 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3785" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1788 %empty_510 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_8, i512 %fifo_B_PE_0_8

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="3786" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1789 %specmemcore_ln2554 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2554"/></StgValue>
</operation>

<operation id="3787" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1790 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3788" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1792 %empty_511 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_8, i512 %fifo_B_PE_1_8

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="3789" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1793 %specmemcore_ln2557 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2557"/></StgValue>
</operation>

<operation id="3790" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1794 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3791" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1796 %empty_512 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_8, i512 %fifo_B_PE_2_8

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="3792" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1797 %specmemcore_ln2560 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2560"/></StgValue>
</operation>

<operation id="3793" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1798 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3794" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1800 %empty_513 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_8, i512 %fifo_B_PE_3_8

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="3795" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1801 %specmemcore_ln2563 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2563"/></StgValue>
</operation>

<operation id="3796" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1802 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3797" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1804 %empty_514 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_8, i512 %fifo_B_PE_4_8

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="3798" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1805 %specmemcore_ln2566 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2566"/></StgValue>
</operation>

<operation id="3799" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1806 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3800" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1808 %empty_515 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_8, i512 %fifo_B_PE_5_8

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="3801" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1809 %specmemcore_ln2569 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2569"/></StgValue>
</operation>

<operation id="3802" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1810 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3803" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1812 %empty_516 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_8, i512 %fifo_B_PE_6_8

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="3804" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1813 %specmemcore_ln2572 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2572"/></StgValue>
</operation>

<operation id="3805" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1814 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3806" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1816 %empty_517 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_8, i512 %fifo_B_PE_7_8

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="3807" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1817 %specmemcore_ln2575 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2575"/></StgValue>
</operation>

<operation id="3808" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1818 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3809" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1820 %empty_518 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_8, i512 %fifo_B_PE_8_8

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="3810" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1821 %specmemcore_ln2578 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2578"/></StgValue>
</operation>

<operation id="3811" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1822 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3812" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1824 %empty_519 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_8, i512 %fifo_B_PE_9_8

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="3813" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1825 %specmemcore_ln2581 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2581"/></StgValue>
</operation>

<operation id="3814" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1826 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3815" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1828 %empty_520 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_8, i512 %fifo_B_PE_10_8

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="3816" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1829 %specmemcore_ln2584 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2584"/></StgValue>
</operation>

<operation id="3817" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1830 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3818" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1832 %empty_521 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_8, i512 %fifo_B_PE_11_8

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="3819" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1833 %specmemcore_ln2587 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2587"/></StgValue>
</operation>

<operation id="3820" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1834 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3821" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1836 %empty_522 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_8, i512 %fifo_B_PE_12_8

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="3822" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1837 %specmemcore_ln2590 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2590"/></StgValue>
</operation>

<operation id="3823" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1838 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3824" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1840 %empty_523 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_8, i512 %fifo_B_PE_13_8

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="3825" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1841 %specmemcore_ln2593 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2593"/></StgValue>
</operation>

<operation id="3826" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1842 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3827" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1844 %empty_524 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_8, i512 %fifo_B_PE_14_8

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="3828" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1845 %specmemcore_ln2596 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2596"/></StgValue>
</operation>

<operation id="3829" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1846 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3830" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1848 %empty_525 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_8, i512 %fifo_B_PE_15_8

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="3831" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1849 %specmemcore_ln2599 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2599"/></StgValue>
</operation>

<operation id="3832" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1850 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3833" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1852 %empty_526 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_8, i512 %fifo_B_PE_16_8

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="3834" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1853 %specmemcore_ln2602 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2602"/></StgValue>
</operation>

<operation id="3835" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1854 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3836" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1856 %empty_527 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_9, i512 %fifo_B_PE_0_9

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="3837" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1857 %specmemcore_ln2605 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2605"/></StgValue>
</operation>

<operation id="3838" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1858 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3839" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1860 %empty_528 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_9, i512 %fifo_B_PE_1_9

]]></Node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="3840" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1861 %specmemcore_ln2608 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2608"/></StgValue>
</operation>

<operation id="3841" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1862 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3842" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1864 %empty_529 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_9, i512 %fifo_B_PE_2_9

]]></Node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="3843" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1865 %specmemcore_ln2611 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2611"/></StgValue>
</operation>

<operation id="3844" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1866 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3845" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1868 %empty_530 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_9, i512 %fifo_B_PE_3_9

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="3846" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1869 %specmemcore_ln2614 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2614"/></StgValue>
</operation>

<operation id="3847" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1870 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3848" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1872 %empty_531 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_9, i512 %fifo_B_PE_4_9

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="3849" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1873 %specmemcore_ln2617 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2617"/></StgValue>
</operation>

<operation id="3850" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1874 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3851" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1876 %empty_532 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_9, i512 %fifo_B_PE_5_9

]]></Node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="3852" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1877 %specmemcore_ln2620 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2620"/></StgValue>
</operation>

<operation id="3853" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1878 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3854" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1880 %empty_533 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_9, i512 %fifo_B_PE_6_9

]]></Node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="3855" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1881 %specmemcore_ln2623 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2623"/></StgValue>
</operation>

<operation id="3856" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1882 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3857" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1884 %empty_534 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_9, i512 %fifo_B_PE_7_9

]]></Node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="3858" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1885 %specmemcore_ln2626 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2626"/></StgValue>
</operation>

<operation id="3859" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1886 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3860" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1888 %empty_535 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_9, i512 %fifo_B_PE_8_9

]]></Node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="3861" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1889 %specmemcore_ln2629 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2629"/></StgValue>
</operation>

<operation id="3862" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1890 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3863" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1892 %empty_536 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_9, i512 %fifo_B_PE_9_9

]]></Node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="3864" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1893 %specmemcore_ln2632 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2632"/></StgValue>
</operation>

<operation id="3865" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1894 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3866" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1896 %empty_537 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_9, i512 %fifo_B_PE_10_9

]]></Node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="3867" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1897 %specmemcore_ln2635 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2635"/></StgValue>
</operation>

<operation id="3868" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1898 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3869" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1900 %empty_538 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_9, i512 %fifo_B_PE_11_9

]]></Node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="3870" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1901 %specmemcore_ln2638 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2638"/></StgValue>
</operation>

<operation id="3871" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1902 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3872" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1904 %empty_539 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_9, i512 %fifo_B_PE_12_9

]]></Node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="3873" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1905 %specmemcore_ln2641 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2641"/></StgValue>
</operation>

<operation id="3874" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1906 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3875" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1908 %empty_540 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_9, i512 %fifo_B_PE_13_9

]]></Node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="3876" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1909 %specmemcore_ln2644 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2644"/></StgValue>
</operation>

<operation id="3877" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1910 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3878" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1912 %empty_541 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_9, i512 %fifo_B_PE_14_9

]]></Node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="3879" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1913 %specmemcore_ln2647 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2647"/></StgValue>
</operation>

<operation id="3880" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1914 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3881" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1916 %empty_542 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_9, i512 %fifo_B_PE_15_9

]]></Node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="3882" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1917 %specmemcore_ln2650 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2650"/></StgValue>
</operation>

<operation id="3883" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1918 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3884" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1920 %empty_543 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_9, i512 %fifo_B_PE_16_9

]]></Node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="3885" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1921 %specmemcore_ln2653 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2653"/></StgValue>
</operation>

<operation id="3886" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1922 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3887" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1924 %empty_544 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_10, i512 %fifo_B_PE_0_10

]]></Node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="3888" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1925 %specmemcore_ln2656 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2656"/></StgValue>
</operation>

<operation id="3889" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1926 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3890" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1928 %empty_545 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_10, i512 %fifo_B_PE_1_10

]]></Node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="3891" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1929 %specmemcore_ln2659 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2659"/></StgValue>
</operation>

<operation id="3892" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1930 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3893" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1932 %empty_546 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_10, i512 %fifo_B_PE_2_10

]]></Node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="3894" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1933 %specmemcore_ln2662 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2662"/></StgValue>
</operation>

<operation id="3895" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1934 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3896" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1936 %empty_547 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_10, i512 %fifo_B_PE_3_10

]]></Node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="3897" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1937 %specmemcore_ln2665 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2665"/></StgValue>
</operation>

<operation id="3898" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1938 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3899" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1940 %empty_548 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_10, i512 %fifo_B_PE_4_10

]]></Node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="3900" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1941 %specmemcore_ln2668 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2668"/></StgValue>
</operation>

<operation id="3901" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1942 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3902" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1944 %empty_549 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_10, i512 %fifo_B_PE_5_10

]]></Node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="3903" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1945 %specmemcore_ln2671 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2671"/></StgValue>
</operation>

<operation id="3904" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1946 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3905" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1948 %empty_550 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_10, i512 %fifo_B_PE_6_10

]]></Node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="3906" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1949 %specmemcore_ln2674 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2674"/></StgValue>
</operation>

<operation id="3907" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1950 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3908" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1952 %empty_551 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_10, i512 %fifo_B_PE_7_10

]]></Node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="3909" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1953 %specmemcore_ln2677 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2677"/></StgValue>
</operation>

<operation id="3910" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1954 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3911" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1956 %empty_552 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_10, i512 %fifo_B_PE_8_10

]]></Node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="3912" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1957 %specmemcore_ln2680 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2680"/></StgValue>
</operation>

<operation id="3913" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1958 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3914" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1960 %empty_553 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_10, i512 %fifo_B_PE_9_10

]]></Node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="3915" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1961 %specmemcore_ln2683 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2683"/></StgValue>
</operation>

<operation id="3916" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1962 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3917" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1964 %empty_554 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_10, i512 %fifo_B_PE_10_10

]]></Node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="3918" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1965 %specmemcore_ln2686 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2686"/></StgValue>
</operation>

<operation id="3919" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1966 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3920" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1968 %empty_555 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_10, i512 %fifo_B_PE_11_10

]]></Node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="3921" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1969 %specmemcore_ln2689 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2689"/></StgValue>
</operation>

<operation id="3922" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1970 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3923" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1972 %empty_556 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_10, i512 %fifo_B_PE_12_10

]]></Node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="3924" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1973 %specmemcore_ln2692 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2692"/></StgValue>
</operation>

<operation id="3925" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1974 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3926" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1976 %empty_557 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_10, i512 %fifo_B_PE_13_10

]]></Node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="3927" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1977 %specmemcore_ln2695 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2695"/></StgValue>
</operation>

<operation id="3928" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1978 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3929" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1980 %empty_558 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_10, i512 %fifo_B_PE_14_10

]]></Node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="3930" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1981 %specmemcore_ln2698 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2698"/></StgValue>
</operation>

<operation id="3931" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1982 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3932" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1984 %empty_559 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_10, i512 %fifo_B_PE_15_10

]]></Node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="3933" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1985 %specmemcore_ln2701 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2701"/></StgValue>
</operation>

<operation id="3934" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1986 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3935" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1988 %empty_560 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_10, i512 %fifo_B_PE_16_10

]]></Node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="3936" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1989 %specmemcore_ln2704 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2704"/></StgValue>
</operation>

<operation id="3937" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1990 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3938" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1992 %empty_561 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_11, i512 %fifo_B_PE_0_11

]]></Node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="3939" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1993 %specmemcore_ln2707 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2707"/></StgValue>
</operation>

<operation id="3940" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1994 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3941" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:1996 %empty_562 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_11, i512 %fifo_B_PE_1_11

]]></Node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="3942" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1997 %specmemcore_ln2710 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2710"/></StgValue>
</operation>

<operation id="3943" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1998 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3944" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2000 %empty_563 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_11, i512 %fifo_B_PE_2_11

]]></Node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="3945" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2001 %specmemcore_ln2713 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2713"/></StgValue>
</operation>

<operation id="3946" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2002 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3947" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2004 %empty_564 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_11, i512 %fifo_B_PE_3_11

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="3948" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2005 %specmemcore_ln2716 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2716"/></StgValue>
</operation>

<operation id="3949" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2006 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3950" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2008 %empty_565 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_11, i512 %fifo_B_PE_4_11

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="3951" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2009 %specmemcore_ln2719 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2719"/></StgValue>
</operation>

<operation id="3952" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2010 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3953" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2012 %empty_566 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_11, i512 %fifo_B_PE_5_11

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="3954" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2013 %specmemcore_ln2722 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2722"/></StgValue>
</operation>

<operation id="3955" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2014 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3956" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2016 %empty_567 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_11, i512 %fifo_B_PE_6_11

]]></Node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="3957" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2017 %specmemcore_ln2725 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2725"/></StgValue>
</operation>

<operation id="3958" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2018 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3959" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2020 %empty_568 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_11, i512 %fifo_B_PE_7_11

]]></Node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="3960" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2021 %specmemcore_ln2728 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2728"/></StgValue>
</operation>

<operation id="3961" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2022 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3962" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2024 %empty_569 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_11, i512 %fifo_B_PE_8_11

]]></Node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="3963" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2025 %specmemcore_ln2731 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2731"/></StgValue>
</operation>

<operation id="3964" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2026 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3965" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2028 %empty_570 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_11, i512 %fifo_B_PE_9_11

]]></Node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="3966" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2029 %specmemcore_ln2734 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2734"/></StgValue>
</operation>

<operation id="3967" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2030 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3968" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2032 %empty_571 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_11, i512 %fifo_B_PE_10_11

]]></Node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="3969" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2033 %specmemcore_ln2737 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2737"/></StgValue>
</operation>

<operation id="3970" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2034 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3971" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2036 %empty_572 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_11, i512 %fifo_B_PE_11_11

]]></Node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="3972" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2037 %specmemcore_ln2740 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2740"/></StgValue>
</operation>

<operation id="3973" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2038 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3974" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2040 %empty_573 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_11, i512 %fifo_B_PE_12_11

]]></Node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="3975" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2041 %specmemcore_ln2743 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2743"/></StgValue>
</operation>

<operation id="3976" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2042 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3977" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2044 %empty_574 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_11, i512 %fifo_B_PE_13_11

]]></Node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="3978" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2045 %specmemcore_ln2746 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2746"/></StgValue>
</operation>

<operation id="3979" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2046 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3980" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2048 %empty_575 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_11, i512 %fifo_B_PE_14_11

]]></Node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="3981" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2049 %specmemcore_ln2749 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2749"/></StgValue>
</operation>

<operation id="3982" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2050 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3983" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2052 %empty_576 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_11, i512 %fifo_B_PE_15_11

]]></Node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="3984" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2053 %specmemcore_ln2752 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2752"/></StgValue>
</operation>

<operation id="3985" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2054 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3986" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2056 %empty_577 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_11, i512 %fifo_B_PE_16_11

]]></Node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="3987" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2057 %specmemcore_ln2755 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2755"/></StgValue>
</operation>

<operation id="3988" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2058 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3989" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2060 %empty_578 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_12, i512 %fifo_B_PE_0_12

]]></Node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="3990" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2061 %specmemcore_ln2758 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2758"/></StgValue>
</operation>

<operation id="3991" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2062 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3992" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2064 %empty_579 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_12, i512 %fifo_B_PE_1_12

]]></Node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="3993" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2065 %specmemcore_ln2761 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2761"/></StgValue>
</operation>

<operation id="3994" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2066 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3995" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2068 %empty_580 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_12, i512 %fifo_B_PE_2_12

]]></Node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="3996" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2069 %specmemcore_ln2764 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2764"/></StgValue>
</operation>

<operation id="3997" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2070 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3998" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2072 %empty_581 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_12, i512 %fifo_B_PE_3_12

]]></Node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="3999" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2073 %specmemcore_ln2767 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2767"/></StgValue>
</operation>

<operation id="4000" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2074 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4001" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2076 %empty_582 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_12, i512 %fifo_B_PE_4_12

]]></Node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="4002" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2077 %specmemcore_ln2770 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2770"/></StgValue>
</operation>

<operation id="4003" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2078 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4004" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2080 %empty_583 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_12, i512 %fifo_B_PE_5_12

]]></Node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="4005" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2081 %specmemcore_ln2773 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2773"/></StgValue>
</operation>

<operation id="4006" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2082 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4007" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2084 %empty_584 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_12, i512 %fifo_B_PE_6_12

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="4008" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2085 %specmemcore_ln2776 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2776"/></StgValue>
</operation>

<operation id="4009" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2086 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4010" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2088 %empty_585 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_12, i512 %fifo_B_PE_7_12

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="4011" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2089 %specmemcore_ln2779 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2779"/></StgValue>
</operation>

<operation id="4012" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2090 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4013" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2092 %empty_586 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_12, i512 %fifo_B_PE_8_12

]]></Node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="4014" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2093 %specmemcore_ln2782 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2782"/></StgValue>
</operation>

<operation id="4015" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2094 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4016" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2096 %empty_587 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_12, i512 %fifo_B_PE_9_12

]]></Node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="4017" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2097 %specmemcore_ln2785 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2785"/></StgValue>
</operation>

<operation id="4018" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2098 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4019" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2100 %empty_588 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_12, i512 %fifo_B_PE_10_12

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="4020" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2101 %specmemcore_ln2788 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2788"/></StgValue>
</operation>

<operation id="4021" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4022" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2104 %empty_589 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_12, i512 %fifo_B_PE_11_12

]]></Node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="4023" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2105 %specmemcore_ln2791 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2791"/></StgValue>
</operation>

<operation id="4024" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4025" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2108 %empty_590 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_12, i512 %fifo_B_PE_12_12

]]></Node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="4026" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2109 %specmemcore_ln2794 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2794"/></StgValue>
</operation>

<operation id="4027" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4028" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2112 %empty_591 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_12, i512 %fifo_B_PE_13_12

]]></Node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="4029" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2113 %specmemcore_ln2797 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2797"/></StgValue>
</operation>

<operation id="4030" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4031" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2116 %empty_592 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_12, i512 %fifo_B_PE_14_12

]]></Node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="4032" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2117 %specmemcore_ln2800 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2800"/></StgValue>
</operation>

<operation id="4033" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4034" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2120 %empty_593 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_12, i512 %fifo_B_PE_15_12

]]></Node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="4035" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2121 %specmemcore_ln2803 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2803"/></StgValue>
</operation>

<operation id="4036" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4037" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2124 %empty_594 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_12, i512 %fifo_B_PE_16_12

]]></Node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="4038" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2125 %specmemcore_ln2806 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2806"/></StgValue>
</operation>

<operation id="4039" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4040" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2128 %empty_595 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_13, i512 %fifo_B_PE_0_13

]]></Node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="4041" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2129 %specmemcore_ln2809 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2809"/></StgValue>
</operation>

<operation id="4042" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4043" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2132 %empty_596 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_13, i512 %fifo_B_PE_1_13

]]></Node>
<StgValue><ssdm name="empty_596"/></StgValue>
</operation>

<operation id="4044" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2133 %specmemcore_ln2812 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2812"/></StgValue>
</operation>

<operation id="4045" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4046" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2136 %empty_597 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_13, i512 %fifo_B_PE_2_13

]]></Node>
<StgValue><ssdm name="empty_597"/></StgValue>
</operation>

<operation id="4047" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2137 %specmemcore_ln2815 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2815"/></StgValue>
</operation>

<operation id="4048" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4049" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2140 %empty_598 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_13, i512 %fifo_B_PE_3_13

]]></Node>
<StgValue><ssdm name="empty_598"/></StgValue>
</operation>

<operation id="4050" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2141 %specmemcore_ln2818 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2818"/></StgValue>
</operation>

<operation id="4051" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4052" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2144 %empty_599 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_13, i512 %fifo_B_PE_4_13

]]></Node>
<StgValue><ssdm name="empty_599"/></StgValue>
</operation>

<operation id="4053" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2145 %specmemcore_ln2821 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2821"/></StgValue>
</operation>

<operation id="4054" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4055" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2148 %empty_600 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_13, i512 %fifo_B_PE_5_13

]]></Node>
<StgValue><ssdm name="empty_600"/></StgValue>
</operation>

<operation id="4056" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2149 %specmemcore_ln2824 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2824"/></StgValue>
</operation>

<operation id="4057" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4058" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2152 %empty_601 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_13, i512 %fifo_B_PE_6_13

]]></Node>
<StgValue><ssdm name="empty_601"/></StgValue>
</operation>

<operation id="4059" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2153 %specmemcore_ln2827 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2827"/></StgValue>
</operation>

<operation id="4060" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4061" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2156 %empty_602 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_13, i512 %fifo_B_PE_7_13

]]></Node>
<StgValue><ssdm name="empty_602"/></StgValue>
</operation>

<operation id="4062" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2157 %specmemcore_ln2830 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2830"/></StgValue>
</operation>

<operation id="4063" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4064" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2160 %empty_603 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_13, i512 %fifo_B_PE_8_13

]]></Node>
<StgValue><ssdm name="empty_603"/></StgValue>
</operation>

<operation id="4065" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2161 %specmemcore_ln2833 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2833"/></StgValue>
</operation>

<operation id="4066" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4067" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2164 %empty_604 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_13, i512 %fifo_B_PE_9_13

]]></Node>
<StgValue><ssdm name="empty_604"/></StgValue>
</operation>

<operation id="4068" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2165 %specmemcore_ln2836 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2836"/></StgValue>
</operation>

<operation id="4069" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4070" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2168 %empty_605 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_13, i512 %fifo_B_PE_10_13

]]></Node>
<StgValue><ssdm name="empty_605"/></StgValue>
</operation>

<operation id="4071" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2169 %specmemcore_ln2839 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2839"/></StgValue>
</operation>

<operation id="4072" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4073" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2172 %empty_606 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_13, i512 %fifo_B_PE_11_13

]]></Node>
<StgValue><ssdm name="empty_606"/></StgValue>
</operation>

<operation id="4074" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2173 %specmemcore_ln2842 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2842"/></StgValue>
</operation>

<operation id="4075" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4076" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2176 %empty_607 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_13, i512 %fifo_B_PE_12_13

]]></Node>
<StgValue><ssdm name="empty_607"/></StgValue>
</operation>

<operation id="4077" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2177 %specmemcore_ln2845 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2845"/></StgValue>
</operation>

<operation id="4078" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4079" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2180 %empty_608 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_13, i512 %fifo_B_PE_13_13

]]></Node>
<StgValue><ssdm name="empty_608"/></StgValue>
</operation>

<operation id="4080" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2181 %specmemcore_ln2848 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2848"/></StgValue>
</operation>

<operation id="4081" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4082" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2184 %empty_609 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_13, i512 %fifo_B_PE_14_13

]]></Node>
<StgValue><ssdm name="empty_609"/></StgValue>
</operation>

<operation id="4083" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2185 %specmemcore_ln2851 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2851"/></StgValue>
</operation>

<operation id="4084" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4085" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2188 %empty_610 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_13, i512 %fifo_B_PE_15_13

]]></Node>
<StgValue><ssdm name="empty_610"/></StgValue>
</operation>

<operation id="4086" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2189 %specmemcore_ln2854 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2854"/></StgValue>
</operation>

<operation id="4087" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4088" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2192 %empty_611 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_13, i512 %fifo_B_PE_16_13

]]></Node>
<StgValue><ssdm name="empty_611"/></StgValue>
</operation>

<operation id="4089" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2193 %specmemcore_ln2857 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2857"/></StgValue>
</operation>

<operation id="4090" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4091" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2196 %empty_612 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_14, i512 %fifo_B_PE_0_14

]]></Node>
<StgValue><ssdm name="empty_612"/></StgValue>
</operation>

<operation id="4092" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2197 %specmemcore_ln2860 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2860"/></StgValue>
</operation>

<operation id="4093" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4094" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2200 %empty_613 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_14, i512 %fifo_B_PE_1_14

]]></Node>
<StgValue><ssdm name="empty_613"/></StgValue>
</operation>

<operation id="4095" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2201 %specmemcore_ln2863 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2863"/></StgValue>
</operation>

<operation id="4096" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2202 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4097" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2204 %empty_614 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_14, i512 %fifo_B_PE_2_14

]]></Node>
<StgValue><ssdm name="empty_614"/></StgValue>
</operation>

<operation id="4098" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2205 %specmemcore_ln2866 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2866"/></StgValue>
</operation>

<operation id="4099" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4100" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2208 %empty_615 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_14, i512 %fifo_B_PE_3_14

]]></Node>
<StgValue><ssdm name="empty_615"/></StgValue>
</operation>

<operation id="4101" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2209 %specmemcore_ln2869 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2869"/></StgValue>
</operation>

<operation id="4102" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2210 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4103" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2212 %empty_616 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_14, i512 %fifo_B_PE_4_14

]]></Node>
<StgValue><ssdm name="empty_616"/></StgValue>
</operation>

<operation id="4104" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2213 %specmemcore_ln2872 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2872"/></StgValue>
</operation>

<operation id="4105" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2214 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4106" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2216 %empty_617 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_14, i512 %fifo_B_PE_5_14

]]></Node>
<StgValue><ssdm name="empty_617"/></StgValue>
</operation>

<operation id="4107" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2217 %specmemcore_ln2875 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2875"/></StgValue>
</operation>

<operation id="4108" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2218 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4109" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2220 %empty_618 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_14, i512 %fifo_B_PE_6_14

]]></Node>
<StgValue><ssdm name="empty_618"/></StgValue>
</operation>

<operation id="4110" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2221 %specmemcore_ln2878 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2878"/></StgValue>
</operation>

<operation id="4111" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2222 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4112" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2224 %empty_619 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_14, i512 %fifo_B_PE_7_14

]]></Node>
<StgValue><ssdm name="empty_619"/></StgValue>
</operation>

<operation id="4113" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2225 %specmemcore_ln2881 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2881"/></StgValue>
</operation>

<operation id="4114" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2226 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4115" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2228 %empty_620 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_14, i512 %fifo_B_PE_8_14

]]></Node>
<StgValue><ssdm name="empty_620"/></StgValue>
</operation>

<operation id="4116" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2229 %specmemcore_ln2884 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2884"/></StgValue>
</operation>

<operation id="4117" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2230 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4118" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2232 %empty_621 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_14, i512 %fifo_B_PE_9_14

]]></Node>
<StgValue><ssdm name="empty_621"/></StgValue>
</operation>

<operation id="4119" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2233 %specmemcore_ln2887 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2887"/></StgValue>
</operation>

<operation id="4120" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2234 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4121" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2236 %empty_622 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_14, i512 %fifo_B_PE_10_14

]]></Node>
<StgValue><ssdm name="empty_622"/></StgValue>
</operation>

<operation id="4122" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2237 %specmemcore_ln2890 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2890"/></StgValue>
</operation>

<operation id="4123" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2238 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4124" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2240 %empty_623 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_14, i512 %fifo_B_PE_11_14

]]></Node>
<StgValue><ssdm name="empty_623"/></StgValue>
</operation>

<operation id="4125" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2241 %specmemcore_ln2893 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2893"/></StgValue>
</operation>

<operation id="4126" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2242 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4127" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2244 %empty_624 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_14, i512 %fifo_B_PE_12_14

]]></Node>
<StgValue><ssdm name="empty_624"/></StgValue>
</operation>

<operation id="4128" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2245 %specmemcore_ln2896 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2896"/></StgValue>
</operation>

<operation id="4129" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2246 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4130" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2248 %empty_625 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_14, i512 %fifo_B_PE_13_14

]]></Node>
<StgValue><ssdm name="empty_625"/></StgValue>
</operation>

<operation id="4131" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2249 %specmemcore_ln2899 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2899"/></StgValue>
</operation>

<operation id="4132" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2250 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4133" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2252 %empty_626 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_14, i512 %fifo_B_PE_14_14

]]></Node>
<StgValue><ssdm name="empty_626"/></StgValue>
</operation>

<operation id="4134" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2253 %specmemcore_ln2902 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2902"/></StgValue>
</operation>

<operation id="4135" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2254 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4136" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2256 %empty_627 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_14, i512 %fifo_B_PE_15_14

]]></Node>
<StgValue><ssdm name="empty_627"/></StgValue>
</operation>

<operation id="4137" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2257 %specmemcore_ln2905 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2905"/></StgValue>
</operation>

<operation id="4138" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2258 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4139" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2260 %empty_628 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_14, i512 %fifo_B_PE_16_14

]]></Node>
<StgValue><ssdm name="empty_628"/></StgValue>
</operation>

<operation id="4140" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2261 %specmemcore_ln2908 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2908"/></StgValue>
</operation>

<operation id="4141" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2262 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4142" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2264 %empty_629 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_15, i512 %fifo_B_PE_0_15

]]></Node>
<StgValue><ssdm name="empty_629"/></StgValue>
</operation>

<operation id="4143" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2265 %specmemcore_ln2911 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2911"/></StgValue>
</operation>

<operation id="4144" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2266 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4145" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2268 %empty_630 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_15, i512 %fifo_B_PE_1_15

]]></Node>
<StgValue><ssdm name="empty_630"/></StgValue>
</operation>

<operation id="4146" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2269 %specmemcore_ln2914 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2914"/></StgValue>
</operation>

<operation id="4147" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2270 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4148" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2272 %empty_631 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_15, i512 %fifo_B_PE_2_15

]]></Node>
<StgValue><ssdm name="empty_631"/></StgValue>
</operation>

<operation id="4149" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2273 %specmemcore_ln2917 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2917"/></StgValue>
</operation>

<operation id="4150" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2274 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4151" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2276 %empty_632 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_15, i512 %fifo_B_PE_3_15

]]></Node>
<StgValue><ssdm name="empty_632"/></StgValue>
</operation>

<operation id="4152" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2277 %specmemcore_ln2920 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2920"/></StgValue>
</operation>

<operation id="4153" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2278 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4154" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2280 %empty_633 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_15, i512 %fifo_B_PE_4_15

]]></Node>
<StgValue><ssdm name="empty_633"/></StgValue>
</operation>

<operation id="4155" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2281 %specmemcore_ln2923 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2923"/></StgValue>
</operation>

<operation id="4156" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2282 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4157" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2284 %empty_634 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_15, i512 %fifo_B_PE_5_15

]]></Node>
<StgValue><ssdm name="empty_634"/></StgValue>
</operation>

<operation id="4158" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2285 %specmemcore_ln2926 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2926"/></StgValue>
</operation>

<operation id="4159" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2286 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4160" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2288 %empty_635 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_15, i512 %fifo_B_PE_6_15

]]></Node>
<StgValue><ssdm name="empty_635"/></StgValue>
</operation>

<operation id="4161" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2289 %specmemcore_ln2929 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2929"/></StgValue>
</operation>

<operation id="4162" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2290 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4163" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2292 %empty_636 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_15, i512 %fifo_B_PE_7_15

]]></Node>
<StgValue><ssdm name="empty_636"/></StgValue>
</operation>

<operation id="4164" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2293 %specmemcore_ln2932 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2932"/></StgValue>
</operation>

<operation id="4165" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2294 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4166" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2296 %empty_637 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_15, i512 %fifo_B_PE_8_15

]]></Node>
<StgValue><ssdm name="empty_637"/></StgValue>
</operation>

<operation id="4167" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2297 %specmemcore_ln2935 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2935"/></StgValue>
</operation>

<operation id="4168" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2298 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4169" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2300 %empty_638 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_9_15, i512 %fifo_B_PE_9_15

]]></Node>
<StgValue><ssdm name="empty_638"/></StgValue>
</operation>

<operation id="4170" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2301 %specmemcore_ln2938 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_9_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2938"/></StgValue>
</operation>

<operation id="4171" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2302 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_9_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4172" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2304 %empty_639 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_10_15, i512 %fifo_B_PE_10_15

]]></Node>
<StgValue><ssdm name="empty_639"/></StgValue>
</operation>

<operation id="4173" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2305 %specmemcore_ln2941 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_10_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2941"/></StgValue>
</operation>

<operation id="4174" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2306 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_10_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4175" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2308 %empty_640 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_11_15, i512 %fifo_B_PE_11_15

]]></Node>
<StgValue><ssdm name="empty_640"/></StgValue>
</operation>

<operation id="4176" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2309 %specmemcore_ln2944 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_11_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2944"/></StgValue>
</operation>

<operation id="4177" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2310 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_11_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4178" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2312 %empty_641 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_12_15, i512 %fifo_B_PE_12_15

]]></Node>
<StgValue><ssdm name="empty_641"/></StgValue>
</operation>

<operation id="4179" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2313 %specmemcore_ln2947 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_12_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2947"/></StgValue>
</operation>

<operation id="4180" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2314 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_12_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4181" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2316 %empty_642 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_13_15, i512 %fifo_B_PE_13_15

]]></Node>
<StgValue><ssdm name="empty_642"/></StgValue>
</operation>

<operation id="4182" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2317 %specmemcore_ln2950 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_13_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2950"/></StgValue>
</operation>

<operation id="4183" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2318 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_13_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4184" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2320 %empty_643 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_14_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_14_15, i512 %fifo_B_PE_14_15

]]></Node>
<StgValue><ssdm name="empty_643"/></StgValue>
</operation>

<operation id="4185" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2321 %specmemcore_ln2953 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_14_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2953"/></StgValue>
</operation>

<operation id="4186" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2322 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_14_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4187" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2324 %empty_644 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_15_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_15_15, i512 %fifo_B_PE_15_15

]]></Node>
<StgValue><ssdm name="empty_644"/></StgValue>
</operation>

<operation id="4188" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2325 %specmemcore_ln2956 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_15_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2956"/></StgValue>
</operation>

<operation id="4189" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2326 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_15_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4190" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:2328 %empty_645 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_16_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_16_15, i512 %fifo_B_PE_16_15

]]></Node>
<StgValue><ssdm name="empty_645"/></StgValue>
</operation>

<operation id="4191" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2329 %specmemcore_ln2959 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_16_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2959"/></StgValue>
</operation>

<operation id="4192" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2330 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_16_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4193" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2332 %empty_646 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_0, i16 %fifo_C_drain_PE_0_0

]]></Node>
<StgValue><ssdm name="empty_646"/></StgValue>
</operation>

<operation id="4194" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2333 %specmemcore_ln2962 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2962"/></StgValue>
</operation>

<operation id="4195" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2334 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4196" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2336 %empty_647 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_0, i16 %fifo_C_drain_PE_1_0

]]></Node>
<StgValue><ssdm name="empty_647"/></StgValue>
</operation>

<operation id="4197" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2337 %specmemcore_ln2965 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2965"/></StgValue>
</operation>

<operation id="4198" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4199" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2340 %empty_648 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_0, i16 %fifo_C_drain_PE_2_0

]]></Node>
<StgValue><ssdm name="empty_648"/></StgValue>
</operation>

<operation id="4200" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2341 %specmemcore_ln2968 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2968"/></StgValue>
</operation>

<operation id="4201" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2342 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4202" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2344 %empty_649 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_0, i16 %fifo_C_drain_PE_3_0

]]></Node>
<StgValue><ssdm name="empty_649"/></StgValue>
</operation>

<operation id="4203" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2345 %specmemcore_ln2971 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2971"/></StgValue>
</operation>

<operation id="4204" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2346 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4205" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2348 %empty_650 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_0, i16 %fifo_C_drain_PE_4_0

]]></Node>
<StgValue><ssdm name="empty_650"/></StgValue>
</operation>

<operation id="4206" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2349 %specmemcore_ln2974 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2974"/></StgValue>
</operation>

<operation id="4207" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2350 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4208" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2352 %empty_651 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_0, i16 %fifo_C_drain_PE_5_0

]]></Node>
<StgValue><ssdm name="empty_651"/></StgValue>
</operation>

<operation id="4209" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2353 %specmemcore_ln2977 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2977"/></StgValue>
</operation>

<operation id="4210" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2354 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4211" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2356 %empty_652 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_0, i16 %fifo_C_drain_PE_6_0

]]></Node>
<StgValue><ssdm name="empty_652"/></StgValue>
</operation>

<operation id="4212" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2357 %specmemcore_ln2980 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2980"/></StgValue>
</operation>

<operation id="4213" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2358 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4214" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2360 %empty_653 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_0, i16 %fifo_C_drain_PE_7_0

]]></Node>
<StgValue><ssdm name="empty_653"/></StgValue>
</operation>

<operation id="4215" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2361 %specmemcore_ln2983 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2983"/></StgValue>
</operation>

<operation id="4216" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2362 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4217" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2364 %empty_654 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_0, i16 %fifo_C_drain_PE_8_0

]]></Node>
<StgValue><ssdm name="empty_654"/></StgValue>
</operation>

<operation id="4218" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2365 %specmemcore_ln2986 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2986"/></StgValue>
</operation>

<operation id="4219" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2366 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4220" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2368 %empty_655 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_0, i16 %fifo_C_drain_PE_9_0

]]></Node>
<StgValue><ssdm name="empty_655"/></StgValue>
</operation>

<operation id="4221" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2369 %specmemcore_ln2989 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2989"/></StgValue>
</operation>

<operation id="4222" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2370 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4223" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2372 %empty_656 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_0, i16 %fifo_C_drain_PE_10_0

]]></Node>
<StgValue><ssdm name="empty_656"/></StgValue>
</operation>

<operation id="4224" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2373 %specmemcore_ln2992 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2992"/></StgValue>
</operation>

<operation id="4225" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2374 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4226" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2376 %empty_657 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_0, i16 %fifo_C_drain_PE_11_0

]]></Node>
<StgValue><ssdm name="empty_657"/></StgValue>
</operation>

<operation id="4227" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2377 %specmemcore_ln2995 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2995"/></StgValue>
</operation>

<operation id="4228" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2378 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4229" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2380 %empty_658 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_0, i16 %fifo_C_drain_PE_12_0

]]></Node>
<StgValue><ssdm name="empty_658"/></StgValue>
</operation>

<operation id="4230" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2381 %specmemcore_ln2998 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln2998"/></StgValue>
</operation>

<operation id="4231" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2382 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4232" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2384 %empty_659 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_0, i16 %fifo_C_drain_PE_13_0

]]></Node>
<StgValue><ssdm name="empty_659"/></StgValue>
</operation>

<operation id="4233" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2385 %specmemcore_ln3001 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3001"/></StgValue>
</operation>

<operation id="4234" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2386 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4235" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2388 %empty_660 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_0, i16 %fifo_C_drain_PE_14_0

]]></Node>
<StgValue><ssdm name="empty_660"/></StgValue>
</operation>

<operation id="4236" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2389 %specmemcore_ln3004 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3004"/></StgValue>
</operation>

<operation id="4237" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2390 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4238" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2392 %empty_661 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_0, i16 %fifo_C_drain_PE_15_0

]]></Node>
<StgValue><ssdm name="empty_661"/></StgValue>
</operation>

<operation id="4239" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2393 %specmemcore_ln3007 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3007"/></StgValue>
</operation>

<operation id="4240" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2394 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4241" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2396 %empty_662 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_1, i16 %fifo_C_drain_PE_0_1

]]></Node>
<StgValue><ssdm name="empty_662"/></StgValue>
</operation>

<operation id="4242" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2397 %specmemcore_ln3010 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3010"/></StgValue>
</operation>

<operation id="4243" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2398 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4244" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2400 %empty_663 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_1, i16 %fifo_C_drain_PE_1_1

]]></Node>
<StgValue><ssdm name="empty_663"/></StgValue>
</operation>

<operation id="4245" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2401 %specmemcore_ln3013 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3013"/></StgValue>
</operation>

<operation id="4246" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2402 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4247" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2404 %empty_664 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_1, i16 %fifo_C_drain_PE_2_1

]]></Node>
<StgValue><ssdm name="empty_664"/></StgValue>
</operation>

<operation id="4248" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2405 %specmemcore_ln3016 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3016"/></StgValue>
</operation>

<operation id="4249" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2406 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4250" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2408 %empty_665 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_1, i16 %fifo_C_drain_PE_3_1

]]></Node>
<StgValue><ssdm name="empty_665"/></StgValue>
</operation>

<operation id="4251" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2409 %specmemcore_ln3019 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3019"/></StgValue>
</operation>

<operation id="4252" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2410 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4253" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2412 %empty_666 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_1, i16 %fifo_C_drain_PE_4_1

]]></Node>
<StgValue><ssdm name="empty_666"/></StgValue>
</operation>

<operation id="4254" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2413 %specmemcore_ln3022 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3022"/></StgValue>
</operation>

<operation id="4255" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2414 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4256" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2416 %empty_667 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_1, i16 %fifo_C_drain_PE_5_1

]]></Node>
<StgValue><ssdm name="empty_667"/></StgValue>
</operation>

<operation id="4257" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2417 %specmemcore_ln3025 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3025"/></StgValue>
</operation>

<operation id="4258" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2418 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4259" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2420 %empty_668 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_1, i16 %fifo_C_drain_PE_6_1

]]></Node>
<StgValue><ssdm name="empty_668"/></StgValue>
</operation>

<operation id="4260" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2421 %specmemcore_ln3028 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3028"/></StgValue>
</operation>

<operation id="4261" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2422 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4262" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2424 %empty_669 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_1, i16 %fifo_C_drain_PE_7_1

]]></Node>
<StgValue><ssdm name="empty_669"/></StgValue>
</operation>

<operation id="4263" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2425 %specmemcore_ln3031 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3031"/></StgValue>
</operation>

<operation id="4264" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2426 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4265" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2428 %empty_670 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_1, i16 %fifo_C_drain_PE_8_1

]]></Node>
<StgValue><ssdm name="empty_670"/></StgValue>
</operation>

<operation id="4266" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2429 %specmemcore_ln3034 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3034"/></StgValue>
</operation>

<operation id="4267" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2430 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4268" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2432 %empty_671 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_1, i16 %fifo_C_drain_PE_9_1

]]></Node>
<StgValue><ssdm name="empty_671"/></StgValue>
</operation>

<operation id="4269" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2433 %specmemcore_ln3037 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3037"/></StgValue>
</operation>

<operation id="4270" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2434 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4271" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2436 %empty_672 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_1, i16 %fifo_C_drain_PE_10_1

]]></Node>
<StgValue><ssdm name="empty_672"/></StgValue>
</operation>

<operation id="4272" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2437 %specmemcore_ln3040 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3040"/></StgValue>
</operation>

<operation id="4273" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2438 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4274" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2440 %empty_673 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_1, i16 %fifo_C_drain_PE_11_1

]]></Node>
<StgValue><ssdm name="empty_673"/></StgValue>
</operation>

<operation id="4275" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2441 %specmemcore_ln3043 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3043"/></StgValue>
</operation>

<operation id="4276" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2442 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4277" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2444 %empty_674 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_1, i16 %fifo_C_drain_PE_12_1

]]></Node>
<StgValue><ssdm name="empty_674"/></StgValue>
</operation>

<operation id="4278" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2445 %specmemcore_ln3046 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3046"/></StgValue>
</operation>

<operation id="4279" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2446 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4280" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2448 %empty_675 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_1, i16 %fifo_C_drain_PE_13_1

]]></Node>
<StgValue><ssdm name="empty_675"/></StgValue>
</operation>

<operation id="4281" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2449 %specmemcore_ln3049 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3049"/></StgValue>
</operation>

<operation id="4282" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2450 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4283" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2452 %empty_676 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_1, i16 %fifo_C_drain_PE_14_1

]]></Node>
<StgValue><ssdm name="empty_676"/></StgValue>
</operation>

<operation id="4284" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2453 %specmemcore_ln3052 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3052"/></StgValue>
</operation>

<operation id="4285" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2454 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4286" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2456 %empty_677 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_1, i16 %fifo_C_drain_PE_15_1

]]></Node>
<StgValue><ssdm name="empty_677"/></StgValue>
</operation>

<operation id="4287" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2457 %specmemcore_ln3055 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3055"/></StgValue>
</operation>

<operation id="4288" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2458 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4289" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2460 %empty_678 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_2, i16 %fifo_C_drain_PE_0_2

]]></Node>
<StgValue><ssdm name="empty_678"/></StgValue>
</operation>

<operation id="4290" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2461 %specmemcore_ln3058 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3058"/></StgValue>
</operation>

<operation id="4291" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2462 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4292" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2464 %empty_679 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_2, i16 %fifo_C_drain_PE_1_2

]]></Node>
<StgValue><ssdm name="empty_679"/></StgValue>
</operation>

<operation id="4293" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2465 %specmemcore_ln3061 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3061"/></StgValue>
</operation>

<operation id="4294" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2466 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4295" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2468 %empty_680 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_2, i16 %fifo_C_drain_PE_2_2

]]></Node>
<StgValue><ssdm name="empty_680"/></StgValue>
</operation>

<operation id="4296" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2469 %specmemcore_ln3064 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3064"/></StgValue>
</operation>

<operation id="4297" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2470 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4298" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2472 %empty_681 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_2, i16 %fifo_C_drain_PE_3_2

]]></Node>
<StgValue><ssdm name="empty_681"/></StgValue>
</operation>

<operation id="4299" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2473 %specmemcore_ln3067 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3067"/></StgValue>
</operation>

<operation id="4300" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2474 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4301" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2476 %empty_682 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_2, i16 %fifo_C_drain_PE_4_2

]]></Node>
<StgValue><ssdm name="empty_682"/></StgValue>
</operation>

<operation id="4302" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2477 %specmemcore_ln3070 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3070"/></StgValue>
</operation>

<operation id="4303" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2478 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4304" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2480 %empty_683 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_2, i16 %fifo_C_drain_PE_5_2

]]></Node>
<StgValue><ssdm name="empty_683"/></StgValue>
</operation>

<operation id="4305" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2481 %specmemcore_ln3073 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3073"/></StgValue>
</operation>

<operation id="4306" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2482 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4307" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2484 %empty_684 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_2, i16 %fifo_C_drain_PE_6_2

]]></Node>
<StgValue><ssdm name="empty_684"/></StgValue>
</operation>

<operation id="4308" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2485 %specmemcore_ln3076 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3076"/></StgValue>
</operation>

<operation id="4309" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2486 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4310" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2488 %empty_685 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_2, i16 %fifo_C_drain_PE_7_2

]]></Node>
<StgValue><ssdm name="empty_685"/></StgValue>
</operation>

<operation id="4311" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2489 %specmemcore_ln3079 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3079"/></StgValue>
</operation>

<operation id="4312" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2490 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4313" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2492 %empty_686 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_2, i16 %fifo_C_drain_PE_8_2

]]></Node>
<StgValue><ssdm name="empty_686"/></StgValue>
</operation>

<operation id="4314" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2493 %specmemcore_ln3082 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3082"/></StgValue>
</operation>

<operation id="4315" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2494 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4316" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2496 %empty_687 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_2, i16 %fifo_C_drain_PE_9_2

]]></Node>
<StgValue><ssdm name="empty_687"/></StgValue>
</operation>

<operation id="4317" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2497 %specmemcore_ln3085 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3085"/></StgValue>
</operation>

<operation id="4318" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2498 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4319" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2500 %empty_688 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_2, i16 %fifo_C_drain_PE_10_2

]]></Node>
<StgValue><ssdm name="empty_688"/></StgValue>
</operation>

<operation id="4320" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2501 %specmemcore_ln3088 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3088"/></StgValue>
</operation>

<operation id="4321" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2502 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4322" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2504 %empty_689 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_2, i16 %fifo_C_drain_PE_11_2

]]></Node>
<StgValue><ssdm name="empty_689"/></StgValue>
</operation>

<operation id="4323" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2505 %specmemcore_ln3091 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3091"/></StgValue>
</operation>

<operation id="4324" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2506 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4325" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2508 %empty_690 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_2, i16 %fifo_C_drain_PE_12_2

]]></Node>
<StgValue><ssdm name="empty_690"/></StgValue>
</operation>

<operation id="4326" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2509 %specmemcore_ln3094 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3094"/></StgValue>
</operation>

<operation id="4327" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2510 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4328" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2512 %empty_691 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_2, i16 %fifo_C_drain_PE_13_2

]]></Node>
<StgValue><ssdm name="empty_691"/></StgValue>
</operation>

<operation id="4329" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2513 %specmemcore_ln3097 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3097"/></StgValue>
</operation>

<operation id="4330" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2514 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4331" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2516 %empty_692 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_2, i16 %fifo_C_drain_PE_14_2

]]></Node>
<StgValue><ssdm name="empty_692"/></StgValue>
</operation>

<operation id="4332" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2517 %specmemcore_ln3100 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3100"/></StgValue>
</operation>

<operation id="4333" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2518 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4334" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2520 %empty_693 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_2, i16 %fifo_C_drain_PE_15_2

]]></Node>
<StgValue><ssdm name="empty_693"/></StgValue>
</operation>

<operation id="4335" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2521 %specmemcore_ln3103 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3103"/></StgValue>
</operation>

<operation id="4336" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2522 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4337" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2524 %empty_694 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_3, i16 %fifo_C_drain_PE_0_3

]]></Node>
<StgValue><ssdm name="empty_694"/></StgValue>
</operation>

<operation id="4338" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2525 %specmemcore_ln3106 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3106"/></StgValue>
</operation>

<operation id="4339" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2526 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4340" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2528 %empty_695 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_3, i16 %fifo_C_drain_PE_1_3

]]></Node>
<StgValue><ssdm name="empty_695"/></StgValue>
</operation>

<operation id="4341" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2529 %specmemcore_ln3109 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3109"/></StgValue>
</operation>

<operation id="4342" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2530 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4343" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2532 %empty_696 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_3, i16 %fifo_C_drain_PE_2_3

]]></Node>
<StgValue><ssdm name="empty_696"/></StgValue>
</operation>

<operation id="4344" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2533 %specmemcore_ln3112 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3112"/></StgValue>
</operation>

<operation id="4345" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2534 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4346" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2536 %empty_697 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_3, i16 %fifo_C_drain_PE_3_3

]]></Node>
<StgValue><ssdm name="empty_697"/></StgValue>
</operation>

<operation id="4347" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2537 %specmemcore_ln3115 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3115"/></StgValue>
</operation>

<operation id="4348" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2538 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4349" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2540 %empty_698 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_3, i16 %fifo_C_drain_PE_4_3

]]></Node>
<StgValue><ssdm name="empty_698"/></StgValue>
</operation>

<operation id="4350" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2541 %specmemcore_ln3118 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3118"/></StgValue>
</operation>

<operation id="4351" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2542 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4352" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2544 %empty_699 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_3, i16 %fifo_C_drain_PE_5_3

]]></Node>
<StgValue><ssdm name="empty_699"/></StgValue>
</operation>

<operation id="4353" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2545 %specmemcore_ln3121 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3121"/></StgValue>
</operation>

<operation id="4354" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2546 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4355" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2548 %empty_700 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_3, i16 %fifo_C_drain_PE_6_3

]]></Node>
<StgValue><ssdm name="empty_700"/></StgValue>
</operation>

<operation id="4356" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2549 %specmemcore_ln3124 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3124"/></StgValue>
</operation>

<operation id="4357" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2550 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4358" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2552 %empty_701 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_3, i16 %fifo_C_drain_PE_7_3

]]></Node>
<StgValue><ssdm name="empty_701"/></StgValue>
</operation>

<operation id="4359" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2553 %specmemcore_ln3127 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3127"/></StgValue>
</operation>

<operation id="4360" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2554 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4361" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2556 %empty_702 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_3, i16 %fifo_C_drain_PE_8_3

]]></Node>
<StgValue><ssdm name="empty_702"/></StgValue>
</operation>

<operation id="4362" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2557 %specmemcore_ln3130 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3130"/></StgValue>
</operation>

<operation id="4363" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2558 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4364" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2560 %empty_703 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_3, i16 %fifo_C_drain_PE_9_3

]]></Node>
<StgValue><ssdm name="empty_703"/></StgValue>
</operation>

<operation id="4365" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2561 %specmemcore_ln3133 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3133"/></StgValue>
</operation>

<operation id="4366" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2562 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4367" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2564 %empty_704 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_3, i16 %fifo_C_drain_PE_10_3

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>

<operation id="4368" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2565 %specmemcore_ln3136 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3136"/></StgValue>
</operation>

<operation id="4369" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2566 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4370" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2568 %empty_705 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_3, i16 %fifo_C_drain_PE_11_3

]]></Node>
<StgValue><ssdm name="empty_705"/></StgValue>
</operation>

<operation id="4371" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2569 %specmemcore_ln3139 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3139"/></StgValue>
</operation>

<operation id="4372" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2570 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4373" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2572 %empty_706 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_3, i16 %fifo_C_drain_PE_12_3

]]></Node>
<StgValue><ssdm name="empty_706"/></StgValue>
</operation>

<operation id="4374" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2573 %specmemcore_ln3142 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3142"/></StgValue>
</operation>

<operation id="4375" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2574 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4376" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2576 %empty_707 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_3, i16 %fifo_C_drain_PE_13_3

]]></Node>
<StgValue><ssdm name="empty_707"/></StgValue>
</operation>

<operation id="4377" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2577 %specmemcore_ln3145 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3145"/></StgValue>
</operation>

<operation id="4378" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2578 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4379" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2580 %empty_708 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_3, i16 %fifo_C_drain_PE_14_3

]]></Node>
<StgValue><ssdm name="empty_708"/></StgValue>
</operation>

<operation id="4380" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2581 %specmemcore_ln3148 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3148"/></StgValue>
</operation>

<operation id="4381" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2582 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4382" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2584 %empty_709 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_3, i16 %fifo_C_drain_PE_15_3

]]></Node>
<StgValue><ssdm name="empty_709"/></StgValue>
</operation>

<operation id="4383" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2585 %specmemcore_ln3151 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3151"/></StgValue>
</operation>

<operation id="4384" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2586 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4385" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2588 %empty_710 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_4, i16 %fifo_C_drain_PE_0_4

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>

<operation id="4386" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2589 %specmemcore_ln3154 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3154"/></StgValue>
</operation>

<operation id="4387" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2590 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4388" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2592 %empty_711 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_4, i16 %fifo_C_drain_PE_1_4

]]></Node>
<StgValue><ssdm name="empty_711"/></StgValue>
</operation>

<operation id="4389" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2593 %specmemcore_ln3157 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3157"/></StgValue>
</operation>

<operation id="4390" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2594 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4391" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2596 %empty_712 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_4, i16 %fifo_C_drain_PE_2_4

]]></Node>
<StgValue><ssdm name="empty_712"/></StgValue>
</operation>

<operation id="4392" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2597 %specmemcore_ln3160 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3160"/></StgValue>
</operation>

<operation id="4393" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2598 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4394" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2600 %empty_713 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_4, i16 %fifo_C_drain_PE_3_4

]]></Node>
<StgValue><ssdm name="empty_713"/></StgValue>
</operation>

<operation id="4395" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2601 %specmemcore_ln3163 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3163"/></StgValue>
</operation>

<operation id="4396" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2602 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4397" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2604 %empty_714 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_4, i16 %fifo_C_drain_PE_4_4

]]></Node>
<StgValue><ssdm name="empty_714"/></StgValue>
</operation>

<operation id="4398" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2605 %specmemcore_ln3166 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3166"/></StgValue>
</operation>

<operation id="4399" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2606 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4400" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2608 %empty_715 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_4, i16 %fifo_C_drain_PE_5_4

]]></Node>
<StgValue><ssdm name="empty_715"/></StgValue>
</operation>

<operation id="4401" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2609 %specmemcore_ln3169 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3169"/></StgValue>
</operation>

<operation id="4402" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2610 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4403" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2612 %empty_716 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_4, i16 %fifo_C_drain_PE_6_4

]]></Node>
<StgValue><ssdm name="empty_716"/></StgValue>
</operation>

<operation id="4404" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2613 %specmemcore_ln3172 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3172"/></StgValue>
</operation>

<operation id="4405" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2614 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4406" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2616 %empty_717 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_4, i16 %fifo_C_drain_PE_7_4

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>

<operation id="4407" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2617 %specmemcore_ln3175 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3175"/></StgValue>
</operation>

<operation id="4408" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2618 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4409" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2620 %empty_718 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_4, i16 %fifo_C_drain_PE_8_4

]]></Node>
<StgValue><ssdm name="empty_718"/></StgValue>
</operation>

<operation id="4410" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2621 %specmemcore_ln3178 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3178"/></StgValue>
</operation>

<operation id="4411" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2622 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4412" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2624 %empty_719 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_4, i16 %fifo_C_drain_PE_9_4

]]></Node>
<StgValue><ssdm name="empty_719"/></StgValue>
</operation>

<operation id="4413" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2625 %specmemcore_ln3181 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3181"/></StgValue>
</operation>

<operation id="4414" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2626 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4415" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2628 %empty_720 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_4, i16 %fifo_C_drain_PE_10_4

]]></Node>
<StgValue><ssdm name="empty_720"/></StgValue>
</operation>

<operation id="4416" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2629 %specmemcore_ln3184 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3184"/></StgValue>
</operation>

<operation id="4417" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2630 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4418" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2632 %empty_721 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_4, i16 %fifo_C_drain_PE_11_4

]]></Node>
<StgValue><ssdm name="empty_721"/></StgValue>
</operation>

<operation id="4419" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2633 %specmemcore_ln3187 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3187"/></StgValue>
</operation>

<operation id="4420" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2634 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4421" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2636 %empty_722 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_4, i16 %fifo_C_drain_PE_12_4

]]></Node>
<StgValue><ssdm name="empty_722"/></StgValue>
</operation>

<operation id="4422" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2637 %specmemcore_ln3190 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3190"/></StgValue>
</operation>

<operation id="4423" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2638 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4424" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2640 %empty_723 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_4, i16 %fifo_C_drain_PE_13_4

]]></Node>
<StgValue><ssdm name="empty_723"/></StgValue>
</operation>

<operation id="4425" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2641 %specmemcore_ln3193 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3193"/></StgValue>
</operation>

<operation id="4426" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2642 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4427" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2644 %empty_724 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_4, i16 %fifo_C_drain_PE_14_4

]]></Node>
<StgValue><ssdm name="empty_724"/></StgValue>
</operation>

<operation id="4428" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2645 %specmemcore_ln3196 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3196"/></StgValue>
</operation>

<operation id="4429" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2646 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4430" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2648 %empty_725 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_4, i16 %fifo_C_drain_PE_15_4

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>

<operation id="4431" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2649 %specmemcore_ln3199 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3199"/></StgValue>
</operation>

<operation id="4432" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2650 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4433" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2652 %empty_726 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_5, i16 %fifo_C_drain_PE_0_5

]]></Node>
<StgValue><ssdm name="empty_726"/></StgValue>
</operation>

<operation id="4434" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2653 %specmemcore_ln3202 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3202"/></StgValue>
</operation>

<operation id="4435" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2654 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4436" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2656 %empty_727 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_5, i16 %fifo_C_drain_PE_1_5

]]></Node>
<StgValue><ssdm name="empty_727"/></StgValue>
</operation>

<operation id="4437" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2657 %specmemcore_ln3205 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3205"/></StgValue>
</operation>

<operation id="4438" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2658 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4439" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2660 %empty_728 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_5, i16 %fifo_C_drain_PE_2_5

]]></Node>
<StgValue><ssdm name="empty_728"/></StgValue>
</operation>

<operation id="4440" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2661 %specmemcore_ln3208 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3208"/></StgValue>
</operation>

<operation id="4441" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2662 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4442" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2664 %empty_729 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_5, i16 %fifo_C_drain_PE_3_5

]]></Node>
<StgValue><ssdm name="empty_729"/></StgValue>
</operation>

<operation id="4443" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2665 %specmemcore_ln3211 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3211"/></StgValue>
</operation>

<operation id="4444" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2666 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4445" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2668 %empty_730 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_5, i16 %fifo_C_drain_PE_4_5

]]></Node>
<StgValue><ssdm name="empty_730"/></StgValue>
</operation>

<operation id="4446" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2669 %specmemcore_ln3214 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3214"/></StgValue>
</operation>

<operation id="4447" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2670 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4448" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2672 %empty_731 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_5, i16 %fifo_C_drain_PE_5_5

]]></Node>
<StgValue><ssdm name="empty_731"/></StgValue>
</operation>

<operation id="4449" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2673 %specmemcore_ln3217 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3217"/></StgValue>
</operation>

<operation id="4450" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2674 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4451" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2676 %empty_732 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_5, i16 %fifo_C_drain_PE_6_5

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>

<operation id="4452" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2677 %specmemcore_ln3220 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3220"/></StgValue>
</operation>

<operation id="4453" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2678 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4454" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2680 %empty_733 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_5, i16 %fifo_C_drain_PE_7_5

]]></Node>
<StgValue><ssdm name="empty_733"/></StgValue>
</operation>

<operation id="4455" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2681 %specmemcore_ln3223 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3223"/></StgValue>
</operation>

<operation id="4456" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2682 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4457" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2684 %empty_734 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_5, i16 %fifo_C_drain_PE_8_5

]]></Node>
<StgValue><ssdm name="empty_734"/></StgValue>
</operation>

<operation id="4458" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2685 %specmemcore_ln3226 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3226"/></StgValue>
</operation>

<operation id="4459" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2686 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4460" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2688 %empty_735 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_5, i16 %fifo_C_drain_PE_9_5

]]></Node>
<StgValue><ssdm name="empty_735"/></StgValue>
</operation>

<operation id="4461" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2689 %specmemcore_ln3229 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3229"/></StgValue>
</operation>

<operation id="4462" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2690 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4463" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2692 %empty_736 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_5, i16 %fifo_C_drain_PE_10_5

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>

<operation id="4464" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2693 %specmemcore_ln3232 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3232"/></StgValue>
</operation>

<operation id="4465" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2694 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4466" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2696 %empty_737 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_5, i16 %fifo_C_drain_PE_11_5

]]></Node>
<StgValue><ssdm name="empty_737"/></StgValue>
</operation>

<operation id="4467" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2697 %specmemcore_ln3235 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3235"/></StgValue>
</operation>

<operation id="4468" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2698 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4469" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2700 %empty_738 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_5, i16 %fifo_C_drain_PE_12_5

]]></Node>
<StgValue><ssdm name="empty_738"/></StgValue>
</operation>

<operation id="4470" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2701 %specmemcore_ln3238 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3238"/></StgValue>
</operation>

<operation id="4471" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2702 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4472" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2704 %empty_739 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_5, i16 %fifo_C_drain_PE_13_5

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>

<operation id="4473" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2705 %specmemcore_ln3241 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3241"/></StgValue>
</operation>

<operation id="4474" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2706 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4475" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2708 %empty_740 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_5, i16 %fifo_C_drain_PE_14_5

]]></Node>
<StgValue><ssdm name="empty_740"/></StgValue>
</operation>

<operation id="4476" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2709 %specmemcore_ln3244 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3244"/></StgValue>
</operation>

<operation id="4477" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2710 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4478" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2712 %empty_741 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_5, i16 %fifo_C_drain_PE_15_5

]]></Node>
<StgValue><ssdm name="empty_741"/></StgValue>
</operation>

<operation id="4479" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2713 %specmemcore_ln3247 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3247"/></StgValue>
</operation>

<operation id="4480" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2714 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4481" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2716 %empty_742 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_6, i16 %fifo_C_drain_PE_0_6

]]></Node>
<StgValue><ssdm name="empty_742"/></StgValue>
</operation>

<operation id="4482" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2717 %specmemcore_ln3250 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3250"/></StgValue>
</operation>

<operation id="4483" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2718 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4484" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2720 %empty_743 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_6, i16 %fifo_C_drain_PE_1_6

]]></Node>
<StgValue><ssdm name="empty_743"/></StgValue>
</operation>

<operation id="4485" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2721 %specmemcore_ln3253 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3253"/></StgValue>
</operation>

<operation id="4486" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2722 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4487" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2724 %empty_744 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_6, i16 %fifo_C_drain_PE_2_6

]]></Node>
<StgValue><ssdm name="empty_744"/></StgValue>
</operation>

<operation id="4488" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2725 %specmemcore_ln3256 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3256"/></StgValue>
</operation>

<operation id="4489" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2726 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4490" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2728 %empty_745 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_6, i16 %fifo_C_drain_PE_3_6

]]></Node>
<StgValue><ssdm name="empty_745"/></StgValue>
</operation>

<operation id="4491" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2729 %specmemcore_ln3259 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3259"/></StgValue>
</operation>

<operation id="4492" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2730 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4493" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2732 %empty_746 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_6, i16 %fifo_C_drain_PE_4_6

]]></Node>
<StgValue><ssdm name="empty_746"/></StgValue>
</operation>

<operation id="4494" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2733 %specmemcore_ln3262 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3262"/></StgValue>
</operation>

<operation id="4495" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2734 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4496" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2736 %empty_747 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_6, i16 %fifo_C_drain_PE_5_6

]]></Node>
<StgValue><ssdm name="empty_747"/></StgValue>
</operation>

<operation id="4497" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2737 %specmemcore_ln3265 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3265"/></StgValue>
</operation>

<operation id="4498" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2738 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4499" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2740 %empty_748 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_6, i16 %fifo_C_drain_PE_6_6

]]></Node>
<StgValue><ssdm name="empty_748"/></StgValue>
</operation>

<operation id="4500" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2741 %specmemcore_ln3268 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3268"/></StgValue>
</operation>

<operation id="4501" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2742 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4502" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2744 %empty_749 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_6, i16 %fifo_C_drain_PE_7_6

]]></Node>
<StgValue><ssdm name="empty_749"/></StgValue>
</operation>

<operation id="4503" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2745 %specmemcore_ln3271 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3271"/></StgValue>
</operation>

<operation id="4504" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2746 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4505" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2748 %empty_750 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_6, i16 %fifo_C_drain_PE_8_6

]]></Node>
<StgValue><ssdm name="empty_750"/></StgValue>
</operation>

<operation id="4506" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2749 %specmemcore_ln3274 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3274"/></StgValue>
</operation>

<operation id="4507" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2750 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4508" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2752 %empty_751 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_6, i16 %fifo_C_drain_PE_9_6

]]></Node>
<StgValue><ssdm name="empty_751"/></StgValue>
</operation>

<operation id="4509" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2753 %specmemcore_ln3277 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3277"/></StgValue>
</operation>

<operation id="4510" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2754 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4511" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2756 %empty_752 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_6, i16 %fifo_C_drain_PE_10_6

]]></Node>
<StgValue><ssdm name="empty_752"/></StgValue>
</operation>

<operation id="4512" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2757 %specmemcore_ln3280 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3280"/></StgValue>
</operation>

<operation id="4513" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2758 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4514" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2760 %empty_753 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_6, i16 %fifo_C_drain_PE_11_6

]]></Node>
<StgValue><ssdm name="empty_753"/></StgValue>
</operation>

<operation id="4515" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2761 %specmemcore_ln3283 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3283"/></StgValue>
</operation>

<operation id="4516" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2762 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4517" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2764 %empty_754 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_6, i16 %fifo_C_drain_PE_12_6

]]></Node>
<StgValue><ssdm name="empty_754"/></StgValue>
</operation>

<operation id="4518" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2765 %specmemcore_ln3286 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3286"/></StgValue>
</operation>

<operation id="4519" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2766 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4520" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2768 %empty_755 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_6, i16 %fifo_C_drain_PE_13_6

]]></Node>
<StgValue><ssdm name="empty_755"/></StgValue>
</operation>

<operation id="4521" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2769 %specmemcore_ln3289 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3289"/></StgValue>
</operation>

<operation id="4522" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2770 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4523" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2772 %empty_756 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_6, i16 %fifo_C_drain_PE_14_6

]]></Node>
<StgValue><ssdm name="empty_756"/></StgValue>
</operation>

<operation id="4524" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2773 %specmemcore_ln3292 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3292"/></StgValue>
</operation>

<operation id="4525" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2774 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4526" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2776 %empty_757 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_6, i16 %fifo_C_drain_PE_15_6

]]></Node>
<StgValue><ssdm name="empty_757"/></StgValue>
</operation>

<operation id="4527" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2777 %specmemcore_ln3295 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3295"/></StgValue>
</operation>

<operation id="4528" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2778 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4529" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2780 %empty_758 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_7, i16 %fifo_C_drain_PE_0_7

]]></Node>
<StgValue><ssdm name="empty_758"/></StgValue>
</operation>

<operation id="4530" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2781 %specmemcore_ln3298 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3298"/></StgValue>
</operation>

<operation id="4531" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2782 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4532" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2784 %empty_759 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_7, i16 %fifo_C_drain_PE_1_7

]]></Node>
<StgValue><ssdm name="empty_759"/></StgValue>
</operation>

<operation id="4533" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2785 %specmemcore_ln3301 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3301"/></StgValue>
</operation>

<operation id="4534" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2786 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4535" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2788 %empty_760 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_7, i16 %fifo_C_drain_PE_2_7

]]></Node>
<StgValue><ssdm name="empty_760"/></StgValue>
</operation>

<operation id="4536" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2789 %specmemcore_ln3304 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3304"/></StgValue>
</operation>

<operation id="4537" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2790 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4538" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2792 %empty_761 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_7, i16 %fifo_C_drain_PE_3_7

]]></Node>
<StgValue><ssdm name="empty_761"/></StgValue>
</operation>

<operation id="4539" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2793 %specmemcore_ln3307 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3307"/></StgValue>
</operation>

<operation id="4540" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2794 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4541" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2796 %empty_762 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_7, i16 %fifo_C_drain_PE_4_7

]]></Node>
<StgValue><ssdm name="empty_762"/></StgValue>
</operation>

<operation id="4542" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2797 %specmemcore_ln3310 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3310"/></StgValue>
</operation>

<operation id="4543" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2798 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4544" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2800 %empty_763 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_7, i16 %fifo_C_drain_PE_5_7

]]></Node>
<StgValue><ssdm name="empty_763"/></StgValue>
</operation>

<operation id="4545" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2801 %specmemcore_ln3313 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3313"/></StgValue>
</operation>

<operation id="4546" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2802 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4547" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2804 %empty_764 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_7, i16 %fifo_C_drain_PE_6_7

]]></Node>
<StgValue><ssdm name="empty_764"/></StgValue>
</operation>

<operation id="4548" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2805 %specmemcore_ln3316 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3316"/></StgValue>
</operation>

<operation id="4549" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2806 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4550" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2808 %empty_765 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_7, i16 %fifo_C_drain_PE_7_7

]]></Node>
<StgValue><ssdm name="empty_765"/></StgValue>
</operation>

<operation id="4551" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2809 %specmemcore_ln3319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3319"/></StgValue>
</operation>

<operation id="4552" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2810 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4553" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2812 %empty_766 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_7, i16 %fifo_C_drain_PE_8_7

]]></Node>
<StgValue><ssdm name="empty_766"/></StgValue>
</operation>

<operation id="4554" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2813 %specmemcore_ln3322 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3322"/></StgValue>
</operation>

<operation id="4555" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2814 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4556" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2816 %empty_767 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_7, i16 %fifo_C_drain_PE_9_7

]]></Node>
<StgValue><ssdm name="empty_767"/></StgValue>
</operation>

<operation id="4557" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2817 %specmemcore_ln3325 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3325"/></StgValue>
</operation>

<operation id="4558" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2818 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4559" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2820 %empty_768 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_7, i16 %fifo_C_drain_PE_10_7

]]></Node>
<StgValue><ssdm name="empty_768"/></StgValue>
</operation>

<operation id="4560" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2821 %specmemcore_ln3328 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3328"/></StgValue>
</operation>

<operation id="4561" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2822 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4562" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2824 %empty_769 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_7, i16 %fifo_C_drain_PE_11_7

]]></Node>
<StgValue><ssdm name="empty_769"/></StgValue>
</operation>

<operation id="4563" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2825 %specmemcore_ln3331 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3331"/></StgValue>
</operation>

<operation id="4564" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2826 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4565" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2828 %empty_770 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_7, i16 %fifo_C_drain_PE_12_7

]]></Node>
<StgValue><ssdm name="empty_770"/></StgValue>
</operation>

<operation id="4566" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2829 %specmemcore_ln3334 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3334"/></StgValue>
</operation>

<operation id="4567" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2830 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4568" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2832 %empty_771 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_7, i16 %fifo_C_drain_PE_13_7

]]></Node>
<StgValue><ssdm name="empty_771"/></StgValue>
</operation>

<operation id="4569" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2833 %specmemcore_ln3337 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3337"/></StgValue>
</operation>

<operation id="4570" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2834 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4571" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2836 %empty_772 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_7, i16 %fifo_C_drain_PE_14_7

]]></Node>
<StgValue><ssdm name="empty_772"/></StgValue>
</operation>

<operation id="4572" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2837 %specmemcore_ln3340 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3340"/></StgValue>
</operation>

<operation id="4573" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2838 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4574" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2840 %empty_773 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_7, i16 %fifo_C_drain_PE_15_7

]]></Node>
<StgValue><ssdm name="empty_773"/></StgValue>
</operation>

<operation id="4575" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2841 %specmemcore_ln3343 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3343"/></StgValue>
</operation>

<operation id="4576" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2842 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4577" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2844 %empty_774 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_8, i16 %fifo_C_drain_PE_0_8

]]></Node>
<StgValue><ssdm name="empty_774"/></StgValue>
</operation>

<operation id="4578" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2845 %specmemcore_ln3346 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3346"/></StgValue>
</operation>

<operation id="4579" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2846 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4580" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2848 %empty_775 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_8, i16 %fifo_C_drain_PE_1_8

]]></Node>
<StgValue><ssdm name="empty_775"/></StgValue>
</operation>

<operation id="4581" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2849 %specmemcore_ln3349 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3349"/></StgValue>
</operation>

<operation id="4582" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2850 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4583" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2852 %empty_776 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_8, i16 %fifo_C_drain_PE_2_8

]]></Node>
<StgValue><ssdm name="empty_776"/></StgValue>
</operation>

<operation id="4584" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2853 %specmemcore_ln3352 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3352"/></StgValue>
</operation>

<operation id="4585" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2854 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4586" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2856 %empty_777 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_8, i16 %fifo_C_drain_PE_3_8

]]></Node>
<StgValue><ssdm name="empty_777"/></StgValue>
</operation>

<operation id="4587" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2857 %specmemcore_ln3355 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3355"/></StgValue>
</operation>

<operation id="4588" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2858 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4589" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2860 %empty_778 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_8, i16 %fifo_C_drain_PE_4_8

]]></Node>
<StgValue><ssdm name="empty_778"/></StgValue>
</operation>

<operation id="4590" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2861 %specmemcore_ln3358 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3358"/></StgValue>
</operation>

<operation id="4591" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2862 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4592" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2864 %empty_779 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_8, i16 %fifo_C_drain_PE_5_8

]]></Node>
<StgValue><ssdm name="empty_779"/></StgValue>
</operation>

<operation id="4593" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2865 %specmemcore_ln3361 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3361"/></StgValue>
</operation>

<operation id="4594" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2866 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4595" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2868 %empty_780 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_8, i16 %fifo_C_drain_PE_6_8

]]></Node>
<StgValue><ssdm name="empty_780"/></StgValue>
</operation>

<operation id="4596" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2869 %specmemcore_ln3364 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3364"/></StgValue>
</operation>

<operation id="4597" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2870 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4598" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2872 %empty_781 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_8, i16 %fifo_C_drain_PE_7_8

]]></Node>
<StgValue><ssdm name="empty_781"/></StgValue>
</operation>

<operation id="4599" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2873 %specmemcore_ln3367 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3367"/></StgValue>
</operation>

<operation id="4600" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2874 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4601" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2876 %empty_782 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_8, i16 %fifo_C_drain_PE_8_8

]]></Node>
<StgValue><ssdm name="empty_782"/></StgValue>
</operation>

<operation id="4602" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2877 %specmemcore_ln3370 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3370"/></StgValue>
</operation>

<operation id="4603" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2878 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4604" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2880 %empty_783 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_8, i16 %fifo_C_drain_PE_9_8

]]></Node>
<StgValue><ssdm name="empty_783"/></StgValue>
</operation>

<operation id="4605" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2881 %specmemcore_ln3373 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3373"/></StgValue>
</operation>

<operation id="4606" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2882 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4607" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2884 %empty_784 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_8, i16 %fifo_C_drain_PE_10_8

]]></Node>
<StgValue><ssdm name="empty_784"/></StgValue>
</operation>

<operation id="4608" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2885 %specmemcore_ln3376 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3376"/></StgValue>
</operation>

<operation id="4609" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2886 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4610" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2888 %empty_785 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_8, i16 %fifo_C_drain_PE_11_8

]]></Node>
<StgValue><ssdm name="empty_785"/></StgValue>
</operation>

<operation id="4611" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2889 %specmemcore_ln3379 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3379"/></StgValue>
</operation>

<operation id="4612" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2890 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4613" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2892 %empty_786 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_8, i16 %fifo_C_drain_PE_12_8

]]></Node>
<StgValue><ssdm name="empty_786"/></StgValue>
</operation>

<operation id="4614" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2893 %specmemcore_ln3382 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3382"/></StgValue>
</operation>

<operation id="4615" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2894 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4616" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2896 %empty_787 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_8, i16 %fifo_C_drain_PE_13_8

]]></Node>
<StgValue><ssdm name="empty_787"/></StgValue>
</operation>

<operation id="4617" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2897 %specmemcore_ln3385 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3385"/></StgValue>
</operation>

<operation id="4618" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2898 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4619" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2900 %empty_788 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_8, i16 %fifo_C_drain_PE_14_8

]]></Node>
<StgValue><ssdm name="empty_788"/></StgValue>
</operation>

<operation id="4620" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2901 %specmemcore_ln3388 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3388"/></StgValue>
</operation>

<operation id="4621" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2902 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4622" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2904 %empty_789 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_8, i16 %fifo_C_drain_PE_15_8

]]></Node>
<StgValue><ssdm name="empty_789"/></StgValue>
</operation>

<operation id="4623" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2905 %specmemcore_ln3391 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3391"/></StgValue>
</operation>

<operation id="4624" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2906 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4625" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2908 %empty_790 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_9, i16 %fifo_C_drain_PE_0_9

]]></Node>
<StgValue><ssdm name="empty_790"/></StgValue>
</operation>

<operation id="4626" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2909 %specmemcore_ln3394 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3394"/></StgValue>
</operation>

<operation id="4627" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2910 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4628" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2912 %empty_791 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_9, i16 %fifo_C_drain_PE_1_9

]]></Node>
<StgValue><ssdm name="empty_791"/></StgValue>
</operation>

<operation id="4629" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2913 %specmemcore_ln3397 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3397"/></StgValue>
</operation>

<operation id="4630" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2914 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4631" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2916 %empty_792 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_9, i16 %fifo_C_drain_PE_2_9

]]></Node>
<StgValue><ssdm name="empty_792"/></StgValue>
</operation>

<operation id="4632" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2917 %specmemcore_ln3400 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3400"/></StgValue>
</operation>

<operation id="4633" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2918 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4634" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2920 %empty_793 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_9, i16 %fifo_C_drain_PE_3_9

]]></Node>
<StgValue><ssdm name="empty_793"/></StgValue>
</operation>

<operation id="4635" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2921 %specmemcore_ln3403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3403"/></StgValue>
</operation>

<operation id="4636" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2922 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4637" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2924 %empty_794 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_9, i16 %fifo_C_drain_PE_4_9

]]></Node>
<StgValue><ssdm name="empty_794"/></StgValue>
</operation>

<operation id="4638" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2925 %specmemcore_ln3406 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3406"/></StgValue>
</operation>

<operation id="4639" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2926 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4640" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2928 %empty_795 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_9, i16 %fifo_C_drain_PE_5_9

]]></Node>
<StgValue><ssdm name="empty_795"/></StgValue>
</operation>

<operation id="4641" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2929 %specmemcore_ln3409 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3409"/></StgValue>
</operation>

<operation id="4642" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2930 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4643" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2932 %empty_796 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_9, i16 %fifo_C_drain_PE_6_9

]]></Node>
<StgValue><ssdm name="empty_796"/></StgValue>
</operation>

<operation id="4644" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2933 %specmemcore_ln3412 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3412"/></StgValue>
</operation>

<operation id="4645" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2934 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4646" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2936 %empty_797 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_9, i16 %fifo_C_drain_PE_7_9

]]></Node>
<StgValue><ssdm name="empty_797"/></StgValue>
</operation>

<operation id="4647" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2937 %specmemcore_ln3415 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3415"/></StgValue>
</operation>

<operation id="4648" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2938 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4649" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2940 %empty_798 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_9, i16 %fifo_C_drain_PE_8_9

]]></Node>
<StgValue><ssdm name="empty_798"/></StgValue>
</operation>

<operation id="4650" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2941 %specmemcore_ln3418 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3418"/></StgValue>
</operation>

<operation id="4651" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2942 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4652" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2944 %empty_799 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_9, i16 %fifo_C_drain_PE_9_9

]]></Node>
<StgValue><ssdm name="empty_799"/></StgValue>
</operation>

<operation id="4653" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2945 %specmemcore_ln3421 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3421"/></StgValue>
</operation>

<operation id="4654" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2946 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4655" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2948 %empty_800 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_9, i16 %fifo_C_drain_PE_10_9

]]></Node>
<StgValue><ssdm name="empty_800"/></StgValue>
</operation>

<operation id="4656" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2949 %specmemcore_ln3424 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3424"/></StgValue>
</operation>

<operation id="4657" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2950 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4658" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2952 %empty_801 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_9, i16 %fifo_C_drain_PE_11_9

]]></Node>
<StgValue><ssdm name="empty_801"/></StgValue>
</operation>

<operation id="4659" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2953 %specmemcore_ln3427 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3427"/></StgValue>
</operation>

<operation id="4660" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2954 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4661" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2956 %empty_802 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_9, i16 %fifo_C_drain_PE_12_9

]]></Node>
<StgValue><ssdm name="empty_802"/></StgValue>
</operation>

<operation id="4662" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2957 %specmemcore_ln3430 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3430"/></StgValue>
</operation>

<operation id="4663" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2958 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4664" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2960 %empty_803 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_9, i16 %fifo_C_drain_PE_13_9

]]></Node>
<StgValue><ssdm name="empty_803"/></StgValue>
</operation>

<operation id="4665" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2961 %specmemcore_ln3433 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3433"/></StgValue>
</operation>

<operation id="4666" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2962 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4667" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2964 %empty_804 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_9, i16 %fifo_C_drain_PE_14_9

]]></Node>
<StgValue><ssdm name="empty_804"/></StgValue>
</operation>

<operation id="4668" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2965 %specmemcore_ln3436 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3436"/></StgValue>
</operation>

<operation id="4669" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2966 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4670" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2968 %empty_805 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_9, i16 %fifo_C_drain_PE_15_9

]]></Node>
<StgValue><ssdm name="empty_805"/></StgValue>
</operation>

<operation id="4671" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2969 %specmemcore_ln3439 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3439"/></StgValue>
</operation>

<operation id="4672" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2970 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4673" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2972 %empty_806 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_10, i16 %fifo_C_drain_PE_0_10

]]></Node>
<StgValue><ssdm name="empty_806"/></StgValue>
</operation>

<operation id="4674" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2973 %specmemcore_ln3442 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3442"/></StgValue>
</operation>

<operation id="4675" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2974 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4676" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2976 %empty_807 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_10, i16 %fifo_C_drain_PE_1_10

]]></Node>
<StgValue><ssdm name="empty_807"/></StgValue>
</operation>

<operation id="4677" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2977 %specmemcore_ln3445 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3445"/></StgValue>
</operation>

<operation id="4678" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2978 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4679" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2980 %empty_808 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_10, i16 %fifo_C_drain_PE_2_10

]]></Node>
<StgValue><ssdm name="empty_808"/></StgValue>
</operation>

<operation id="4680" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2981 %specmemcore_ln3448 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3448"/></StgValue>
</operation>

<operation id="4681" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2982 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4682" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2984 %empty_809 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_10, i16 %fifo_C_drain_PE_3_10

]]></Node>
<StgValue><ssdm name="empty_809"/></StgValue>
</operation>

<operation id="4683" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2985 %specmemcore_ln3451 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3451"/></StgValue>
</operation>

<operation id="4684" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2986 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4685" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2988 %empty_810 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_10, i16 %fifo_C_drain_PE_4_10

]]></Node>
<StgValue><ssdm name="empty_810"/></StgValue>
</operation>

<operation id="4686" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2989 %specmemcore_ln3454 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3454"/></StgValue>
</operation>

<operation id="4687" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2990 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4688" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2992 %empty_811 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_10, i16 %fifo_C_drain_PE_5_10

]]></Node>
<StgValue><ssdm name="empty_811"/></StgValue>
</operation>

<operation id="4689" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2993 %specmemcore_ln3457 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3457"/></StgValue>
</operation>

<operation id="4690" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2994 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4691" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2996 %empty_812 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_10, i16 %fifo_C_drain_PE_6_10

]]></Node>
<StgValue><ssdm name="empty_812"/></StgValue>
</operation>

<operation id="4692" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2997 %specmemcore_ln3460 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3460"/></StgValue>
</operation>

<operation id="4693" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2998 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4694" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3000 %empty_813 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_10, i16 %fifo_C_drain_PE_7_10

]]></Node>
<StgValue><ssdm name="empty_813"/></StgValue>
</operation>

<operation id="4695" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3001 %specmemcore_ln3463 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3463"/></StgValue>
</operation>

<operation id="4696" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3002 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4697" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3004 %empty_814 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_10, i16 %fifo_C_drain_PE_8_10

]]></Node>
<StgValue><ssdm name="empty_814"/></StgValue>
</operation>

<operation id="4698" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3005 %specmemcore_ln3466 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3466"/></StgValue>
</operation>

<operation id="4699" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3006 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4700" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3008 %empty_815 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_10, i16 %fifo_C_drain_PE_9_10

]]></Node>
<StgValue><ssdm name="empty_815"/></StgValue>
</operation>

<operation id="4701" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3009 %specmemcore_ln3469 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3469"/></StgValue>
</operation>

<operation id="4702" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3010 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4703" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3012 %empty_816 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_10, i16 %fifo_C_drain_PE_10_10

]]></Node>
<StgValue><ssdm name="empty_816"/></StgValue>
</operation>

<operation id="4704" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3013 %specmemcore_ln3472 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3472"/></StgValue>
</operation>

<operation id="4705" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3014 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4706" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3016 %empty_817 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_10, i16 %fifo_C_drain_PE_11_10

]]></Node>
<StgValue><ssdm name="empty_817"/></StgValue>
</operation>

<operation id="4707" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3017 %specmemcore_ln3475 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3475"/></StgValue>
</operation>

<operation id="4708" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3018 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4709" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3020 %empty_818 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_10, i16 %fifo_C_drain_PE_12_10

]]></Node>
<StgValue><ssdm name="empty_818"/></StgValue>
</operation>

<operation id="4710" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3021 %specmemcore_ln3478 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3478"/></StgValue>
</operation>

<operation id="4711" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3022 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4712" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3024 %empty_819 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_10, i16 %fifo_C_drain_PE_13_10

]]></Node>
<StgValue><ssdm name="empty_819"/></StgValue>
</operation>

<operation id="4713" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3025 %specmemcore_ln3481 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3481"/></StgValue>
</operation>

<operation id="4714" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3026 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4715" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3028 %empty_820 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_10, i16 %fifo_C_drain_PE_14_10

]]></Node>
<StgValue><ssdm name="empty_820"/></StgValue>
</operation>

<operation id="4716" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3029 %specmemcore_ln3484 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3484"/></StgValue>
</operation>

<operation id="4717" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3030 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4718" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3032 %empty_821 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_10, i16 %fifo_C_drain_PE_15_10

]]></Node>
<StgValue><ssdm name="empty_821"/></StgValue>
</operation>

<operation id="4719" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3033 %specmemcore_ln3487 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3487"/></StgValue>
</operation>

<operation id="4720" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3034 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4721" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3036 %empty_822 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_11, i16 %fifo_C_drain_PE_0_11

]]></Node>
<StgValue><ssdm name="empty_822"/></StgValue>
</operation>

<operation id="4722" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3037 %specmemcore_ln3490 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3490"/></StgValue>
</operation>

<operation id="4723" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3038 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4724" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3040 %empty_823 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_11, i16 %fifo_C_drain_PE_1_11

]]></Node>
<StgValue><ssdm name="empty_823"/></StgValue>
</operation>

<operation id="4725" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3041 %specmemcore_ln3493 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3493"/></StgValue>
</operation>

<operation id="4726" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3042 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4727" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3044 %empty_824 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_11, i16 %fifo_C_drain_PE_2_11

]]></Node>
<StgValue><ssdm name="empty_824"/></StgValue>
</operation>

<operation id="4728" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3045 %specmemcore_ln3496 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3496"/></StgValue>
</operation>

<operation id="4729" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3046 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4730" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3048 %empty_825 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_11, i16 %fifo_C_drain_PE_3_11

]]></Node>
<StgValue><ssdm name="empty_825"/></StgValue>
</operation>

<operation id="4731" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3049 %specmemcore_ln3499 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3499"/></StgValue>
</operation>

<operation id="4732" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3050 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4733" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3052 %empty_826 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_11, i16 %fifo_C_drain_PE_4_11

]]></Node>
<StgValue><ssdm name="empty_826"/></StgValue>
</operation>

<operation id="4734" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3053 %specmemcore_ln3502 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3502"/></StgValue>
</operation>

<operation id="4735" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3054 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4736" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3056 %empty_827 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_11, i16 %fifo_C_drain_PE_5_11

]]></Node>
<StgValue><ssdm name="empty_827"/></StgValue>
</operation>

<operation id="4737" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3057 %specmemcore_ln3505 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3505"/></StgValue>
</operation>

<operation id="4738" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3058 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4739" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3060 %empty_828 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_11, i16 %fifo_C_drain_PE_6_11

]]></Node>
<StgValue><ssdm name="empty_828"/></StgValue>
</operation>

<operation id="4740" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3061 %specmemcore_ln3508 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3508"/></StgValue>
</operation>

<operation id="4741" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3062 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4742" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3064 %empty_829 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_11, i16 %fifo_C_drain_PE_7_11

]]></Node>
<StgValue><ssdm name="empty_829"/></StgValue>
</operation>

<operation id="4743" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3065 %specmemcore_ln3511 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3511"/></StgValue>
</operation>

<operation id="4744" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3066 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4745" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3068 %empty_830 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_11, i16 %fifo_C_drain_PE_8_11

]]></Node>
<StgValue><ssdm name="empty_830"/></StgValue>
</operation>

<operation id="4746" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3069 %specmemcore_ln3514 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3514"/></StgValue>
</operation>

<operation id="4747" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3070 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4748" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3072 %empty_831 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_11, i16 %fifo_C_drain_PE_9_11

]]></Node>
<StgValue><ssdm name="empty_831"/></StgValue>
</operation>

<operation id="4749" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3073 %specmemcore_ln3517 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3517"/></StgValue>
</operation>

<operation id="4750" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3074 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4751" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3076 %empty_832 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_11, i16 %fifo_C_drain_PE_10_11

]]></Node>
<StgValue><ssdm name="empty_832"/></StgValue>
</operation>

<operation id="4752" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3077 %specmemcore_ln3520 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3520"/></StgValue>
</operation>

<operation id="4753" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3078 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4754" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3080 %empty_833 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_11, i16 %fifo_C_drain_PE_11_11

]]></Node>
<StgValue><ssdm name="empty_833"/></StgValue>
</operation>

<operation id="4755" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3081 %specmemcore_ln3523 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3523"/></StgValue>
</operation>

<operation id="4756" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3082 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4757" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3084 %empty_834 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_11, i16 %fifo_C_drain_PE_12_11

]]></Node>
<StgValue><ssdm name="empty_834"/></StgValue>
</operation>

<operation id="4758" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3085 %specmemcore_ln3526 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3526"/></StgValue>
</operation>

<operation id="4759" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3086 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4760" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3088 %empty_835 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_11, i16 %fifo_C_drain_PE_13_11

]]></Node>
<StgValue><ssdm name="empty_835"/></StgValue>
</operation>

<operation id="4761" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3089 %specmemcore_ln3529 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3529"/></StgValue>
</operation>

<operation id="4762" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3090 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4763" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3092 %empty_836 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_11, i16 %fifo_C_drain_PE_14_11

]]></Node>
<StgValue><ssdm name="empty_836"/></StgValue>
</operation>

<operation id="4764" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3093 %specmemcore_ln3532 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3532"/></StgValue>
</operation>

<operation id="4765" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3094 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4766" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3096 %empty_837 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_11, i16 %fifo_C_drain_PE_15_11

]]></Node>
<StgValue><ssdm name="empty_837"/></StgValue>
</operation>

<operation id="4767" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3097 %specmemcore_ln3535 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3535"/></StgValue>
</operation>

<operation id="4768" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3098 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4769" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3100 %empty_838 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_12, i16 %fifo_C_drain_PE_0_12

]]></Node>
<StgValue><ssdm name="empty_838"/></StgValue>
</operation>

<operation id="4770" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3101 %specmemcore_ln3538 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3538"/></StgValue>
</operation>

<operation id="4771" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4772" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3104 %empty_839 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_12, i16 %fifo_C_drain_PE_1_12

]]></Node>
<StgValue><ssdm name="empty_839"/></StgValue>
</operation>

<operation id="4773" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3105 %specmemcore_ln3541 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3541"/></StgValue>
</operation>

<operation id="4774" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4775" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3108 %empty_840 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_12, i16 %fifo_C_drain_PE_2_12

]]></Node>
<StgValue><ssdm name="empty_840"/></StgValue>
</operation>

<operation id="4776" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3109 %specmemcore_ln3544 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3544"/></StgValue>
</operation>

<operation id="4777" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4778" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3112 %empty_841 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_12, i16 %fifo_C_drain_PE_3_12

]]></Node>
<StgValue><ssdm name="empty_841"/></StgValue>
</operation>

<operation id="4779" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3113 %specmemcore_ln3547 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3547"/></StgValue>
</operation>

<operation id="4780" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4781" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3116 %empty_842 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_12, i16 %fifo_C_drain_PE_4_12

]]></Node>
<StgValue><ssdm name="empty_842"/></StgValue>
</operation>

<operation id="4782" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3117 %specmemcore_ln3550 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3550"/></StgValue>
</operation>

<operation id="4783" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4784" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3120 %empty_843 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_12, i16 %fifo_C_drain_PE_5_12

]]></Node>
<StgValue><ssdm name="empty_843"/></StgValue>
</operation>

<operation id="4785" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3121 %specmemcore_ln3553 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3553"/></StgValue>
</operation>

<operation id="4786" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4787" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3124 %empty_844 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_12, i16 %fifo_C_drain_PE_6_12

]]></Node>
<StgValue><ssdm name="empty_844"/></StgValue>
</operation>

<operation id="4788" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3125 %specmemcore_ln3556 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3556"/></StgValue>
</operation>

<operation id="4789" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4790" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3128 %empty_845 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_12, i16 %fifo_C_drain_PE_7_12

]]></Node>
<StgValue><ssdm name="empty_845"/></StgValue>
</operation>

<operation id="4791" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3129 %specmemcore_ln3559 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3559"/></StgValue>
</operation>

<operation id="4792" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4793" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3132 %empty_846 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_12, i16 %fifo_C_drain_PE_8_12

]]></Node>
<StgValue><ssdm name="empty_846"/></StgValue>
</operation>

<operation id="4794" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3133 %specmemcore_ln3562 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3562"/></StgValue>
</operation>

<operation id="4795" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4796" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3136 %empty_847 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_12, i16 %fifo_C_drain_PE_9_12

]]></Node>
<StgValue><ssdm name="empty_847"/></StgValue>
</operation>

<operation id="4797" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3137 %specmemcore_ln3565 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3565"/></StgValue>
</operation>

<operation id="4798" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4799" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3140 %empty_848 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_12, i16 %fifo_C_drain_PE_10_12

]]></Node>
<StgValue><ssdm name="empty_848"/></StgValue>
</operation>

<operation id="4800" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3141 %specmemcore_ln3568 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3568"/></StgValue>
</operation>

<operation id="4801" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4802" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3144 %empty_849 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_12, i16 %fifo_C_drain_PE_11_12

]]></Node>
<StgValue><ssdm name="empty_849"/></StgValue>
</operation>

<operation id="4803" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3145 %specmemcore_ln3571 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3571"/></StgValue>
</operation>

<operation id="4804" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4805" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3148 %empty_850 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_12, i16 %fifo_C_drain_PE_12_12

]]></Node>
<StgValue><ssdm name="empty_850"/></StgValue>
</operation>

<operation id="4806" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3149 %specmemcore_ln3574 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3574"/></StgValue>
</operation>

<operation id="4807" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4808" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3152 %empty_851 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_12, i16 %fifo_C_drain_PE_13_12

]]></Node>
<StgValue><ssdm name="empty_851"/></StgValue>
</operation>

<operation id="4809" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3153 %specmemcore_ln3577 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3577"/></StgValue>
</operation>

<operation id="4810" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4811" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3156 %empty_852 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_12, i16 %fifo_C_drain_PE_14_12

]]></Node>
<StgValue><ssdm name="empty_852"/></StgValue>
</operation>

<operation id="4812" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3157 %specmemcore_ln3580 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3580"/></StgValue>
</operation>

<operation id="4813" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4814" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3160 %empty_853 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_12, i16 %fifo_C_drain_PE_15_12

]]></Node>
<StgValue><ssdm name="empty_853"/></StgValue>
</operation>

<operation id="4815" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3161 %specmemcore_ln3583 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3583"/></StgValue>
</operation>

<operation id="4816" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4817" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3164 %empty_854 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_13, i16 %fifo_C_drain_PE_0_13

]]></Node>
<StgValue><ssdm name="empty_854"/></StgValue>
</operation>

<operation id="4818" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3165 %specmemcore_ln3586 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3586"/></StgValue>
</operation>

<operation id="4819" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4820" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3168 %empty_855 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_13, i16 %fifo_C_drain_PE_1_13

]]></Node>
<StgValue><ssdm name="empty_855"/></StgValue>
</operation>

<operation id="4821" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3169 %specmemcore_ln3589 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3589"/></StgValue>
</operation>

<operation id="4822" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4823" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3172 %empty_856 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_13, i16 %fifo_C_drain_PE_2_13

]]></Node>
<StgValue><ssdm name="empty_856"/></StgValue>
</operation>

<operation id="4824" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3173 %specmemcore_ln3592 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3592"/></StgValue>
</operation>

<operation id="4825" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4826" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3176 %empty_857 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_13, i16 %fifo_C_drain_PE_3_13

]]></Node>
<StgValue><ssdm name="empty_857"/></StgValue>
</operation>

<operation id="4827" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3177 %specmemcore_ln3595 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3595"/></StgValue>
</operation>

<operation id="4828" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4829" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3180 %empty_858 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_13, i16 %fifo_C_drain_PE_4_13

]]></Node>
<StgValue><ssdm name="empty_858"/></StgValue>
</operation>

<operation id="4830" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3181 %specmemcore_ln3598 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3598"/></StgValue>
</operation>

<operation id="4831" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4832" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3184 %empty_859 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_13, i16 %fifo_C_drain_PE_5_13

]]></Node>
<StgValue><ssdm name="empty_859"/></StgValue>
</operation>

<operation id="4833" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3185 %specmemcore_ln3601 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3601"/></StgValue>
</operation>

<operation id="4834" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4835" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3188 %empty_860 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_13, i16 %fifo_C_drain_PE_6_13

]]></Node>
<StgValue><ssdm name="empty_860"/></StgValue>
</operation>

<operation id="4836" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3189 %specmemcore_ln3604 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3604"/></StgValue>
</operation>

<operation id="4837" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4838" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3192 %empty_861 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_13, i16 %fifo_C_drain_PE_7_13

]]></Node>
<StgValue><ssdm name="empty_861"/></StgValue>
</operation>

<operation id="4839" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3193 %specmemcore_ln3607 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3607"/></StgValue>
</operation>

<operation id="4840" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4841" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3196 %empty_862 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_13, i16 %fifo_C_drain_PE_8_13

]]></Node>
<StgValue><ssdm name="empty_862"/></StgValue>
</operation>

<operation id="4842" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3197 %specmemcore_ln3610 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3610"/></StgValue>
</operation>

<operation id="4843" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4844" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3200 %empty_863 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_13, i16 %fifo_C_drain_PE_9_13

]]></Node>
<StgValue><ssdm name="empty_863"/></StgValue>
</operation>

<operation id="4845" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3201 %specmemcore_ln3613 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3613"/></StgValue>
</operation>

<operation id="4846" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3202 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4847" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3204 %empty_864 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_13, i16 %fifo_C_drain_PE_10_13

]]></Node>
<StgValue><ssdm name="empty_864"/></StgValue>
</operation>

<operation id="4848" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3205 %specmemcore_ln3616 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3616"/></StgValue>
</operation>

<operation id="4849" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4850" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3208 %empty_865 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_13, i16 %fifo_C_drain_PE_11_13

]]></Node>
<StgValue><ssdm name="empty_865"/></StgValue>
</operation>

<operation id="4851" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3209 %specmemcore_ln3619 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3619"/></StgValue>
</operation>

<operation id="4852" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3210 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4853" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3212 %empty_866 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_13, i16 %fifo_C_drain_PE_12_13

]]></Node>
<StgValue><ssdm name="empty_866"/></StgValue>
</operation>

<operation id="4854" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3213 %specmemcore_ln3622 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3622"/></StgValue>
</operation>

<operation id="4855" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3214 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4856" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3216 %empty_867 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_13, i16 %fifo_C_drain_PE_13_13

]]></Node>
<StgValue><ssdm name="empty_867"/></StgValue>
</operation>

<operation id="4857" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3217 %specmemcore_ln3625 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3625"/></StgValue>
</operation>

<operation id="4858" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3218 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4859" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3220 %empty_868 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_13, i16 %fifo_C_drain_PE_14_13

]]></Node>
<StgValue><ssdm name="empty_868"/></StgValue>
</operation>

<operation id="4860" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3221 %specmemcore_ln3628 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3628"/></StgValue>
</operation>

<operation id="4861" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3222 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4862" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3224 %empty_869 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_13, i16 %fifo_C_drain_PE_15_13

]]></Node>
<StgValue><ssdm name="empty_869"/></StgValue>
</operation>

<operation id="4863" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3225 %specmemcore_ln3631 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3631"/></StgValue>
</operation>

<operation id="4864" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3226 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4865" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3228 %empty_870 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_14, i16 %fifo_C_drain_PE_0_14

]]></Node>
<StgValue><ssdm name="empty_870"/></StgValue>
</operation>

<operation id="4866" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3229 %specmemcore_ln3634 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3634"/></StgValue>
</operation>

<operation id="4867" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3230 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4868" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3232 %empty_871 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_14, i16 %fifo_C_drain_PE_1_14

]]></Node>
<StgValue><ssdm name="empty_871"/></StgValue>
</operation>

<operation id="4869" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3233 %specmemcore_ln3637 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3637"/></StgValue>
</operation>

<operation id="4870" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3234 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4871" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3236 %empty_872 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_14, i16 %fifo_C_drain_PE_2_14

]]></Node>
<StgValue><ssdm name="empty_872"/></StgValue>
</operation>

<operation id="4872" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3237 %specmemcore_ln3640 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3640"/></StgValue>
</operation>

<operation id="4873" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3238 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4874" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3240 %empty_873 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_14, i16 %fifo_C_drain_PE_3_14

]]></Node>
<StgValue><ssdm name="empty_873"/></StgValue>
</operation>

<operation id="4875" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3241 %specmemcore_ln3643 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3643"/></StgValue>
</operation>

<operation id="4876" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3242 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4877" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3244 %empty_874 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_14, i16 %fifo_C_drain_PE_4_14

]]></Node>
<StgValue><ssdm name="empty_874"/></StgValue>
</operation>

<operation id="4878" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3245 %specmemcore_ln3646 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3646"/></StgValue>
</operation>

<operation id="4879" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3246 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4880" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3248 %empty_875 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_14, i16 %fifo_C_drain_PE_5_14

]]></Node>
<StgValue><ssdm name="empty_875"/></StgValue>
</operation>

<operation id="4881" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3249 %specmemcore_ln3649 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3649"/></StgValue>
</operation>

<operation id="4882" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3250 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4883" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3252 %empty_876 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_14, i16 %fifo_C_drain_PE_6_14

]]></Node>
<StgValue><ssdm name="empty_876"/></StgValue>
</operation>

<operation id="4884" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3253 %specmemcore_ln3652 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3652"/></StgValue>
</operation>

<operation id="4885" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3254 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4886" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3256 %empty_877 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_14, i16 %fifo_C_drain_PE_7_14

]]></Node>
<StgValue><ssdm name="empty_877"/></StgValue>
</operation>

<operation id="4887" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3257 %specmemcore_ln3655 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3655"/></StgValue>
</operation>

<operation id="4888" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3258 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4889" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3260 %empty_878 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_14, i16 %fifo_C_drain_PE_8_14

]]></Node>
<StgValue><ssdm name="empty_878"/></StgValue>
</operation>

<operation id="4890" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3261 %specmemcore_ln3658 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3658"/></StgValue>
</operation>

<operation id="4891" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3262 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4892" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3264 %empty_879 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_14, i16 %fifo_C_drain_PE_9_14

]]></Node>
<StgValue><ssdm name="empty_879"/></StgValue>
</operation>

<operation id="4893" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3265 %specmemcore_ln3661 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3661"/></StgValue>
</operation>

<operation id="4894" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3266 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4895" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3268 %empty_880 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_14, i16 %fifo_C_drain_PE_10_14

]]></Node>
<StgValue><ssdm name="empty_880"/></StgValue>
</operation>

<operation id="4896" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3269 %specmemcore_ln3664 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3664"/></StgValue>
</operation>

<operation id="4897" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3270 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4898" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3272 %empty_881 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_14, i16 %fifo_C_drain_PE_11_14

]]></Node>
<StgValue><ssdm name="empty_881"/></StgValue>
</operation>

<operation id="4899" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3273 %specmemcore_ln3667 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3667"/></StgValue>
</operation>

<operation id="4900" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3274 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4901" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3276 %empty_882 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_14, i16 %fifo_C_drain_PE_12_14

]]></Node>
<StgValue><ssdm name="empty_882"/></StgValue>
</operation>

<operation id="4902" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3277 %specmemcore_ln3670 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3670"/></StgValue>
</operation>

<operation id="4903" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3278 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4904" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3280 %empty_883 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_14, i16 %fifo_C_drain_PE_13_14

]]></Node>
<StgValue><ssdm name="empty_883"/></StgValue>
</operation>

<operation id="4905" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3281 %specmemcore_ln3673 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3673"/></StgValue>
</operation>

<operation id="4906" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3282 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4907" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3284 %empty_884 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_14, i16 %fifo_C_drain_PE_14_14

]]></Node>
<StgValue><ssdm name="empty_884"/></StgValue>
</operation>

<operation id="4908" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3285 %specmemcore_ln3676 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3676"/></StgValue>
</operation>

<operation id="4909" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3286 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4910" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3288 %empty_885 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_14, i16 %fifo_C_drain_PE_15_14

]]></Node>
<StgValue><ssdm name="empty_885"/></StgValue>
</operation>

<operation id="4911" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3289 %specmemcore_ln3679 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3679"/></StgValue>
</operation>

<operation id="4912" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3290 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4913" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3292 %empty_886 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_15, i16 %fifo_C_drain_PE_0_15

]]></Node>
<StgValue><ssdm name="empty_886"/></StgValue>
</operation>

<operation id="4914" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3293 %specmemcore_ln3682 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3682"/></StgValue>
</operation>

<operation id="4915" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3294 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4916" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3296 %empty_887 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_15, i16 %fifo_C_drain_PE_1_15

]]></Node>
<StgValue><ssdm name="empty_887"/></StgValue>
</operation>

<operation id="4917" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3297 %specmemcore_ln3685 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3685"/></StgValue>
</operation>

<operation id="4918" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3298 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4919" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3300 %empty_888 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_15, i16 %fifo_C_drain_PE_2_15

]]></Node>
<StgValue><ssdm name="empty_888"/></StgValue>
</operation>

<operation id="4920" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3301 %specmemcore_ln3688 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3688"/></StgValue>
</operation>

<operation id="4921" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3302 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4922" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3304 %empty_889 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_15, i16 %fifo_C_drain_PE_3_15

]]></Node>
<StgValue><ssdm name="empty_889"/></StgValue>
</operation>

<operation id="4923" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3305 %specmemcore_ln3691 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3691"/></StgValue>
</operation>

<operation id="4924" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3306 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4925" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3308 %empty_890 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_15, i16 %fifo_C_drain_PE_4_15

]]></Node>
<StgValue><ssdm name="empty_890"/></StgValue>
</operation>

<operation id="4926" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3309 %specmemcore_ln3694 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3694"/></StgValue>
</operation>

<operation id="4927" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3310 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4928" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3312 %empty_891 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_15, i16 %fifo_C_drain_PE_5_15

]]></Node>
<StgValue><ssdm name="empty_891"/></StgValue>
</operation>

<operation id="4929" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3313 %specmemcore_ln3697 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3697"/></StgValue>
</operation>

<operation id="4930" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3314 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4931" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3316 %empty_892 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_15, i16 %fifo_C_drain_PE_6_15

]]></Node>
<StgValue><ssdm name="empty_892"/></StgValue>
</operation>

<operation id="4932" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3317 %specmemcore_ln3700 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3700"/></StgValue>
</operation>

<operation id="4933" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3318 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4934" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3320 %empty_893 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_15, i16 %fifo_C_drain_PE_7_15

]]></Node>
<StgValue><ssdm name="empty_893"/></StgValue>
</operation>

<operation id="4935" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3321 %specmemcore_ln3703 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3703"/></StgValue>
</operation>

<operation id="4936" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3322 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4937" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3324 %empty_894 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_8_15, i16 %fifo_C_drain_PE_8_15

]]></Node>
<StgValue><ssdm name="empty_894"/></StgValue>
</operation>

<operation id="4938" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3325 %specmemcore_ln3706 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_8_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3706"/></StgValue>
</operation>

<operation id="4939" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3326 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_8_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4940" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3328 %empty_895 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_9_15, i16 %fifo_C_drain_PE_9_15

]]></Node>
<StgValue><ssdm name="empty_895"/></StgValue>
</operation>

<operation id="4941" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3329 %specmemcore_ln3709 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_9_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3709"/></StgValue>
</operation>

<operation id="4942" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3330 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_9_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4943" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3332 %empty_896 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_10_15, i16 %fifo_C_drain_PE_10_15

]]></Node>
<StgValue><ssdm name="empty_896"/></StgValue>
</operation>

<operation id="4944" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3333 %specmemcore_ln3712 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_10_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3712"/></StgValue>
</operation>

<operation id="4945" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3334 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_10_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4946" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3336 %empty_897 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_11_15, i16 %fifo_C_drain_PE_11_15

]]></Node>
<StgValue><ssdm name="empty_897"/></StgValue>
</operation>

<operation id="4947" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3337 %specmemcore_ln3715 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_11_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3715"/></StgValue>
</operation>

<operation id="4948" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_11_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4949" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3340 %empty_898 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_12_15, i16 %fifo_C_drain_PE_12_15

]]></Node>
<StgValue><ssdm name="empty_898"/></StgValue>
</operation>

<operation id="4950" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3341 %specmemcore_ln3718 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_12_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3718"/></StgValue>
</operation>

<operation id="4951" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3342 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_12_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4952" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3344 %empty_899 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_13_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_13_15, i16 %fifo_C_drain_PE_13_15

]]></Node>
<StgValue><ssdm name="empty_899"/></StgValue>
</operation>

<operation id="4953" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3345 %specmemcore_ln3721 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_13_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3721"/></StgValue>
</operation>

<operation id="4954" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3346 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_13_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4955" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3348 %empty_900 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_14_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_14_15, i16 %fifo_C_drain_PE_14_15

]]></Node>
<StgValue><ssdm name="empty_900"/></StgValue>
</operation>

<operation id="4956" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3349 %specmemcore_ln3724 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3724"/></StgValue>
</operation>

<operation id="4957" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3350 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4958" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3352 %empty_901 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_15_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_15_15, i16 %fifo_C_drain_PE_15_15

]]></Node>
<StgValue><ssdm name="empty_901"/></StgValue>
</operation>

<operation id="4959" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3353 %specmemcore_ln3727 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3727"/></StgValue>
</operation>

<operation id="4960" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3354 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4961" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3356 %empty_902 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_0, i256 %fifo_C_drain_C_drain_IO_L1_out_0_0

]]></Node>
<StgValue><ssdm name="empty_902"/></StgValue>
</operation>

<operation id="4962" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3357 %specmemcore_ln3730 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3730"/></StgValue>
</operation>

<operation id="4963" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3358 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4964" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3360 %empty_903 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_1, i256 %fifo_C_drain_C_drain_IO_L1_out_0_1

]]></Node>
<StgValue><ssdm name="empty_903"/></StgValue>
</operation>

<operation id="4965" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3361 %specmemcore_ln3733 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3733"/></StgValue>
</operation>

<operation id="4966" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3362 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4967" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3364 %empty_904 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_2

]]></Node>
<StgValue><ssdm name="empty_904"/></StgValue>
</operation>

<operation id="4968" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3365 %specmemcore_ln3736 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3736"/></StgValue>
</operation>

<operation id="4969" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3366 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4970" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3368 %empty_905 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_3, i256 %fifo_C_drain_C_drain_IO_L1_out_0_3

]]></Node>
<StgValue><ssdm name="empty_905"/></StgValue>
</operation>

<operation id="4971" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3369 %specmemcore_ln3739 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3739"/></StgValue>
</operation>

<operation id="4972" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3370 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4973" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3372 %empty_906 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_4, i256 %fifo_C_drain_C_drain_IO_L1_out_0_4

]]></Node>
<StgValue><ssdm name="empty_906"/></StgValue>
</operation>

<operation id="4974" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3373 %specmemcore_ln3742 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3742"/></StgValue>
</operation>

<operation id="4975" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3374 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4976" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3376 %empty_907 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_5, i256 %fifo_C_drain_C_drain_IO_L1_out_0_5

]]></Node>
<StgValue><ssdm name="empty_907"/></StgValue>
</operation>

<operation id="4977" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3377 %specmemcore_ln3745 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3745"/></StgValue>
</operation>

<operation id="4978" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3378 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4979" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3380 %empty_908 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_6, i256 %fifo_C_drain_C_drain_IO_L1_out_0_6

]]></Node>
<StgValue><ssdm name="empty_908"/></StgValue>
</operation>

<operation id="4980" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3381 %specmemcore_ln3748 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3748"/></StgValue>
</operation>

<operation id="4981" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3382 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4982" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3384 %empty_909 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_7, i256 %fifo_C_drain_C_drain_IO_L1_out_0_7

]]></Node>
<StgValue><ssdm name="empty_909"/></StgValue>
</operation>

<operation id="4983" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3385 %specmemcore_ln3751 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3751"/></StgValue>
</operation>

<operation id="4984" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3386 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4985" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3388 %empty_910 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_8, i256 %fifo_C_drain_C_drain_IO_L1_out_0_8

]]></Node>
<StgValue><ssdm name="empty_910"/></StgValue>
</operation>

<operation id="4986" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3389 %specmemcore_ln3754 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3754"/></StgValue>
</operation>

<operation id="4987" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3390 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4988" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3392 %empty_911 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_9, i256 %fifo_C_drain_C_drain_IO_L1_out_0_9

]]></Node>
<StgValue><ssdm name="empty_911"/></StgValue>
</operation>

<operation id="4989" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3393 %specmemcore_ln3757 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3757"/></StgValue>
</operation>

<operation id="4990" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3394 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4991" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3396 %empty_912 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_10, i256 %fifo_C_drain_C_drain_IO_L1_out_0_10

]]></Node>
<StgValue><ssdm name="empty_912"/></StgValue>
</operation>

<operation id="4992" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3397 %specmemcore_ln3760 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3760"/></StgValue>
</operation>

<operation id="4993" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3398 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4994" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3400 %empty_913 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_11, i256 %fifo_C_drain_C_drain_IO_L1_out_0_11

]]></Node>
<StgValue><ssdm name="empty_913"/></StgValue>
</operation>

<operation id="4995" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3401 %specmemcore_ln3763 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3763"/></StgValue>
</operation>

<operation id="4996" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3402 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4997" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3404 %empty_914 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_12, i256 %fifo_C_drain_C_drain_IO_L1_out_0_12

]]></Node>
<StgValue><ssdm name="empty_914"/></StgValue>
</operation>

<operation id="4998" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3405 %specmemcore_ln3766 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3766"/></StgValue>
</operation>

<operation id="4999" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3406 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5000" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3408 %empty_915 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_13, i256 %fifo_C_drain_C_drain_IO_L1_out_0_13

]]></Node>
<StgValue><ssdm name="empty_915"/></StgValue>
</operation>

<operation id="5001" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3409 %specmemcore_ln3769 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3769"/></StgValue>
</operation>

<operation id="5002" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3410 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5003" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3412 %empty_916 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_14, i256 %fifo_C_drain_C_drain_IO_L1_out_0_14

]]></Node>
<StgValue><ssdm name="empty_916"/></StgValue>
</operation>

<operation id="5004" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3413 %specmemcore_ln3772 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3772"/></StgValue>
</operation>

<operation id="5005" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3414 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5006" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3416 %empty_917 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_0_15, i256 %fifo_C_drain_C_drain_IO_L1_out_0_15

]]></Node>
<StgValue><ssdm name="empty_917"/></StgValue>
</operation>

<operation id="5007" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3417 %specmemcore_ln3775 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3775"/></StgValue>
</operation>

<operation id="5008" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3418 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5009" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3420 %empty_918 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_0, i256 %fifo_C_drain_C_drain_IO_L1_out_1_0

]]></Node>
<StgValue><ssdm name="empty_918"/></StgValue>
</operation>

<operation id="5010" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3421 %specmemcore_ln3781 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3781"/></StgValue>
</operation>

<operation id="5011" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3422 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5012" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3424 %empty_919 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_1, i256 %fifo_C_drain_C_drain_IO_L1_out_1_1

]]></Node>
<StgValue><ssdm name="empty_919"/></StgValue>
</operation>

<operation id="5013" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3425 %specmemcore_ln3784 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3784"/></StgValue>
</operation>

<operation id="5014" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3426 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5015" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3428 %empty_920 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_2

]]></Node>
<StgValue><ssdm name="empty_920"/></StgValue>
</operation>

<operation id="5016" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3429 %specmemcore_ln3787 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3787"/></StgValue>
</operation>

<operation id="5017" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3430 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5018" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3432 %empty_921 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_3, i256 %fifo_C_drain_C_drain_IO_L1_out_1_3

]]></Node>
<StgValue><ssdm name="empty_921"/></StgValue>
</operation>

<operation id="5019" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3433 %specmemcore_ln3790 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3790"/></StgValue>
</operation>

<operation id="5020" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3434 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5021" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3436 %empty_922 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_4, i256 %fifo_C_drain_C_drain_IO_L1_out_1_4

]]></Node>
<StgValue><ssdm name="empty_922"/></StgValue>
</operation>

<operation id="5022" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3437 %specmemcore_ln3793 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3793"/></StgValue>
</operation>

<operation id="5023" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3438 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5024" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3440 %empty_923 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_5, i256 %fifo_C_drain_C_drain_IO_L1_out_1_5

]]></Node>
<StgValue><ssdm name="empty_923"/></StgValue>
</operation>

<operation id="5025" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3441 %specmemcore_ln3796 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3796"/></StgValue>
</operation>

<operation id="5026" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3442 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5027" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3444 %empty_924 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_6, i256 %fifo_C_drain_C_drain_IO_L1_out_1_6

]]></Node>
<StgValue><ssdm name="empty_924"/></StgValue>
</operation>

<operation id="5028" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3445 %specmemcore_ln3799 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3799"/></StgValue>
</operation>

<operation id="5029" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3446 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5030" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3448 %empty_925 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_7, i256 %fifo_C_drain_C_drain_IO_L1_out_1_7

]]></Node>
<StgValue><ssdm name="empty_925"/></StgValue>
</operation>

<operation id="5031" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3449 %specmemcore_ln3802 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3802"/></StgValue>
</operation>

<operation id="5032" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3450 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5033" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3452 %empty_926 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_8, i256 %fifo_C_drain_C_drain_IO_L1_out_1_8

]]></Node>
<StgValue><ssdm name="empty_926"/></StgValue>
</operation>

<operation id="5034" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3453 %specmemcore_ln3805 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3805"/></StgValue>
</operation>

<operation id="5035" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3454 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5036" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3456 %empty_927 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_9, i256 %fifo_C_drain_C_drain_IO_L1_out_1_9

]]></Node>
<StgValue><ssdm name="empty_927"/></StgValue>
</operation>

<operation id="5037" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3457 %specmemcore_ln3808 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3808"/></StgValue>
</operation>

<operation id="5038" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3458 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5039" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3460 %empty_928 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_10, i256 %fifo_C_drain_C_drain_IO_L1_out_1_10

]]></Node>
<StgValue><ssdm name="empty_928"/></StgValue>
</operation>

<operation id="5040" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3461 %specmemcore_ln3811 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3811"/></StgValue>
</operation>

<operation id="5041" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3462 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5042" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3464 %empty_929 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_11, i256 %fifo_C_drain_C_drain_IO_L1_out_1_11

]]></Node>
<StgValue><ssdm name="empty_929"/></StgValue>
</operation>

<operation id="5043" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3465 %specmemcore_ln3814 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3814"/></StgValue>
</operation>

<operation id="5044" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3466 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5045" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3468 %empty_930 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_12, i256 %fifo_C_drain_C_drain_IO_L1_out_1_12

]]></Node>
<StgValue><ssdm name="empty_930"/></StgValue>
</operation>

<operation id="5046" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3469 %specmemcore_ln3817 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3817"/></StgValue>
</operation>

<operation id="5047" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3470 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5048" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3472 %empty_931 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_13, i256 %fifo_C_drain_C_drain_IO_L1_out_1_13

]]></Node>
<StgValue><ssdm name="empty_931"/></StgValue>
</operation>

<operation id="5049" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3473 %specmemcore_ln3820 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3820"/></StgValue>
</operation>

<operation id="5050" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3474 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5051" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3476 %empty_932 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_14, i256 %fifo_C_drain_C_drain_IO_L1_out_1_14

]]></Node>
<StgValue><ssdm name="empty_932"/></StgValue>
</operation>

<operation id="5052" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3477 %specmemcore_ln3823 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3823"/></StgValue>
</operation>

<operation id="5053" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3478 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5054" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3480 %empty_933 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_1_15, i256 %fifo_C_drain_C_drain_IO_L1_out_1_15

]]></Node>
<StgValue><ssdm name="empty_933"/></StgValue>
</operation>

<operation id="5055" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3481 %specmemcore_ln3826 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_1_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3826"/></StgValue>
</operation>

<operation id="5056" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3482 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_1_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5057" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3484 %empty_934 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_0, i256 %fifo_C_drain_C_drain_IO_L1_out_2_0

]]></Node>
<StgValue><ssdm name="empty_934"/></StgValue>
</operation>

<operation id="5058" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3485 %specmemcore_ln3832 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3832"/></StgValue>
</operation>

<operation id="5059" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3486 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5060" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3488 %empty_935 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_1, i256 %fifo_C_drain_C_drain_IO_L1_out_2_1

]]></Node>
<StgValue><ssdm name="empty_935"/></StgValue>
</operation>

<operation id="5061" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3489 %specmemcore_ln3835 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3835"/></StgValue>
</operation>

<operation id="5062" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3490 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5063" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3492 %empty_936 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_2

]]></Node>
<StgValue><ssdm name="empty_936"/></StgValue>
</operation>

<operation id="5064" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3493 %specmemcore_ln3838 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3838"/></StgValue>
</operation>

<operation id="5065" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3494 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5066" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3496 %empty_937 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_3, i256 %fifo_C_drain_C_drain_IO_L1_out_2_3

]]></Node>
<StgValue><ssdm name="empty_937"/></StgValue>
</operation>

<operation id="5067" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3497 %specmemcore_ln3841 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3841"/></StgValue>
</operation>

<operation id="5068" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3498 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5069" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3500 %empty_938 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_4, i256 %fifo_C_drain_C_drain_IO_L1_out_2_4

]]></Node>
<StgValue><ssdm name="empty_938"/></StgValue>
</operation>

<operation id="5070" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3501 %specmemcore_ln3844 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3844"/></StgValue>
</operation>

<operation id="5071" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3502 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5072" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3504 %empty_939 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_5, i256 %fifo_C_drain_C_drain_IO_L1_out_2_5

]]></Node>
<StgValue><ssdm name="empty_939"/></StgValue>
</operation>

<operation id="5073" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3505 %specmemcore_ln3847 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3847"/></StgValue>
</operation>

<operation id="5074" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3506 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5075" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3508 %empty_940 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_6, i256 %fifo_C_drain_C_drain_IO_L1_out_2_6

]]></Node>
<StgValue><ssdm name="empty_940"/></StgValue>
</operation>

<operation id="5076" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3509 %specmemcore_ln3850 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3850"/></StgValue>
</operation>

<operation id="5077" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3510 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5078" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3512 %empty_941 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_7, i256 %fifo_C_drain_C_drain_IO_L1_out_2_7

]]></Node>
<StgValue><ssdm name="empty_941"/></StgValue>
</operation>

<operation id="5079" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3513 %specmemcore_ln3853 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3853"/></StgValue>
</operation>

<operation id="5080" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3514 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5081" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3516 %empty_942 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_8, i256 %fifo_C_drain_C_drain_IO_L1_out_2_8

]]></Node>
<StgValue><ssdm name="empty_942"/></StgValue>
</operation>

<operation id="5082" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3517 %specmemcore_ln3856 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3856"/></StgValue>
</operation>

<operation id="5083" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3518 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5084" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3520 %empty_943 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_9, i256 %fifo_C_drain_C_drain_IO_L1_out_2_9

]]></Node>
<StgValue><ssdm name="empty_943"/></StgValue>
</operation>

<operation id="5085" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3521 %specmemcore_ln3859 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3859"/></StgValue>
</operation>

<operation id="5086" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3522 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5087" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3524 %empty_944 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_10, i256 %fifo_C_drain_C_drain_IO_L1_out_2_10

]]></Node>
<StgValue><ssdm name="empty_944"/></StgValue>
</operation>

<operation id="5088" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3525 %specmemcore_ln3862 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3862"/></StgValue>
</operation>

<operation id="5089" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3526 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5090" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3528 %empty_945 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_11, i256 %fifo_C_drain_C_drain_IO_L1_out_2_11

]]></Node>
<StgValue><ssdm name="empty_945"/></StgValue>
</operation>

<operation id="5091" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3529 %specmemcore_ln3865 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3865"/></StgValue>
</operation>

<operation id="5092" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3530 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5093" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3532 %empty_946 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_12, i256 %fifo_C_drain_C_drain_IO_L1_out_2_12

]]></Node>
<StgValue><ssdm name="empty_946"/></StgValue>
</operation>

<operation id="5094" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3533 %specmemcore_ln3868 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3868"/></StgValue>
</operation>

<operation id="5095" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3534 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5096" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3536 %empty_947 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_13, i256 %fifo_C_drain_C_drain_IO_L1_out_2_13

]]></Node>
<StgValue><ssdm name="empty_947"/></StgValue>
</operation>

<operation id="5097" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3537 %specmemcore_ln3871 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3871"/></StgValue>
</operation>

<operation id="5098" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3538 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5099" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3540 %empty_948 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_14, i256 %fifo_C_drain_C_drain_IO_L1_out_2_14

]]></Node>
<StgValue><ssdm name="empty_948"/></StgValue>
</operation>

<operation id="5100" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3541 %specmemcore_ln3874 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3874"/></StgValue>
</operation>

<operation id="5101" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3542 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5102" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3544 %empty_949 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_2_15, i256 %fifo_C_drain_C_drain_IO_L1_out_2_15

]]></Node>
<StgValue><ssdm name="empty_949"/></StgValue>
</operation>

<operation id="5103" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3545 %specmemcore_ln3877 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_2_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3877"/></StgValue>
</operation>

<operation id="5104" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3546 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_2_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5105" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3548 %empty_950 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_0, i256 %fifo_C_drain_C_drain_IO_L1_out_3_0

]]></Node>
<StgValue><ssdm name="empty_950"/></StgValue>
</operation>

<operation id="5106" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3549 %specmemcore_ln3883 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3883"/></StgValue>
</operation>

<operation id="5107" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3550 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5108" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3552 %empty_951 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_1, i256 %fifo_C_drain_C_drain_IO_L1_out_3_1

]]></Node>
<StgValue><ssdm name="empty_951"/></StgValue>
</operation>

<operation id="5109" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3553 %specmemcore_ln3886 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3886"/></StgValue>
</operation>

<operation id="5110" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3554 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5111" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3556 %empty_952 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_2

]]></Node>
<StgValue><ssdm name="empty_952"/></StgValue>
</operation>

<operation id="5112" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3557 %specmemcore_ln3889 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3889"/></StgValue>
</operation>

<operation id="5113" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3558 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5114" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3560 %empty_953 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_3, i256 %fifo_C_drain_C_drain_IO_L1_out_3_3

]]></Node>
<StgValue><ssdm name="empty_953"/></StgValue>
</operation>

<operation id="5115" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3561 %specmemcore_ln3892 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3892"/></StgValue>
</operation>

<operation id="5116" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3562 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5117" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3564 %empty_954 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_4, i256 %fifo_C_drain_C_drain_IO_L1_out_3_4

]]></Node>
<StgValue><ssdm name="empty_954"/></StgValue>
</operation>

<operation id="5118" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3565 %specmemcore_ln3895 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3895"/></StgValue>
</operation>

<operation id="5119" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3566 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5120" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3568 %empty_955 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_5, i256 %fifo_C_drain_C_drain_IO_L1_out_3_5

]]></Node>
<StgValue><ssdm name="empty_955"/></StgValue>
</operation>

<operation id="5121" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3569 %specmemcore_ln3898 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3898"/></StgValue>
</operation>

<operation id="5122" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3570 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5123" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3572 %empty_956 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_6, i256 %fifo_C_drain_C_drain_IO_L1_out_3_6

]]></Node>
<StgValue><ssdm name="empty_956"/></StgValue>
</operation>

<operation id="5124" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3573 %specmemcore_ln3901 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3901"/></StgValue>
</operation>

<operation id="5125" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3574 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5126" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3576 %empty_957 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_7, i256 %fifo_C_drain_C_drain_IO_L1_out_3_7

]]></Node>
<StgValue><ssdm name="empty_957"/></StgValue>
</operation>

<operation id="5127" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3577 %specmemcore_ln3904 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3904"/></StgValue>
</operation>

<operation id="5128" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3578 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5129" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3580 %empty_958 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_8, i256 %fifo_C_drain_C_drain_IO_L1_out_3_8

]]></Node>
<StgValue><ssdm name="empty_958"/></StgValue>
</operation>

<operation id="5130" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3581 %specmemcore_ln3907 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3907"/></StgValue>
</operation>

<operation id="5131" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3582 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5132" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3584 %empty_959 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_9, i256 %fifo_C_drain_C_drain_IO_L1_out_3_9

]]></Node>
<StgValue><ssdm name="empty_959"/></StgValue>
</operation>

<operation id="5133" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3585 %specmemcore_ln3910 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3910"/></StgValue>
</operation>

<operation id="5134" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3586 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5135" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3588 %empty_960 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_10, i256 %fifo_C_drain_C_drain_IO_L1_out_3_10

]]></Node>
<StgValue><ssdm name="empty_960"/></StgValue>
</operation>

<operation id="5136" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3589 %specmemcore_ln3913 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3913"/></StgValue>
</operation>

<operation id="5137" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3590 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5138" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3592 %empty_961 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_11, i256 %fifo_C_drain_C_drain_IO_L1_out_3_11

]]></Node>
<StgValue><ssdm name="empty_961"/></StgValue>
</operation>

<operation id="5139" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3593 %specmemcore_ln3916 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3916"/></StgValue>
</operation>

<operation id="5140" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3594 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5141" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3596 %empty_962 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_12, i256 %fifo_C_drain_C_drain_IO_L1_out_3_12

]]></Node>
<StgValue><ssdm name="empty_962"/></StgValue>
</operation>

<operation id="5142" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3597 %specmemcore_ln3919 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3919"/></StgValue>
</operation>

<operation id="5143" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3598 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5144" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3600 %empty_963 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_13, i256 %fifo_C_drain_C_drain_IO_L1_out_3_13

]]></Node>
<StgValue><ssdm name="empty_963"/></StgValue>
</operation>

<operation id="5145" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3601 %specmemcore_ln3922 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3922"/></StgValue>
</operation>

<operation id="5146" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3602 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5147" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3604 %empty_964 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_14, i256 %fifo_C_drain_C_drain_IO_L1_out_3_14

]]></Node>
<StgValue><ssdm name="empty_964"/></StgValue>
</operation>

<operation id="5148" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3605 %specmemcore_ln3925 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3925"/></StgValue>
</operation>

<operation id="5149" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3606 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5150" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3608 %empty_965 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_3_15, i256 %fifo_C_drain_C_drain_IO_L1_out_3_15

]]></Node>
<StgValue><ssdm name="empty_965"/></StgValue>
</operation>

<operation id="5151" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3609 %specmemcore_ln3928 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_3_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3928"/></StgValue>
</operation>

<operation id="5152" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3610 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_3_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5153" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3612 %empty_966 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_0, i256 %fifo_C_drain_C_drain_IO_L1_out_4_0

]]></Node>
<StgValue><ssdm name="empty_966"/></StgValue>
</operation>

<operation id="5154" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3613 %specmemcore_ln3934 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3934"/></StgValue>
</operation>

<operation id="5155" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3614 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5156" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3616 %empty_967 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_1, i256 %fifo_C_drain_C_drain_IO_L1_out_4_1

]]></Node>
<StgValue><ssdm name="empty_967"/></StgValue>
</operation>

<operation id="5157" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3617 %specmemcore_ln3937 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3937"/></StgValue>
</operation>

<operation id="5158" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3618 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5159" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3620 %empty_968 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_2

]]></Node>
<StgValue><ssdm name="empty_968"/></StgValue>
</operation>

<operation id="5160" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3621 %specmemcore_ln3940 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3940"/></StgValue>
</operation>

<operation id="5161" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3622 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5162" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3624 %empty_969 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_3, i256 %fifo_C_drain_C_drain_IO_L1_out_4_3

]]></Node>
<StgValue><ssdm name="empty_969"/></StgValue>
</operation>

<operation id="5163" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3625 %specmemcore_ln3943 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3943"/></StgValue>
</operation>

<operation id="5164" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3626 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5165" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3628 %empty_970 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_4, i256 %fifo_C_drain_C_drain_IO_L1_out_4_4

]]></Node>
<StgValue><ssdm name="empty_970"/></StgValue>
</operation>

<operation id="5166" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3629 %specmemcore_ln3946 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3946"/></StgValue>
</operation>

<operation id="5167" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3630 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5168" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3632 %empty_971 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_5, i256 %fifo_C_drain_C_drain_IO_L1_out_4_5

]]></Node>
<StgValue><ssdm name="empty_971"/></StgValue>
</operation>

<operation id="5169" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3633 %specmemcore_ln3949 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3949"/></StgValue>
</operation>

<operation id="5170" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3634 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5171" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3636 %empty_972 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_6, i256 %fifo_C_drain_C_drain_IO_L1_out_4_6

]]></Node>
<StgValue><ssdm name="empty_972"/></StgValue>
</operation>

<operation id="5172" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3637 %specmemcore_ln3952 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3952"/></StgValue>
</operation>

<operation id="5173" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3638 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5174" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3640 %empty_973 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_7, i256 %fifo_C_drain_C_drain_IO_L1_out_4_7

]]></Node>
<StgValue><ssdm name="empty_973"/></StgValue>
</operation>

<operation id="5175" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3641 %specmemcore_ln3955 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3955"/></StgValue>
</operation>

<operation id="5176" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3642 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5177" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3644 %empty_974 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_8, i256 %fifo_C_drain_C_drain_IO_L1_out_4_8

]]></Node>
<StgValue><ssdm name="empty_974"/></StgValue>
</operation>

<operation id="5178" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3645 %specmemcore_ln3958 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3958"/></StgValue>
</operation>

<operation id="5179" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3646 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5180" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3648 %empty_975 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_9, i256 %fifo_C_drain_C_drain_IO_L1_out_4_9

]]></Node>
<StgValue><ssdm name="empty_975"/></StgValue>
</operation>

<operation id="5181" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3649 %specmemcore_ln3961 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3961"/></StgValue>
</operation>

<operation id="5182" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3650 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5183" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3652 %empty_976 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_10, i256 %fifo_C_drain_C_drain_IO_L1_out_4_10

]]></Node>
<StgValue><ssdm name="empty_976"/></StgValue>
</operation>

<operation id="5184" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3653 %specmemcore_ln3964 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3964"/></StgValue>
</operation>

<operation id="5185" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3654 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5186" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3656 %empty_977 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_11, i256 %fifo_C_drain_C_drain_IO_L1_out_4_11

]]></Node>
<StgValue><ssdm name="empty_977"/></StgValue>
</operation>

<operation id="5187" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3657 %specmemcore_ln3967 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3967"/></StgValue>
</operation>

<operation id="5188" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3658 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5189" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3660 %empty_978 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_12, i256 %fifo_C_drain_C_drain_IO_L1_out_4_12

]]></Node>
<StgValue><ssdm name="empty_978"/></StgValue>
</operation>

<operation id="5190" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3661 %specmemcore_ln3970 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3970"/></StgValue>
</operation>

<operation id="5191" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3662 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5192" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3664 %empty_979 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_13, i256 %fifo_C_drain_C_drain_IO_L1_out_4_13

]]></Node>
<StgValue><ssdm name="empty_979"/></StgValue>
</operation>

<operation id="5193" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3665 %specmemcore_ln3973 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3973"/></StgValue>
</operation>

<operation id="5194" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3666 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5195" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3668 %empty_980 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_14, i256 %fifo_C_drain_C_drain_IO_L1_out_4_14

]]></Node>
<StgValue><ssdm name="empty_980"/></StgValue>
</operation>

<operation id="5196" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3669 %specmemcore_ln3976 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3976"/></StgValue>
</operation>

<operation id="5197" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3670 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5198" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3672 %empty_981 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_4_15, i256 %fifo_C_drain_C_drain_IO_L1_out_4_15

]]></Node>
<StgValue><ssdm name="empty_981"/></StgValue>
</operation>

<operation id="5199" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3673 %specmemcore_ln3979 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_4_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3979"/></StgValue>
</operation>

<operation id="5200" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3674 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_4_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5201" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3676 %empty_982 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_0, i256 %fifo_C_drain_C_drain_IO_L1_out_5_0

]]></Node>
<StgValue><ssdm name="empty_982"/></StgValue>
</operation>

<operation id="5202" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3677 %specmemcore_ln3985 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3985"/></StgValue>
</operation>

<operation id="5203" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3678 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5204" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3680 %empty_983 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_1, i256 %fifo_C_drain_C_drain_IO_L1_out_5_1

]]></Node>
<StgValue><ssdm name="empty_983"/></StgValue>
</operation>

<operation id="5205" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3681 %specmemcore_ln3988 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3988"/></StgValue>
</operation>

<operation id="5206" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3682 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5207" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3684 %empty_984 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_2

]]></Node>
<StgValue><ssdm name="empty_984"/></StgValue>
</operation>

<operation id="5208" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3685 %specmemcore_ln3991 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3991"/></StgValue>
</operation>

<operation id="5209" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3686 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5210" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3688 %empty_985 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_3, i256 %fifo_C_drain_C_drain_IO_L1_out_5_3

]]></Node>
<StgValue><ssdm name="empty_985"/></StgValue>
</operation>

<operation id="5211" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3689 %specmemcore_ln3994 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3994"/></StgValue>
</operation>

<operation id="5212" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3690 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5213" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3692 %empty_986 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_4, i256 %fifo_C_drain_C_drain_IO_L1_out_5_4

]]></Node>
<StgValue><ssdm name="empty_986"/></StgValue>
</operation>

<operation id="5214" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3693 %specmemcore_ln3997 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3997"/></StgValue>
</operation>

<operation id="5215" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3694 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5216" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3696 %empty_987 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_5, i256 %fifo_C_drain_C_drain_IO_L1_out_5_5

]]></Node>
<StgValue><ssdm name="empty_987"/></StgValue>
</operation>

<operation id="5217" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3697 %specmemcore_ln4000 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4000"/></StgValue>
</operation>

<operation id="5218" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3698 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5219" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3700 %empty_988 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_6, i256 %fifo_C_drain_C_drain_IO_L1_out_5_6

]]></Node>
<StgValue><ssdm name="empty_988"/></StgValue>
</operation>

<operation id="5220" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3701 %specmemcore_ln4003 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4003"/></StgValue>
</operation>

<operation id="5221" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3702 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5222" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3704 %empty_989 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_7, i256 %fifo_C_drain_C_drain_IO_L1_out_5_7

]]></Node>
<StgValue><ssdm name="empty_989"/></StgValue>
</operation>

<operation id="5223" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3705 %specmemcore_ln4006 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4006"/></StgValue>
</operation>

<operation id="5224" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3706 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5225" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3708 %empty_990 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_8, i256 %fifo_C_drain_C_drain_IO_L1_out_5_8

]]></Node>
<StgValue><ssdm name="empty_990"/></StgValue>
</operation>

<operation id="5226" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3709 %specmemcore_ln4009 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4009"/></StgValue>
</operation>

<operation id="5227" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3710 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5228" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3712 %empty_991 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_9, i256 %fifo_C_drain_C_drain_IO_L1_out_5_9

]]></Node>
<StgValue><ssdm name="empty_991"/></StgValue>
</operation>

<operation id="5229" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3713 %specmemcore_ln4012 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4012"/></StgValue>
</operation>

<operation id="5230" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3714 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5231" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3716 %empty_992 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_10, i256 %fifo_C_drain_C_drain_IO_L1_out_5_10

]]></Node>
<StgValue><ssdm name="empty_992"/></StgValue>
</operation>

<operation id="5232" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3717 %specmemcore_ln4015 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4015"/></StgValue>
</operation>

<operation id="5233" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3718 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5234" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3720 %empty_993 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_11, i256 %fifo_C_drain_C_drain_IO_L1_out_5_11

]]></Node>
<StgValue><ssdm name="empty_993"/></StgValue>
</operation>

<operation id="5235" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3721 %specmemcore_ln4018 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4018"/></StgValue>
</operation>

<operation id="5236" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3722 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5237" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3724 %empty_994 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_12, i256 %fifo_C_drain_C_drain_IO_L1_out_5_12

]]></Node>
<StgValue><ssdm name="empty_994"/></StgValue>
</operation>

<operation id="5238" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3725 %specmemcore_ln4021 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4021"/></StgValue>
</operation>

<operation id="5239" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3726 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5240" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3728 %empty_995 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_13, i256 %fifo_C_drain_C_drain_IO_L1_out_5_13

]]></Node>
<StgValue><ssdm name="empty_995"/></StgValue>
</operation>

<operation id="5241" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3729 %specmemcore_ln4024 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4024"/></StgValue>
</operation>

<operation id="5242" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3730 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5243" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3732 %empty_996 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_14, i256 %fifo_C_drain_C_drain_IO_L1_out_5_14

]]></Node>
<StgValue><ssdm name="empty_996"/></StgValue>
</operation>

<operation id="5244" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3733 %specmemcore_ln4027 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4027"/></StgValue>
</operation>

<operation id="5245" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3734 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5246" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3736 %empty_997 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_5_15, i256 %fifo_C_drain_C_drain_IO_L1_out_5_15

]]></Node>
<StgValue><ssdm name="empty_997"/></StgValue>
</operation>

<operation id="5247" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3737 %specmemcore_ln4030 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_5_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4030"/></StgValue>
</operation>

<operation id="5248" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3738 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_5_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5249" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3740 %empty_998 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_0, i256 %fifo_C_drain_C_drain_IO_L1_out_6_0

]]></Node>
<StgValue><ssdm name="empty_998"/></StgValue>
</operation>

<operation id="5250" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3741 %specmemcore_ln4036 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4036"/></StgValue>
</operation>

<operation id="5251" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3742 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5252" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3744 %empty_999 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_1, i256 %fifo_C_drain_C_drain_IO_L1_out_6_1

]]></Node>
<StgValue><ssdm name="empty_999"/></StgValue>
</operation>

<operation id="5253" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3745 %specmemcore_ln4039 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4039"/></StgValue>
</operation>

<operation id="5254" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3746 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5255" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3748 %empty_1000 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_2

]]></Node>
<StgValue><ssdm name="empty_1000"/></StgValue>
</operation>

<operation id="5256" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3749 %specmemcore_ln4042 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4042"/></StgValue>
</operation>

<operation id="5257" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3750 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5258" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3752 %empty_1001 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_3, i256 %fifo_C_drain_C_drain_IO_L1_out_6_3

]]></Node>
<StgValue><ssdm name="empty_1001"/></StgValue>
</operation>

<operation id="5259" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3753 %specmemcore_ln4045 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4045"/></StgValue>
</operation>

<operation id="5260" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3754 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5261" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3756 %empty_1002 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_4, i256 %fifo_C_drain_C_drain_IO_L1_out_6_4

]]></Node>
<StgValue><ssdm name="empty_1002"/></StgValue>
</operation>

<operation id="5262" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3757 %specmemcore_ln4048 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4048"/></StgValue>
</operation>

<operation id="5263" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3758 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5264" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3760 %empty_1003 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_5, i256 %fifo_C_drain_C_drain_IO_L1_out_6_5

]]></Node>
<StgValue><ssdm name="empty_1003"/></StgValue>
</operation>

<operation id="5265" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3761 %specmemcore_ln4051 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4051"/></StgValue>
</operation>

<operation id="5266" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3762 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5267" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3764 %empty_1004 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_6, i256 %fifo_C_drain_C_drain_IO_L1_out_6_6

]]></Node>
<StgValue><ssdm name="empty_1004"/></StgValue>
</operation>

<operation id="5268" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3765 %specmemcore_ln4054 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4054"/></StgValue>
</operation>

<operation id="5269" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3766 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5270" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3768 %empty_1005 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_7, i256 %fifo_C_drain_C_drain_IO_L1_out_6_7

]]></Node>
<StgValue><ssdm name="empty_1005"/></StgValue>
</operation>

<operation id="5271" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3769 %specmemcore_ln4057 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4057"/></StgValue>
</operation>

<operation id="5272" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3770 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5273" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3772 %empty_1006 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_8, i256 %fifo_C_drain_C_drain_IO_L1_out_6_8

]]></Node>
<StgValue><ssdm name="empty_1006"/></StgValue>
</operation>

<operation id="5274" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3773 %specmemcore_ln4060 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4060"/></StgValue>
</operation>

<operation id="5275" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3774 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5276" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3776 %empty_1007 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_9, i256 %fifo_C_drain_C_drain_IO_L1_out_6_9

]]></Node>
<StgValue><ssdm name="empty_1007"/></StgValue>
</operation>

<operation id="5277" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3777 %specmemcore_ln4063 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4063"/></StgValue>
</operation>

<operation id="5278" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3778 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5279" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3780 %empty_1008 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_10, i256 %fifo_C_drain_C_drain_IO_L1_out_6_10

]]></Node>
<StgValue><ssdm name="empty_1008"/></StgValue>
</operation>

<operation id="5280" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3781 %specmemcore_ln4066 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4066"/></StgValue>
</operation>

<operation id="5281" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3782 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5282" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3784 %empty_1009 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_11, i256 %fifo_C_drain_C_drain_IO_L1_out_6_11

]]></Node>
<StgValue><ssdm name="empty_1009"/></StgValue>
</operation>

<operation id="5283" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3785 %specmemcore_ln4069 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4069"/></StgValue>
</operation>

<operation id="5284" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3786 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5285" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3788 %empty_1010 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_12, i256 %fifo_C_drain_C_drain_IO_L1_out_6_12

]]></Node>
<StgValue><ssdm name="empty_1010"/></StgValue>
</operation>

<operation id="5286" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3789 %specmemcore_ln4072 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4072"/></StgValue>
</operation>

<operation id="5287" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3790 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5288" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3792 %empty_1011 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_13, i256 %fifo_C_drain_C_drain_IO_L1_out_6_13

]]></Node>
<StgValue><ssdm name="empty_1011"/></StgValue>
</operation>

<operation id="5289" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3793 %specmemcore_ln4075 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4075"/></StgValue>
</operation>

<operation id="5290" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3794 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5291" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3796 %empty_1012 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_14, i256 %fifo_C_drain_C_drain_IO_L1_out_6_14

]]></Node>
<StgValue><ssdm name="empty_1012"/></StgValue>
</operation>

<operation id="5292" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3797 %specmemcore_ln4078 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4078"/></StgValue>
</operation>

<operation id="5293" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3798 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5294" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3800 %empty_1013 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_6_15, i256 %fifo_C_drain_C_drain_IO_L1_out_6_15

]]></Node>
<StgValue><ssdm name="empty_1013"/></StgValue>
</operation>

<operation id="5295" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3801 %specmemcore_ln4081 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_6_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4081"/></StgValue>
</operation>

<operation id="5296" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3802 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_6_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5297" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3804 %empty_1014 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_0, i256 %fifo_C_drain_C_drain_IO_L1_out_7_0

]]></Node>
<StgValue><ssdm name="empty_1014"/></StgValue>
</operation>

<operation id="5298" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3805 %specmemcore_ln4087 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4087"/></StgValue>
</operation>

<operation id="5299" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3806 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5300" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3808 %empty_1015 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_1, i256 %fifo_C_drain_C_drain_IO_L1_out_7_1

]]></Node>
<StgValue><ssdm name="empty_1015"/></StgValue>
</operation>

<operation id="5301" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3809 %specmemcore_ln4090 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4090"/></StgValue>
</operation>

<operation id="5302" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3810 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5303" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3812 %empty_1016 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_2

]]></Node>
<StgValue><ssdm name="empty_1016"/></StgValue>
</operation>

<operation id="5304" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3813 %specmemcore_ln4093 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4093"/></StgValue>
</operation>

<operation id="5305" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3814 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5306" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3816 %empty_1017 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_3, i256 %fifo_C_drain_C_drain_IO_L1_out_7_3

]]></Node>
<StgValue><ssdm name="empty_1017"/></StgValue>
</operation>

<operation id="5307" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3817 %specmemcore_ln4096 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4096"/></StgValue>
</operation>

<operation id="5308" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3818 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5309" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3820 %empty_1018 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_4, i256 %fifo_C_drain_C_drain_IO_L1_out_7_4

]]></Node>
<StgValue><ssdm name="empty_1018"/></StgValue>
</operation>

<operation id="5310" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3821 %specmemcore_ln4099 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4099"/></StgValue>
</operation>

<operation id="5311" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3822 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5312" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3824 %empty_1019 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_5, i256 %fifo_C_drain_C_drain_IO_L1_out_7_5

]]></Node>
<StgValue><ssdm name="empty_1019"/></StgValue>
</operation>

<operation id="5313" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3825 %specmemcore_ln4102 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4102"/></StgValue>
</operation>

<operation id="5314" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3826 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5315" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3828 %empty_1020 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_6, i256 %fifo_C_drain_C_drain_IO_L1_out_7_6

]]></Node>
<StgValue><ssdm name="empty_1020"/></StgValue>
</operation>

<operation id="5316" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3829 %specmemcore_ln4105 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4105"/></StgValue>
</operation>

<operation id="5317" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3830 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5318" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3832 %empty_1021 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_7, i256 %fifo_C_drain_C_drain_IO_L1_out_7_7

]]></Node>
<StgValue><ssdm name="empty_1021"/></StgValue>
</operation>

<operation id="5319" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3833 %specmemcore_ln4108 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4108"/></StgValue>
</operation>

<operation id="5320" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3834 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5321" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3836 %empty_1022 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_8, i256 %fifo_C_drain_C_drain_IO_L1_out_7_8

]]></Node>
<StgValue><ssdm name="empty_1022"/></StgValue>
</operation>

<operation id="5322" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3837 %specmemcore_ln4111 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4111"/></StgValue>
</operation>

<operation id="5323" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3838 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5324" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3840 %empty_1023 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_9, i256 %fifo_C_drain_C_drain_IO_L1_out_7_9

]]></Node>
<StgValue><ssdm name="empty_1023"/></StgValue>
</operation>

<operation id="5325" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3841 %specmemcore_ln4114 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4114"/></StgValue>
</operation>

<operation id="5326" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3842 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5327" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3844 %empty_1024 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_10, i256 %fifo_C_drain_C_drain_IO_L1_out_7_10

]]></Node>
<StgValue><ssdm name="empty_1024"/></StgValue>
</operation>

<operation id="5328" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3845 %specmemcore_ln4117 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4117"/></StgValue>
</operation>

<operation id="5329" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3846 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5330" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3848 %empty_1025 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_11, i256 %fifo_C_drain_C_drain_IO_L1_out_7_11

]]></Node>
<StgValue><ssdm name="empty_1025"/></StgValue>
</operation>

<operation id="5331" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3849 %specmemcore_ln4120 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4120"/></StgValue>
</operation>

<operation id="5332" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3850 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5333" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3852 %empty_1026 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_12, i256 %fifo_C_drain_C_drain_IO_L1_out_7_12

]]></Node>
<StgValue><ssdm name="empty_1026"/></StgValue>
</operation>

<operation id="5334" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3853 %specmemcore_ln4123 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4123"/></StgValue>
</operation>

<operation id="5335" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3854 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5336" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3856 %empty_1027 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_13, i256 %fifo_C_drain_C_drain_IO_L1_out_7_13

]]></Node>
<StgValue><ssdm name="empty_1027"/></StgValue>
</operation>

<operation id="5337" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3857 %specmemcore_ln4126 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4126"/></StgValue>
</operation>

<operation id="5338" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3858 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5339" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3860 %empty_1028 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_14, i256 %fifo_C_drain_C_drain_IO_L1_out_7_14

]]></Node>
<StgValue><ssdm name="empty_1028"/></StgValue>
</operation>

<operation id="5340" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3861 %specmemcore_ln4129 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4129"/></StgValue>
</operation>

<operation id="5341" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3862 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5342" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3864 %empty_1029 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_7_15, i256 %fifo_C_drain_C_drain_IO_L1_out_7_15

]]></Node>
<StgValue><ssdm name="empty_1029"/></StgValue>
</operation>

<operation id="5343" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3865 %specmemcore_ln4132 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_7_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4132"/></StgValue>
</operation>

<operation id="5344" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3866 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_7_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5345" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3868 %empty_1030 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_0, i256 %fifo_C_drain_C_drain_IO_L1_out_8_0

]]></Node>
<StgValue><ssdm name="empty_1030"/></StgValue>
</operation>

<operation id="5346" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3869 %specmemcore_ln4138 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4138"/></StgValue>
</operation>

<operation id="5347" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3870 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5348" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3872 %empty_1031 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_1, i256 %fifo_C_drain_C_drain_IO_L1_out_8_1

]]></Node>
<StgValue><ssdm name="empty_1031"/></StgValue>
</operation>

<operation id="5349" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3873 %specmemcore_ln4141 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4141"/></StgValue>
</operation>

<operation id="5350" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3874 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5351" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3876 %empty_1032 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_2

]]></Node>
<StgValue><ssdm name="empty_1032"/></StgValue>
</operation>

<operation id="5352" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3877 %specmemcore_ln4144 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4144"/></StgValue>
</operation>

<operation id="5353" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3878 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5354" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3880 %empty_1033 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_3, i256 %fifo_C_drain_C_drain_IO_L1_out_8_3

]]></Node>
<StgValue><ssdm name="empty_1033"/></StgValue>
</operation>

<operation id="5355" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3881 %specmemcore_ln4147 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4147"/></StgValue>
</operation>

<operation id="5356" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3882 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5357" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3884 %empty_1034 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_4, i256 %fifo_C_drain_C_drain_IO_L1_out_8_4

]]></Node>
<StgValue><ssdm name="empty_1034"/></StgValue>
</operation>

<operation id="5358" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3885 %specmemcore_ln4150 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4150"/></StgValue>
</operation>

<operation id="5359" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3886 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5360" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3888 %empty_1035 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_5, i256 %fifo_C_drain_C_drain_IO_L1_out_8_5

]]></Node>
<StgValue><ssdm name="empty_1035"/></StgValue>
</operation>

<operation id="5361" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3889 %specmemcore_ln4153 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4153"/></StgValue>
</operation>

<operation id="5362" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3890 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5363" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3892 %empty_1036 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_6, i256 %fifo_C_drain_C_drain_IO_L1_out_8_6

]]></Node>
<StgValue><ssdm name="empty_1036"/></StgValue>
</operation>

<operation id="5364" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3893 %specmemcore_ln4156 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4156"/></StgValue>
</operation>

<operation id="5365" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3894 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5366" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3896 %empty_1037 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_7, i256 %fifo_C_drain_C_drain_IO_L1_out_8_7

]]></Node>
<StgValue><ssdm name="empty_1037"/></StgValue>
</operation>

<operation id="5367" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3897 %specmemcore_ln4159 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4159"/></StgValue>
</operation>

<operation id="5368" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3898 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5369" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3900 %empty_1038 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_8, i256 %fifo_C_drain_C_drain_IO_L1_out_8_8

]]></Node>
<StgValue><ssdm name="empty_1038"/></StgValue>
</operation>

<operation id="5370" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3901 %specmemcore_ln4162 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4162"/></StgValue>
</operation>

<operation id="5371" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3902 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5372" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3904 %empty_1039 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_9, i256 %fifo_C_drain_C_drain_IO_L1_out_8_9

]]></Node>
<StgValue><ssdm name="empty_1039"/></StgValue>
</operation>

<operation id="5373" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3905 %specmemcore_ln4165 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4165"/></StgValue>
</operation>

<operation id="5374" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3906 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5375" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3908 %empty_1040 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_10, i256 %fifo_C_drain_C_drain_IO_L1_out_8_10

]]></Node>
<StgValue><ssdm name="empty_1040"/></StgValue>
</operation>

<operation id="5376" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3909 %specmemcore_ln4168 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4168"/></StgValue>
</operation>

<operation id="5377" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3910 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5378" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3912 %empty_1041 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_11, i256 %fifo_C_drain_C_drain_IO_L1_out_8_11

]]></Node>
<StgValue><ssdm name="empty_1041"/></StgValue>
</operation>

<operation id="5379" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3913 %specmemcore_ln4171 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4171"/></StgValue>
</operation>

<operation id="5380" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3914 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5381" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3916 %empty_1042 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_12, i256 %fifo_C_drain_C_drain_IO_L1_out_8_12

]]></Node>
<StgValue><ssdm name="empty_1042"/></StgValue>
</operation>

<operation id="5382" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3917 %specmemcore_ln4174 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4174"/></StgValue>
</operation>

<operation id="5383" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3918 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5384" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3920 %empty_1043 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_13, i256 %fifo_C_drain_C_drain_IO_L1_out_8_13

]]></Node>
<StgValue><ssdm name="empty_1043"/></StgValue>
</operation>

<operation id="5385" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3921 %specmemcore_ln4177 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4177"/></StgValue>
</operation>

<operation id="5386" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3922 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5387" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3924 %empty_1044 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_14, i256 %fifo_C_drain_C_drain_IO_L1_out_8_14

]]></Node>
<StgValue><ssdm name="empty_1044"/></StgValue>
</operation>

<operation id="5388" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3925 %specmemcore_ln4180 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4180"/></StgValue>
</operation>

<operation id="5389" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3926 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5390" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3928 %empty_1045 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_8_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_8_15, i256 %fifo_C_drain_C_drain_IO_L1_out_8_15

]]></Node>
<StgValue><ssdm name="empty_1045"/></StgValue>
</operation>

<operation id="5391" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3929 %specmemcore_ln4183 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_8_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4183"/></StgValue>
</operation>

<operation id="5392" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3930 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_8_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5393" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3932 %empty_1046 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_0, i256 %fifo_C_drain_C_drain_IO_L1_out_9_0

]]></Node>
<StgValue><ssdm name="empty_1046"/></StgValue>
</operation>

<operation id="5394" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3933 %specmemcore_ln4189 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4189"/></StgValue>
</operation>

<operation id="5395" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3934 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5396" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3936 %empty_1047 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_1, i256 %fifo_C_drain_C_drain_IO_L1_out_9_1

]]></Node>
<StgValue><ssdm name="empty_1047"/></StgValue>
</operation>

<operation id="5397" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3937 %specmemcore_ln4192 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4192"/></StgValue>
</operation>

<operation id="5398" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3938 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5399" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3940 %empty_1048 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_2

]]></Node>
<StgValue><ssdm name="empty_1048"/></StgValue>
</operation>

<operation id="5400" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3941 %specmemcore_ln4195 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4195"/></StgValue>
</operation>

<operation id="5401" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3942 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5402" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3944 %empty_1049 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_3, i256 %fifo_C_drain_C_drain_IO_L1_out_9_3

]]></Node>
<StgValue><ssdm name="empty_1049"/></StgValue>
</operation>

<operation id="5403" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3945 %specmemcore_ln4198 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4198"/></StgValue>
</operation>

<operation id="5404" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3946 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5405" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3948 %empty_1050 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_4, i256 %fifo_C_drain_C_drain_IO_L1_out_9_4

]]></Node>
<StgValue><ssdm name="empty_1050"/></StgValue>
</operation>

<operation id="5406" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3949 %specmemcore_ln4201 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4201"/></StgValue>
</operation>

<operation id="5407" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3950 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5408" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3952 %empty_1051 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_5, i256 %fifo_C_drain_C_drain_IO_L1_out_9_5

]]></Node>
<StgValue><ssdm name="empty_1051"/></StgValue>
</operation>

<operation id="5409" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3953 %specmemcore_ln4204 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4204"/></StgValue>
</operation>

<operation id="5410" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3954 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5411" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3956 %empty_1052 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_6, i256 %fifo_C_drain_C_drain_IO_L1_out_9_6

]]></Node>
<StgValue><ssdm name="empty_1052"/></StgValue>
</operation>

<operation id="5412" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3957 %specmemcore_ln4207 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4207"/></StgValue>
</operation>

<operation id="5413" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3958 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5414" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3960 %empty_1053 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_7, i256 %fifo_C_drain_C_drain_IO_L1_out_9_7

]]></Node>
<StgValue><ssdm name="empty_1053"/></StgValue>
</operation>

<operation id="5415" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3961 %specmemcore_ln4210 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4210"/></StgValue>
</operation>

<operation id="5416" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3962 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5417" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3964 %empty_1054 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_8, i256 %fifo_C_drain_C_drain_IO_L1_out_9_8

]]></Node>
<StgValue><ssdm name="empty_1054"/></StgValue>
</operation>

<operation id="5418" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3965 %specmemcore_ln4213 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4213"/></StgValue>
</operation>

<operation id="5419" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3966 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5420" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3968 %empty_1055 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_9, i256 %fifo_C_drain_C_drain_IO_L1_out_9_9

]]></Node>
<StgValue><ssdm name="empty_1055"/></StgValue>
</operation>

<operation id="5421" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3969 %specmemcore_ln4216 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4216"/></StgValue>
</operation>

<operation id="5422" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3970 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5423" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3972 %empty_1056 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_10, i256 %fifo_C_drain_C_drain_IO_L1_out_9_10

]]></Node>
<StgValue><ssdm name="empty_1056"/></StgValue>
</operation>

<operation id="5424" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3973 %specmemcore_ln4219 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4219"/></StgValue>
</operation>

<operation id="5425" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3974 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5426" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3976 %empty_1057 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_11, i256 %fifo_C_drain_C_drain_IO_L1_out_9_11

]]></Node>
<StgValue><ssdm name="empty_1057"/></StgValue>
</operation>

<operation id="5427" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3977 %specmemcore_ln4222 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4222"/></StgValue>
</operation>

<operation id="5428" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3978 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5429" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3980 %empty_1058 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_12, i256 %fifo_C_drain_C_drain_IO_L1_out_9_12

]]></Node>
<StgValue><ssdm name="empty_1058"/></StgValue>
</operation>

<operation id="5430" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3981 %specmemcore_ln4225 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4225"/></StgValue>
</operation>

<operation id="5431" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3982 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5432" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3984 %empty_1059 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_13, i256 %fifo_C_drain_C_drain_IO_L1_out_9_13

]]></Node>
<StgValue><ssdm name="empty_1059"/></StgValue>
</operation>

<operation id="5433" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3985 %specmemcore_ln4228 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4228"/></StgValue>
</operation>

<operation id="5434" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3986 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5435" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3988 %empty_1060 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_14, i256 %fifo_C_drain_C_drain_IO_L1_out_9_14

]]></Node>
<StgValue><ssdm name="empty_1060"/></StgValue>
</operation>

<operation id="5436" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3989 %specmemcore_ln4231 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4231"/></StgValue>
</operation>

<operation id="5437" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3990 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5438" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3992 %empty_1061 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_9_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_9_15, i256 %fifo_C_drain_C_drain_IO_L1_out_9_15

]]></Node>
<StgValue><ssdm name="empty_1061"/></StgValue>
</operation>

<operation id="5439" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3993 %specmemcore_ln4234 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_9_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4234"/></StgValue>
</operation>

<operation id="5440" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3994 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_9_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5441" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:3996 %empty_1062 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_0, i256 %fifo_C_drain_C_drain_IO_L1_out_10_0

]]></Node>
<StgValue><ssdm name="empty_1062"/></StgValue>
</operation>

<operation id="5442" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3997 %specmemcore_ln4240 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4240"/></StgValue>
</operation>

<operation id="5443" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3998 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5444" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4000 %empty_1063 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_1, i256 %fifo_C_drain_C_drain_IO_L1_out_10_1

]]></Node>
<StgValue><ssdm name="empty_1063"/></StgValue>
</operation>

<operation id="5445" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4001 %specmemcore_ln4243 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4243"/></StgValue>
</operation>

<operation id="5446" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4002 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5447" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4004 %empty_1064 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_2

]]></Node>
<StgValue><ssdm name="empty_1064"/></StgValue>
</operation>

<operation id="5448" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4005 %specmemcore_ln4246 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4246"/></StgValue>
</operation>

<operation id="5449" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4006 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5450" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4008 %empty_1065 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_3, i256 %fifo_C_drain_C_drain_IO_L1_out_10_3

]]></Node>
<StgValue><ssdm name="empty_1065"/></StgValue>
</operation>

<operation id="5451" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4009 %specmemcore_ln4249 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4249"/></StgValue>
</operation>

<operation id="5452" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4010 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5453" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4012 %empty_1066 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_4, i256 %fifo_C_drain_C_drain_IO_L1_out_10_4

]]></Node>
<StgValue><ssdm name="empty_1066"/></StgValue>
</operation>

<operation id="5454" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4013 %specmemcore_ln4252 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4252"/></StgValue>
</operation>

<operation id="5455" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4014 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5456" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4016 %empty_1067 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_5, i256 %fifo_C_drain_C_drain_IO_L1_out_10_5

]]></Node>
<StgValue><ssdm name="empty_1067"/></StgValue>
</operation>

<operation id="5457" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4017 %specmemcore_ln4255 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4255"/></StgValue>
</operation>

<operation id="5458" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4018 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5459" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4020 %empty_1068 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_6, i256 %fifo_C_drain_C_drain_IO_L1_out_10_6

]]></Node>
<StgValue><ssdm name="empty_1068"/></StgValue>
</operation>

<operation id="5460" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4021 %specmemcore_ln4258 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4258"/></StgValue>
</operation>

<operation id="5461" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4022 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5462" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4024 %empty_1069 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_7, i256 %fifo_C_drain_C_drain_IO_L1_out_10_7

]]></Node>
<StgValue><ssdm name="empty_1069"/></StgValue>
</operation>

<operation id="5463" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4025 %specmemcore_ln4261 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4261"/></StgValue>
</operation>

<operation id="5464" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4026 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5465" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4028 %empty_1070 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_8, i256 %fifo_C_drain_C_drain_IO_L1_out_10_8

]]></Node>
<StgValue><ssdm name="empty_1070"/></StgValue>
</operation>

<operation id="5466" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4029 %specmemcore_ln4264 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4264"/></StgValue>
</operation>

<operation id="5467" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4030 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5468" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4032 %empty_1071 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_9, i256 %fifo_C_drain_C_drain_IO_L1_out_10_9

]]></Node>
<StgValue><ssdm name="empty_1071"/></StgValue>
</operation>

<operation id="5469" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4033 %specmemcore_ln4267 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4267"/></StgValue>
</operation>

<operation id="5470" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4034 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5471" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4036 %empty_1072 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_10, i256 %fifo_C_drain_C_drain_IO_L1_out_10_10

]]></Node>
<StgValue><ssdm name="empty_1072"/></StgValue>
</operation>

<operation id="5472" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4037 %specmemcore_ln4270 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4270"/></StgValue>
</operation>

<operation id="5473" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4038 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5474" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4040 %empty_1073 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_11, i256 %fifo_C_drain_C_drain_IO_L1_out_10_11

]]></Node>
<StgValue><ssdm name="empty_1073"/></StgValue>
</operation>

<operation id="5475" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4041 %specmemcore_ln4273 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4273"/></StgValue>
</operation>

<operation id="5476" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4042 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5477" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4044 %empty_1074 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_12, i256 %fifo_C_drain_C_drain_IO_L1_out_10_12

]]></Node>
<StgValue><ssdm name="empty_1074"/></StgValue>
</operation>

<operation id="5478" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4045 %specmemcore_ln4276 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4276"/></StgValue>
</operation>

<operation id="5479" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4046 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5480" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4048 %empty_1075 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_13, i256 %fifo_C_drain_C_drain_IO_L1_out_10_13

]]></Node>
<StgValue><ssdm name="empty_1075"/></StgValue>
</operation>

<operation id="5481" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4049 %specmemcore_ln4279 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4279"/></StgValue>
</operation>

<operation id="5482" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4050 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5483" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4052 %empty_1076 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_14, i256 %fifo_C_drain_C_drain_IO_L1_out_10_14

]]></Node>
<StgValue><ssdm name="empty_1076"/></StgValue>
</operation>

<operation id="5484" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4053 %specmemcore_ln4282 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4282"/></StgValue>
</operation>

<operation id="5485" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4054 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5486" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4056 %empty_1077 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_10_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_10_15, i256 %fifo_C_drain_C_drain_IO_L1_out_10_15

]]></Node>
<StgValue><ssdm name="empty_1077"/></StgValue>
</operation>

<operation id="5487" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4057 %specmemcore_ln4285 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_10_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4285"/></StgValue>
</operation>

<operation id="5488" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4058 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_10_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5489" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4060 %empty_1078 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_0, i256 %fifo_C_drain_C_drain_IO_L1_out_11_0

]]></Node>
<StgValue><ssdm name="empty_1078"/></StgValue>
</operation>

<operation id="5490" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4061 %specmemcore_ln4291 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4291"/></StgValue>
</operation>

<operation id="5491" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4062 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5492" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4064 %empty_1079 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_1, i256 %fifo_C_drain_C_drain_IO_L1_out_11_1

]]></Node>
<StgValue><ssdm name="empty_1079"/></StgValue>
</operation>

<operation id="5493" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4065 %specmemcore_ln4294 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4294"/></StgValue>
</operation>

<operation id="5494" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4066 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5495" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4068 %empty_1080 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_2

]]></Node>
<StgValue><ssdm name="empty_1080"/></StgValue>
</operation>

<operation id="5496" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4069 %specmemcore_ln4297 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4297"/></StgValue>
</operation>

<operation id="5497" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4070 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5498" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4072 %empty_1081 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_3, i256 %fifo_C_drain_C_drain_IO_L1_out_11_3

]]></Node>
<StgValue><ssdm name="empty_1081"/></StgValue>
</operation>

<operation id="5499" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4073 %specmemcore_ln4300 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4300"/></StgValue>
</operation>

<operation id="5500" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4074 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5501" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4076 %empty_1082 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_4, i256 %fifo_C_drain_C_drain_IO_L1_out_11_4

]]></Node>
<StgValue><ssdm name="empty_1082"/></StgValue>
</operation>

<operation id="5502" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4077 %specmemcore_ln4303 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4303"/></StgValue>
</operation>

<operation id="5503" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4078 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5504" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4080 %empty_1083 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_5, i256 %fifo_C_drain_C_drain_IO_L1_out_11_5

]]></Node>
<StgValue><ssdm name="empty_1083"/></StgValue>
</operation>

<operation id="5505" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4081 %specmemcore_ln4306 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4306"/></StgValue>
</operation>

<operation id="5506" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4082 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5507" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4084 %empty_1084 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_6, i256 %fifo_C_drain_C_drain_IO_L1_out_11_6

]]></Node>
<StgValue><ssdm name="empty_1084"/></StgValue>
</operation>

<operation id="5508" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4085 %specmemcore_ln4309 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4309"/></StgValue>
</operation>

<operation id="5509" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4086 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5510" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4088 %empty_1085 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_7, i256 %fifo_C_drain_C_drain_IO_L1_out_11_7

]]></Node>
<StgValue><ssdm name="empty_1085"/></StgValue>
</operation>

<operation id="5511" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4089 %specmemcore_ln4312 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4312"/></StgValue>
</operation>

<operation id="5512" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4090 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5513" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4092 %empty_1086 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_8, i256 %fifo_C_drain_C_drain_IO_L1_out_11_8

]]></Node>
<StgValue><ssdm name="empty_1086"/></StgValue>
</operation>

<operation id="5514" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4093 %specmemcore_ln4315 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4315"/></StgValue>
</operation>

<operation id="5515" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4094 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5516" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4096 %empty_1087 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_9, i256 %fifo_C_drain_C_drain_IO_L1_out_11_9

]]></Node>
<StgValue><ssdm name="empty_1087"/></StgValue>
</operation>

<operation id="5517" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4097 %specmemcore_ln4318 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4318"/></StgValue>
</operation>

<operation id="5518" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4098 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5519" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4100 %empty_1088 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_10, i256 %fifo_C_drain_C_drain_IO_L1_out_11_10

]]></Node>
<StgValue><ssdm name="empty_1088"/></StgValue>
</operation>

<operation id="5520" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4101 %specmemcore_ln4321 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4321"/></StgValue>
</operation>

<operation id="5521" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5522" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4104 %empty_1089 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_11, i256 %fifo_C_drain_C_drain_IO_L1_out_11_11

]]></Node>
<StgValue><ssdm name="empty_1089"/></StgValue>
</operation>

<operation id="5523" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4105 %specmemcore_ln4324 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4324"/></StgValue>
</operation>

<operation id="5524" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5525" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4108 %empty_1090 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_12, i256 %fifo_C_drain_C_drain_IO_L1_out_11_12

]]></Node>
<StgValue><ssdm name="empty_1090"/></StgValue>
</operation>

<operation id="5526" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4109 %specmemcore_ln4327 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4327"/></StgValue>
</operation>

<operation id="5527" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5528" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4112 %empty_1091 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_13, i256 %fifo_C_drain_C_drain_IO_L1_out_11_13

]]></Node>
<StgValue><ssdm name="empty_1091"/></StgValue>
</operation>

<operation id="5529" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4113 %specmemcore_ln4330 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4330"/></StgValue>
</operation>

<operation id="5530" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5531" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4116 %empty_1092 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_14, i256 %fifo_C_drain_C_drain_IO_L1_out_11_14

]]></Node>
<StgValue><ssdm name="empty_1092"/></StgValue>
</operation>

<operation id="5532" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4117 %specmemcore_ln4333 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4333"/></StgValue>
</operation>

<operation id="5533" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5534" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4120 %empty_1093 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_11_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_11_15, i256 %fifo_C_drain_C_drain_IO_L1_out_11_15

]]></Node>
<StgValue><ssdm name="empty_1093"/></StgValue>
</operation>

<operation id="5535" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4121 %specmemcore_ln4336 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_11_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4336"/></StgValue>
</operation>

<operation id="5536" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_11_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5537" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4124 %empty_1094 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_0, i256 %fifo_C_drain_C_drain_IO_L1_out_12_0

]]></Node>
<StgValue><ssdm name="empty_1094"/></StgValue>
</operation>

<operation id="5538" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4125 %specmemcore_ln4342 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4342"/></StgValue>
</operation>

<operation id="5539" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5540" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4128 %empty_1095 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_1, i256 %fifo_C_drain_C_drain_IO_L1_out_12_1

]]></Node>
<StgValue><ssdm name="empty_1095"/></StgValue>
</operation>

<operation id="5541" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4129 %specmemcore_ln4345 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4345"/></StgValue>
</operation>

<operation id="5542" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5543" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4132 %empty_1096 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_2

]]></Node>
<StgValue><ssdm name="empty_1096"/></StgValue>
</operation>

<operation id="5544" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4133 %specmemcore_ln4348 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4348"/></StgValue>
</operation>

<operation id="5545" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5546" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4136 %empty_1097 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_3, i256 %fifo_C_drain_C_drain_IO_L1_out_12_3

]]></Node>
<StgValue><ssdm name="empty_1097"/></StgValue>
</operation>

<operation id="5547" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4137 %specmemcore_ln4351 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4351"/></StgValue>
</operation>

<operation id="5548" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5549" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4140 %empty_1098 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_4, i256 %fifo_C_drain_C_drain_IO_L1_out_12_4

]]></Node>
<StgValue><ssdm name="empty_1098"/></StgValue>
</operation>

<operation id="5550" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4141 %specmemcore_ln4354 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4354"/></StgValue>
</operation>

<operation id="5551" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5552" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4144 %empty_1099 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_5, i256 %fifo_C_drain_C_drain_IO_L1_out_12_5

]]></Node>
<StgValue><ssdm name="empty_1099"/></StgValue>
</operation>

<operation id="5553" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4145 %specmemcore_ln4357 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4357"/></StgValue>
</operation>

<operation id="5554" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5555" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4148 %empty_1100 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_6, i256 %fifo_C_drain_C_drain_IO_L1_out_12_6

]]></Node>
<StgValue><ssdm name="empty_1100"/></StgValue>
</operation>

<operation id="5556" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4149 %specmemcore_ln4360 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4360"/></StgValue>
</operation>

<operation id="5557" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5558" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4152 %empty_1101 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_7, i256 %fifo_C_drain_C_drain_IO_L1_out_12_7

]]></Node>
<StgValue><ssdm name="empty_1101"/></StgValue>
</operation>

<operation id="5559" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4153 %specmemcore_ln4363 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4363"/></StgValue>
</operation>

<operation id="5560" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5561" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4156 %empty_1102 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_8, i256 %fifo_C_drain_C_drain_IO_L1_out_12_8

]]></Node>
<StgValue><ssdm name="empty_1102"/></StgValue>
</operation>

<operation id="5562" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4157 %specmemcore_ln4366 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4366"/></StgValue>
</operation>

<operation id="5563" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5564" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4160 %empty_1103 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_9, i256 %fifo_C_drain_C_drain_IO_L1_out_12_9

]]></Node>
<StgValue><ssdm name="empty_1103"/></StgValue>
</operation>

<operation id="5565" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4161 %specmemcore_ln4369 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4369"/></StgValue>
</operation>

<operation id="5566" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5567" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4164 %empty_1104 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_10, i256 %fifo_C_drain_C_drain_IO_L1_out_12_10

]]></Node>
<StgValue><ssdm name="empty_1104"/></StgValue>
</operation>

<operation id="5568" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4165 %specmemcore_ln4372 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4372"/></StgValue>
</operation>

<operation id="5569" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5570" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4168 %empty_1105 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_11, i256 %fifo_C_drain_C_drain_IO_L1_out_12_11

]]></Node>
<StgValue><ssdm name="empty_1105"/></StgValue>
</operation>

<operation id="5571" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4169 %specmemcore_ln4375 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4375"/></StgValue>
</operation>

<operation id="5572" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5573" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4172 %empty_1106 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_12, i256 %fifo_C_drain_C_drain_IO_L1_out_12_12

]]></Node>
<StgValue><ssdm name="empty_1106"/></StgValue>
</operation>

<operation id="5574" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4173 %specmemcore_ln4378 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4378"/></StgValue>
</operation>

<operation id="5575" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5576" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4176 %empty_1107 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_13, i256 %fifo_C_drain_C_drain_IO_L1_out_12_13

]]></Node>
<StgValue><ssdm name="empty_1107"/></StgValue>
</operation>

<operation id="5577" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4177 %specmemcore_ln4381 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4381"/></StgValue>
</operation>

<operation id="5578" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5579" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4180 %empty_1108 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_14, i256 %fifo_C_drain_C_drain_IO_L1_out_12_14

]]></Node>
<StgValue><ssdm name="empty_1108"/></StgValue>
</operation>

<operation id="5580" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4181 %specmemcore_ln4384 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4384"/></StgValue>
</operation>

<operation id="5581" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5582" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4184 %empty_1109 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_12_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_12_15, i256 %fifo_C_drain_C_drain_IO_L1_out_12_15

]]></Node>
<StgValue><ssdm name="empty_1109"/></StgValue>
</operation>

<operation id="5583" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4185 %specmemcore_ln4387 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_12_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4387"/></StgValue>
</operation>

<operation id="5584" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_12_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5585" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4188 %empty_1110 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_0, i256 %fifo_C_drain_C_drain_IO_L1_out_13_0

]]></Node>
<StgValue><ssdm name="empty_1110"/></StgValue>
</operation>

<operation id="5586" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4189 %specmemcore_ln4393 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4393"/></StgValue>
</operation>

<operation id="5587" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5588" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4192 %empty_1111 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_1, i256 %fifo_C_drain_C_drain_IO_L1_out_13_1

]]></Node>
<StgValue><ssdm name="empty_1111"/></StgValue>
</operation>

<operation id="5589" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4193 %specmemcore_ln4396 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4396"/></StgValue>
</operation>

<operation id="5590" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5591" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4196 %empty_1112 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_2

]]></Node>
<StgValue><ssdm name="empty_1112"/></StgValue>
</operation>

<operation id="5592" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4197 %specmemcore_ln4399 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4399"/></StgValue>
</operation>

<operation id="5593" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5594" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4200 %empty_1113 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_3, i256 %fifo_C_drain_C_drain_IO_L1_out_13_3

]]></Node>
<StgValue><ssdm name="empty_1113"/></StgValue>
</operation>

<operation id="5595" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4201 %specmemcore_ln4402 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4402"/></StgValue>
</operation>

<operation id="5596" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4202 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5597" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4204 %empty_1114 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_4, i256 %fifo_C_drain_C_drain_IO_L1_out_13_4

]]></Node>
<StgValue><ssdm name="empty_1114"/></StgValue>
</operation>

<operation id="5598" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4205 %specmemcore_ln4405 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4405"/></StgValue>
</operation>

<operation id="5599" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5600" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4208 %empty_1115 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_5, i256 %fifo_C_drain_C_drain_IO_L1_out_13_5

]]></Node>
<StgValue><ssdm name="empty_1115"/></StgValue>
</operation>

<operation id="5601" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4209 %specmemcore_ln4408 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4408"/></StgValue>
</operation>

<operation id="5602" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4210 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5603" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4212 %empty_1116 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_6, i256 %fifo_C_drain_C_drain_IO_L1_out_13_6

]]></Node>
<StgValue><ssdm name="empty_1116"/></StgValue>
</operation>

<operation id="5604" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4213 %specmemcore_ln4411 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4411"/></StgValue>
</operation>

<operation id="5605" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4214 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5606" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4216 %empty_1117 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_7, i256 %fifo_C_drain_C_drain_IO_L1_out_13_7

]]></Node>
<StgValue><ssdm name="empty_1117"/></StgValue>
</operation>

<operation id="5607" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4217 %specmemcore_ln4414 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4414"/></StgValue>
</operation>

<operation id="5608" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4218 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5609" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4220 %empty_1118 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_8, i256 %fifo_C_drain_C_drain_IO_L1_out_13_8

]]></Node>
<StgValue><ssdm name="empty_1118"/></StgValue>
</operation>

<operation id="5610" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4221 %specmemcore_ln4417 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4417"/></StgValue>
</operation>

<operation id="5611" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4222 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5612" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4224 %empty_1119 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_9, i256 %fifo_C_drain_C_drain_IO_L1_out_13_9

]]></Node>
<StgValue><ssdm name="empty_1119"/></StgValue>
</operation>

<operation id="5613" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4225 %specmemcore_ln4420 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4420"/></StgValue>
</operation>

<operation id="5614" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4226 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5615" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4228 %empty_1120 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_10, i256 %fifo_C_drain_C_drain_IO_L1_out_13_10

]]></Node>
<StgValue><ssdm name="empty_1120"/></StgValue>
</operation>

<operation id="5616" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4229 %specmemcore_ln4423 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4423"/></StgValue>
</operation>

<operation id="5617" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4230 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5618" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4232 %empty_1121 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_11, i256 %fifo_C_drain_C_drain_IO_L1_out_13_11

]]></Node>
<StgValue><ssdm name="empty_1121"/></StgValue>
</operation>

<operation id="5619" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4233 %specmemcore_ln4426 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4426"/></StgValue>
</operation>

<operation id="5620" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4234 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5621" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4236 %empty_1122 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_12, i256 %fifo_C_drain_C_drain_IO_L1_out_13_12

]]></Node>
<StgValue><ssdm name="empty_1122"/></StgValue>
</operation>

<operation id="5622" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4237 %specmemcore_ln4429 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4429"/></StgValue>
</operation>

<operation id="5623" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4238 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5624" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4240 %empty_1123 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_13, i256 %fifo_C_drain_C_drain_IO_L1_out_13_13

]]></Node>
<StgValue><ssdm name="empty_1123"/></StgValue>
</operation>

<operation id="5625" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4241 %specmemcore_ln4432 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4432"/></StgValue>
</operation>

<operation id="5626" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4242 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5627" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4244 %empty_1124 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_14, i256 %fifo_C_drain_C_drain_IO_L1_out_13_14

]]></Node>
<StgValue><ssdm name="empty_1124"/></StgValue>
</operation>

<operation id="5628" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4245 %specmemcore_ln4435 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4435"/></StgValue>
</operation>

<operation id="5629" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4246 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5630" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4248 %empty_1125 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_13_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_13_15, i256 %fifo_C_drain_C_drain_IO_L1_out_13_15

]]></Node>
<StgValue><ssdm name="empty_1125"/></StgValue>
</operation>

<operation id="5631" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4249 %specmemcore_ln4438 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_13_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4438"/></StgValue>
</operation>

<operation id="5632" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4250 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_13_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5633" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4252 %empty_1126 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_0, i256 %fifo_C_drain_C_drain_IO_L1_out_14_0

]]></Node>
<StgValue><ssdm name="empty_1126"/></StgValue>
</operation>

<operation id="5634" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4253 %specmemcore_ln4444 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4444"/></StgValue>
</operation>

<operation id="5635" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4254 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5636" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4256 %empty_1127 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_1, i256 %fifo_C_drain_C_drain_IO_L1_out_14_1

]]></Node>
<StgValue><ssdm name="empty_1127"/></StgValue>
</operation>

<operation id="5637" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4257 %specmemcore_ln4447 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4447"/></StgValue>
</operation>

<operation id="5638" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4258 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5639" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4260 %empty_1128 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_2

]]></Node>
<StgValue><ssdm name="empty_1128"/></StgValue>
</operation>

<operation id="5640" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4261 %specmemcore_ln4450 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4450"/></StgValue>
</operation>

<operation id="5641" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4262 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5642" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4264 %empty_1129 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_3, i256 %fifo_C_drain_C_drain_IO_L1_out_14_3

]]></Node>
<StgValue><ssdm name="empty_1129"/></StgValue>
</operation>

<operation id="5643" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4265 %specmemcore_ln4453 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4453"/></StgValue>
</operation>

<operation id="5644" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4266 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5645" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4268 %empty_1130 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_4, i256 %fifo_C_drain_C_drain_IO_L1_out_14_4

]]></Node>
<StgValue><ssdm name="empty_1130"/></StgValue>
</operation>

<operation id="5646" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4269 %specmemcore_ln4456 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4456"/></StgValue>
</operation>

<operation id="5647" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4270 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5648" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4272 %empty_1131 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_5, i256 %fifo_C_drain_C_drain_IO_L1_out_14_5

]]></Node>
<StgValue><ssdm name="empty_1131"/></StgValue>
</operation>

<operation id="5649" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4273 %specmemcore_ln4459 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4459"/></StgValue>
</operation>

<operation id="5650" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4274 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5651" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4276 %empty_1132 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_6, i256 %fifo_C_drain_C_drain_IO_L1_out_14_6

]]></Node>
<StgValue><ssdm name="empty_1132"/></StgValue>
</operation>

<operation id="5652" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4277 %specmemcore_ln4462 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4462"/></StgValue>
</operation>

<operation id="5653" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4278 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5654" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4280 %empty_1133 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_7, i256 %fifo_C_drain_C_drain_IO_L1_out_14_7

]]></Node>
<StgValue><ssdm name="empty_1133"/></StgValue>
</operation>

<operation id="5655" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4281 %specmemcore_ln4465 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4465"/></StgValue>
</operation>

<operation id="5656" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4282 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5657" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4284 %empty_1134 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_8, i256 %fifo_C_drain_C_drain_IO_L1_out_14_8

]]></Node>
<StgValue><ssdm name="empty_1134"/></StgValue>
</operation>

<operation id="5658" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4285 %specmemcore_ln4468 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4468"/></StgValue>
</operation>

<operation id="5659" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4286 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5660" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4288 %empty_1135 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_9, i256 %fifo_C_drain_C_drain_IO_L1_out_14_9

]]></Node>
<StgValue><ssdm name="empty_1135"/></StgValue>
</operation>

<operation id="5661" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4289 %specmemcore_ln4471 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4471"/></StgValue>
</operation>

<operation id="5662" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4290 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5663" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4292 %empty_1136 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_10, i256 %fifo_C_drain_C_drain_IO_L1_out_14_10

]]></Node>
<StgValue><ssdm name="empty_1136"/></StgValue>
</operation>

<operation id="5664" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4293 %specmemcore_ln4474 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4474"/></StgValue>
</operation>

<operation id="5665" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4294 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5666" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4296 %empty_1137 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_11, i256 %fifo_C_drain_C_drain_IO_L1_out_14_11

]]></Node>
<StgValue><ssdm name="empty_1137"/></StgValue>
</operation>

<operation id="5667" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4297 %specmemcore_ln4477 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4477"/></StgValue>
</operation>

<operation id="5668" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4298 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5669" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4300 %empty_1138 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_12, i256 %fifo_C_drain_C_drain_IO_L1_out_14_12

]]></Node>
<StgValue><ssdm name="empty_1138"/></StgValue>
</operation>

<operation id="5670" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4301 %specmemcore_ln4480 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4480"/></StgValue>
</operation>

<operation id="5671" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4302 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5672" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4304 %empty_1139 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_13, i256 %fifo_C_drain_C_drain_IO_L1_out_14_13

]]></Node>
<StgValue><ssdm name="empty_1139"/></StgValue>
</operation>

<operation id="5673" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4305 %specmemcore_ln4483 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4483"/></StgValue>
</operation>

<operation id="5674" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4306 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5675" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4308 %empty_1140 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_14, i256 %fifo_C_drain_C_drain_IO_L1_out_14_14

]]></Node>
<StgValue><ssdm name="empty_1140"/></StgValue>
</operation>

<operation id="5676" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4309 %specmemcore_ln4486 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4486"/></StgValue>
</operation>

<operation id="5677" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4310 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5678" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4312 %empty_1141 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_14_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_14_15, i256 %fifo_C_drain_C_drain_IO_L1_out_14_15

]]></Node>
<StgValue><ssdm name="empty_1141"/></StgValue>
</operation>

<operation id="5679" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4313 %specmemcore_ln4489 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_14_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4489"/></StgValue>
</operation>

<operation id="5680" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4314 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_14_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5681" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4316 %empty_1142 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_0, i256 %fifo_C_drain_C_drain_IO_L1_out_15_0

]]></Node>
<StgValue><ssdm name="empty_1142"/></StgValue>
</operation>

<operation id="5682" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4317 %specmemcore_ln4495 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4495"/></StgValue>
</operation>

<operation id="5683" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4318 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5684" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4320 %empty_1143 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_1, i256 %fifo_C_drain_C_drain_IO_L1_out_15_1

]]></Node>
<StgValue><ssdm name="empty_1143"/></StgValue>
</operation>

<operation id="5685" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4321 %specmemcore_ln4498 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4498"/></StgValue>
</operation>

<operation id="5686" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4322 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5687" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4324 %empty_1144 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_2

]]></Node>
<StgValue><ssdm name="empty_1144"/></StgValue>
</operation>

<operation id="5688" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4325 %specmemcore_ln4501 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4501"/></StgValue>
</operation>

<operation id="5689" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4326 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5690" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4328 %empty_1145 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_3, i256 %fifo_C_drain_C_drain_IO_L1_out_15_3

]]></Node>
<StgValue><ssdm name="empty_1145"/></StgValue>
</operation>

<operation id="5691" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4329 %specmemcore_ln4504 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4504"/></StgValue>
</operation>

<operation id="5692" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4330 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5693" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4332 %empty_1146 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_4, i256 %fifo_C_drain_C_drain_IO_L1_out_15_4

]]></Node>
<StgValue><ssdm name="empty_1146"/></StgValue>
</operation>

<operation id="5694" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4333 %specmemcore_ln4507 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4507"/></StgValue>
</operation>

<operation id="5695" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4334 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5696" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4336 %empty_1147 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_5, i256 %fifo_C_drain_C_drain_IO_L1_out_15_5

]]></Node>
<StgValue><ssdm name="empty_1147"/></StgValue>
</operation>

<operation id="5697" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4337 %specmemcore_ln4510 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4510"/></StgValue>
</operation>

<operation id="5698" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5699" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4340 %empty_1148 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_6, i256 %fifo_C_drain_C_drain_IO_L1_out_15_6

]]></Node>
<StgValue><ssdm name="empty_1148"/></StgValue>
</operation>

<operation id="5700" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4341 %specmemcore_ln4513 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4513"/></StgValue>
</operation>

<operation id="5701" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4342 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5702" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4344 %empty_1149 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_7, i256 %fifo_C_drain_C_drain_IO_L1_out_15_7

]]></Node>
<StgValue><ssdm name="empty_1149"/></StgValue>
</operation>

<operation id="5703" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4345 %specmemcore_ln4516 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4516"/></StgValue>
</operation>

<operation id="5704" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4346 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5705" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4348 %empty_1150 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_8, i256 %fifo_C_drain_C_drain_IO_L1_out_15_8

]]></Node>
<StgValue><ssdm name="empty_1150"/></StgValue>
</operation>

<operation id="5706" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4349 %specmemcore_ln4519 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4519"/></StgValue>
</operation>

<operation id="5707" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4350 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5708" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4352 %empty_1151 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_9, i256 %fifo_C_drain_C_drain_IO_L1_out_15_9

]]></Node>
<StgValue><ssdm name="empty_1151"/></StgValue>
</operation>

<operation id="5709" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4353 %specmemcore_ln4522 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4522"/></StgValue>
</operation>

<operation id="5710" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4354 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5711" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4356 %empty_1152 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_10, i256 %fifo_C_drain_C_drain_IO_L1_out_15_10

]]></Node>
<StgValue><ssdm name="empty_1152"/></StgValue>
</operation>

<operation id="5712" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4357 %specmemcore_ln4525 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4525"/></StgValue>
</operation>

<operation id="5713" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4358 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5714" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4360 %empty_1153 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_11, i256 %fifo_C_drain_C_drain_IO_L1_out_15_11

]]></Node>
<StgValue><ssdm name="empty_1153"/></StgValue>
</operation>

<operation id="5715" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4361 %specmemcore_ln4528 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4528"/></StgValue>
</operation>

<operation id="5716" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4362 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5717" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4364 %empty_1154 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_12, i256 %fifo_C_drain_C_drain_IO_L1_out_15_12

]]></Node>
<StgValue><ssdm name="empty_1154"/></StgValue>
</operation>

<operation id="5718" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4365 %specmemcore_ln4531 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4531"/></StgValue>
</operation>

<operation id="5719" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4366 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5720" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4368 %empty_1155 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_13, i256 %fifo_C_drain_C_drain_IO_L1_out_15_13

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>

<operation id="5721" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4369 %specmemcore_ln4534 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4534"/></StgValue>
</operation>

<operation id="5722" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4370 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5723" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4372 %empty_1156 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_14, i256 %fifo_C_drain_C_drain_IO_L1_out_15_14

]]></Node>
<StgValue><ssdm name="empty_1156"/></StgValue>
</operation>

<operation id="5724" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4373 %specmemcore_ln4537 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4537"/></StgValue>
</operation>

<operation id="5725" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4374 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5726" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4376 %empty_1157 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_15_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L1_out_15_15, i256 %fifo_C_drain_C_drain_IO_L1_out_15_15

]]></Node>
<StgValue><ssdm name="empty_1157"/></StgValue>
</operation>

<operation id="5727" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4377 %specmemcore_ln4540 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_15_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4540"/></StgValue>
</operation>

<operation id="5728" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4378 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_15_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5729" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4380 %empty_1158 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_0, i256 %fifo_C_drain_C_drain_IO_L2_out_0

]]></Node>
<StgValue><ssdm name="empty_1158"/></StgValue>
</operation>

<operation id="5730" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4381 %specmemcore_ln4546 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4546"/></StgValue>
</operation>

<operation id="5731" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4382 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_0, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5732" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4384 %empty_1159 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_1, i256 %fifo_C_drain_C_drain_IO_L2_out_1

]]></Node>
<StgValue><ssdm name="empty_1159"/></StgValue>
</operation>

<operation id="5733" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4385 %specmemcore_ln4549 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4549"/></StgValue>
</operation>

<operation id="5734" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4386 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_1, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5735" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4388 %empty_1160 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_2, i256 %fifo_C_drain_C_drain_IO_L2_out_2

]]></Node>
<StgValue><ssdm name="empty_1160"/></StgValue>
</operation>

<operation id="5736" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4389 %specmemcore_ln4552 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4552"/></StgValue>
</operation>

<operation id="5737" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4390 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_2, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5738" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4392 %empty_1161 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_3, i256 %fifo_C_drain_C_drain_IO_L2_out_3

]]></Node>
<StgValue><ssdm name="empty_1161"/></StgValue>
</operation>

<operation id="5739" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4393 %specmemcore_ln4555 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4555"/></StgValue>
</operation>

<operation id="5740" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4394 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_3, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5741" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4396 %empty_1162 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_4, i256 %fifo_C_drain_C_drain_IO_L2_out_4

]]></Node>
<StgValue><ssdm name="empty_1162"/></StgValue>
</operation>

<operation id="5742" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4397 %specmemcore_ln4558 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_4, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4558"/></StgValue>
</operation>

<operation id="5743" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4398 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_4, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5744" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4400 %empty_1163 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_5, i256 %fifo_C_drain_C_drain_IO_L2_out_5

]]></Node>
<StgValue><ssdm name="empty_1163"/></StgValue>
</operation>

<operation id="5745" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4401 %specmemcore_ln4561 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_5, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4561"/></StgValue>
</operation>

<operation id="5746" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4402 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_5, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5747" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4404 %empty_1164 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_6, i256 %fifo_C_drain_C_drain_IO_L2_out_6

]]></Node>
<StgValue><ssdm name="empty_1164"/></StgValue>
</operation>

<operation id="5748" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4405 %specmemcore_ln4564 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4564"/></StgValue>
</operation>

<operation id="5749" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4406 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_6, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5750" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4408 %empty_1165 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_7, i256 %fifo_C_drain_C_drain_IO_L2_out_7

]]></Node>
<StgValue><ssdm name="empty_1165"/></StgValue>
</operation>

<operation id="5751" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4409 %specmemcore_ln4567 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4567"/></StgValue>
</operation>

<operation id="5752" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4410 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_7, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5753" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4412 %empty_1166 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_8, i256 %fifo_C_drain_C_drain_IO_L2_out_8

]]></Node>
<StgValue><ssdm name="empty_1166"/></StgValue>
</operation>

<operation id="5754" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4413 %specmemcore_ln4570 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4570"/></StgValue>
</operation>

<operation id="5755" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4414 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_8, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5756" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4416 %empty_1167 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_9, i256 %fifo_C_drain_C_drain_IO_L2_out_9

]]></Node>
<StgValue><ssdm name="empty_1167"/></StgValue>
</operation>

<operation id="5757" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4417 %specmemcore_ln4573 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4573"/></StgValue>
</operation>

<operation id="5758" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4418 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_9, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5759" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4420 %empty_1168 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_10, i256 %fifo_C_drain_C_drain_IO_L2_out_10

]]></Node>
<StgValue><ssdm name="empty_1168"/></StgValue>
</operation>

<operation id="5760" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4421 %specmemcore_ln4576 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4576"/></StgValue>
</operation>

<operation id="5761" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4422 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_10, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5762" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4424 %empty_1169 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_11, i256 %fifo_C_drain_C_drain_IO_L2_out_11

]]></Node>
<StgValue><ssdm name="empty_1169"/></StgValue>
</operation>

<operation id="5763" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4425 %specmemcore_ln4579 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_11, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4579"/></StgValue>
</operation>

<operation id="5764" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4426 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_11, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5765" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4428 %empty_1170 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_12, i256 %fifo_C_drain_C_drain_IO_L2_out_12

]]></Node>
<StgValue><ssdm name="empty_1170"/></StgValue>
</operation>

<operation id="5766" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4429 %specmemcore_ln4582 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_12, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4582"/></StgValue>
</operation>

<operation id="5767" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4430 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_12, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5768" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4432 %empty_1171 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_13, i256 %fifo_C_drain_C_drain_IO_L2_out_13

]]></Node>
<StgValue><ssdm name="empty_1171"/></StgValue>
</operation>

<operation id="5769" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4433 %specmemcore_ln4585 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_13, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4585"/></StgValue>
</operation>

<operation id="5770" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4434 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_13, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5771" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4436 %empty_1172 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_14, i256 %fifo_C_drain_C_drain_IO_L2_out_14

]]></Node>
<StgValue><ssdm name="empty_1172"/></StgValue>
</operation>

<operation id="5772" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4437 %specmemcore_ln4588 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_14, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4588"/></StgValue>
</operation>

<operation id="5773" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4438 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_14, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5774" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:4440 %empty_1173 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_drain_C_drain_IO_L2_out_15, i256 %fifo_C_drain_C_drain_IO_L2_out_15

]]></Node>
<StgValue><ssdm name="empty_1173"/></StgValue>
</operation>

<operation id="5775" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:4441 %specmemcore_ln4591 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L2_out_15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4591"/></StgValue>
</operation>

<operation id="5776" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4442 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L2_out_15, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5777" st_id="137" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:5041 %call_ln10935 = call void @C_drain_IO_L3_out_serialize, i512 %gmem_C, i64 %C_c_channel, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize

]]></Node>
<StgValue><ssdm name="call_ln10935"/></StgValue>
</operation>

<operation id="5778" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="0">
<![CDATA[
.split:5042 %ret_ln10941 = ret

]]></Node>
<StgValue><ssdm name="ret_ln10941"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
