# Yosys synthesis script for O_SERDES_primitive_inst
# Read source files
read_verilog -sv  ../../../yosys-rs-plugin/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog ./synthesis/O_BUF_to_O_BUF.v


# Technology mapping
hierarchy -top O_BUF_to_O_BUF


plugin -i design-edit
design_edit -tech genesis3 -json ./tmp/io_config.json -w ./tmp/wrapper_O_BUF_to_O_BUF_post_synth.v ./tmp/wrapper_O_BUF_to_O_BUF_post_synth.eblif
write_verilog -noexpr -nodec -norename -v ./tmp/fabric_O_BUF_to_O_BUF_post_synth.v
write_blif -param ./tmp/fabric_O_BUF_to_O_BUF_post_synth.eblif