5 18 1fd81 51 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (fsm3.vcd) 2 -o (fsm3.cdd) 2 -y (lib) 2 -v (fsm3.v) 2 -F (main=state,next_state) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 fsm3.v 1 66 1 
2 1 16 16 16 110013 33 1 100c 0 0 1 1 clk
2 2 16 16 16 90013 4d 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 16 16 16 34003d 7 1 1008 0 0 16 1 next_state
2 4 16 16 16 270030 1 32 1008 0 0 16 1 STATE_IDLE
2 5 16 16 16 1f0030 9 1a 1008 3 4 16 18 0 ffff ffff 1111 0 0
2 6 16 16 16 1f0023 2 1 100c 0 0 1 1 reset
2 7 16 16 16 1f003d 9 19 1008 5 6 16 18 0 ffff ffff 1111 0 0
2 8 16 16 16 16001a 0 1 1410 0 0 16 1 state
2 9 16 16 16 16003d 19 38 a 7 8
2 10 18 18 18 230026 5 1 100c 0 0 1 1 tail
2 11 18 18 18 230026 5 29 1008 10 0 1 18 0 1 0 0 0 0
2 12 18 18 18 1a001e 3 1 100c 0 0 1 1 valid
2 13 18 18 18 1a001e 3 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 18 18 18 120015 5 1 100c 0 0 1 1 head
2 15 18 18 18 120015 5 29 1008 14 0 1 18 0 1 0 0 0 0
2 16 18 18 18 9000d 7 1 1008 0 0 16 1 state
2 17 18 18 18 9000d 7 29 1008 16 0 1 18 0 1 0 0 0 0
2 18 18 18 18 90015 9 2b 1008 15 17 1 18 0 1 0 0 0 0
2 19 18 18 18 9001e 9 2b 1008 13 18 1 18 0 1 0 0 0 0
2 20 18 18 18 90026 15 2b 100a 11 19 1 18 0 1 0 0 0 0
2 21 19 19 19 20006 a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 22 61 61 61 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 23 0 0 0 0 a 1 100a 0 0 16 1 next_state
2 24 0 0 0 0 8 1 100a 0 0 16 1 state
1 clk 1 8 107000c 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000c 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 10 7000c 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 11 7000c 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 12 7000c 1 0 0 0 1 17 0 1 0 1 1 0
1 state 6 13 7000c 1 0 15 0 16 17 0 ffff 0 1111 1111 0
1 next_state 7 14 107000c 1 0 15 0 16 17 0 ffff 0 1111 1111 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 16 17 1 0 0 0 0 0
1 STATE_HEAD 9 0 c0000 1 0 31 0 16 17 10 0 0 0 0 0
1 STATE_DATA 10 0 c0000 1 0 31 0 16 17 100 0 0 0 0 0
1 STATE_TAIL 11 0 c0000 1 0 31 0 16 17 1000 0 0 0 0 0
4 23 f 23 23 0
4 24 f 24 24 0
4 2 1 9 0 2
4 9 6 2 2 2
4 20 1 21 0 20
4 21 6 20 0 20
4 22 1 0 0 22
6 24 23 1  0 4 4 16 16 1 0  16 16 10 0  16 16 100 0  16 16 1000 0  16 16 1 0  16 16 10 0  16 16 100 0  16 16 1000 0   8  0 0 1  0 1 1  1 2 1  2 2 1  2 3 1  3 1 1  1 3 1  3 0 1
3 1 main.u$0 "main.u$0" 0 fsm3.v 19 26 1 
2 25 21 21 21 5000e 1 32 1008 0 0 16 1 STATE_IDLE
2 26 20 20 20 9000d 19 1 100a 0 0 16 1 state
2 27 21 21 21 0 a 2d 100e 25 26 1 18 0 1 1 1 0 0
2 28 22 22 22 5000e 1 32 1008 0 0 16 1 STATE_HEAD
2 29 22 22 22 0 7 2d 100e 28 26 1 18 0 1 1 1 0 0
2 30 23 23 23 5000e 1 32 1008 0 0 16 1 STATE_DATA
2 31 23 23 23 0 5 2d 100e 30 26 1 18 0 1 1 1 0 0
2 32 24 24 24 5000e 1 32 1008 0 0 16 1 STATE_TAIL
2 33 24 24 24 0 3 2d 100e 32 26 1 18 0 1 1 1 0 0
2 34 24 24 24 3d0046 1 32 1008 0 0 16 1 STATE_IDLE
2 35 24 24 24 300039 1 32 1008 0 0 16 1 STATE_HEAD
2 36 24 24 24 1f0039 2 1a 1008 34 35 16 18 0 ffff ffff 11 0 0
2 37 24 24 24 28002b 2 1 100c 0 0 1 1 head
2 38 24 24 24 200024 2 1 100c 0 0 1 1 valid
2 39 24 24 24 1f002c 2 8 20138c 37 38 1 18 0 1 1 1 1 0
2 40 24 24 24 1f0046 2 19 1008 36 39 16 18 0 ffff ffff 11 0 0
2 41 24 24 24 12001b 0 1 1410 0 0 16 1 next_state
2 42 24 24 24 120046 2 37 1a 40 41
2 43 23 23 23 3d0046 1 32 1008 0 0 16 1 STATE_DATA
2 44 23 23 23 300039 1 32 1008 0 0 16 1 STATE_TAIL
2 45 23 23 23 1f0039 2 1a 1008 43 44 16 18 0 ffff ffff 1100 0 0
2 46 23 23 23 28002b 2 1 101c 0 0 1 1 tail
2 47 23 23 23 200024 1 1 1018 0 0 1 1 valid
2 48 23 23 23 1f002c 2 8 20133c 46 47 1 18 0 1 0 1 1 0
2 49 23 23 23 1f0046 2 19 1038 45 48 16 18 0 ffff ffff 1100 0 0
2 50 23 23 23 12001b 0 1 1410 0 0 16 1 next_state
2 51 23 23 23 120046 2 37 3a 49 50
2 52 22 22 22 3d0046 1 32 1008 0 0 16 1 STATE_DATA
2 53 22 22 22 300039 1 32 1008 0 0 16 1 STATE_TAIL
2 54 22 22 22 1f0039 2 1a 1008 52 53 16 18 0 ffff ffff 1100 0 0
2 55 22 22 22 28002b 2 1 101c 0 0 1 1 tail
2 56 22 22 22 200024 1 1 1018 0 0 1 1 valid
2 57 22 22 22 1f002c 2 8 20133c 55 56 1 18 0 1 0 1 1 0
2 58 22 22 22 1f0046 2 19 1038 54 57 16 18 0 ffff ffff 1100 0 0
2 59 22 22 22 12001b 0 1 1410 0 0 16 1 next_state
2 60 22 22 22 120046 2 37 3a 58 59
2 61 21 21 21 3d0046 1 32 1008 0 0 16 1 STATE_IDLE
2 62 21 21 21 300039 1 32 1008 0 0 16 1 STATE_HEAD
2 63 21 21 21 1f0039 3 1a 1008 61 62 16 18 0 ffff ffff 11 0 0
2 64 21 21 21 28002b 3 1 100c 0 0 1 1 head
2 65 21 21 21 200024 3 1 100c 0 0 1 1 valid
2 66 21 21 21 1f002c 3 8 20138c 64 65 1 18 0 1 1 1 1 0
2 67 21 21 21 1f0046 3 19 1008 63 66 16 18 0 ffff ffff 11 0 0
2 68 21 21 21 12001b 0 1 1410 0 0 16 1 next_state
2 69 21 21 21 120046 3 37 a 67 68
4 27 11 69 29 27
4 69 0 0 0 27
4 29 0 60 31 27
4 60 0 0 0 27
4 31 0 51 33 27
4 51 0 0 0 27
4 33 0 42 0 27
4 42 0 0 0 27
3 1 main.u$1 "main.u$1" 0 fsm3.v 28 59 1 
3 1 main.u$2 "main.u$2" 0 fsm3.v 61 64 1 
2 70 62 62 62 7000a 1 0 21004 0 0 1 16 0 0
2 71 62 62 62 10003 0 1 1410 0 0 1 1 clk
2 72 62 62 62 1000a 1 37 16 70 71
2 73 63 63 63 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 74 63 63 63 120012 1 0 1008 0 0 32 48 2 0
2 75 63 63 63 100013 65 2c 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 63 63 63 1c001e 32 1 101c 0 0 1 1 clk
2 77 63 63 63 1b001e 32 1b 102c 76 0 1 18 0 1 1 1 0 0
2 78 63 63 63 150017 0 1 1410 0 0 1 1 clk
2 79 63 63 63 15001e 32 37 3e 77 78
4 72 11 73 73 72
4 73 0 0 75 72
4 75 0 79 0 72
4 79 6 75 75 72
