Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 27 03:06:48 2021
| Host         : Windows10-508 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/relu_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 2.076ns (28.732%)  route 5.149ns (71.268%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.965     8.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 2.076ns (28.732%)  route 5.149ns (71.268%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.965     8.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 2.076ns (28.732%)  route 5.149ns (71.268%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.965     8.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  2.284    




