
---------- Begin Simulation Statistics ----------
final_tick                               99523737370001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 880171                       # Simulator instruction rate (inst/s)
host_mem_usage                                1616884                       # Number of bytes of host memory used
host_op_rate                                  1039813                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7366.87                       # Real time elapsed on the host
host_tick_rate                               94228594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6484107532                       # Number of instructions simulated
sim_ops                                    7660165548                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.694170                       # Number of seconds simulated
sim_ticks                                694169676001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes      1269760                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages          310                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs          310                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |       20027    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total        20027                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |       19003    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total        19003                      
system.ruby.DMA_Controller.S.SloadSEvent |          54    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           54                      
system.ruby.DMA_Controller.S.allocTBE    |       19004    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total        19004                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |       20027    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total        20027                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       54595    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        54595                      
system.ruby.DMA_Controller.SloadSEvent   |          54    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           54                      
system.ruby.DMA_Controller.Stallmandatory_in |       54595    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        54595                      
system.ruby.DMA_Controller.allocI_load   |       20027    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total        20027                      
system.ruby.DMA_Controller.allocTBE      |       19004    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total        19004                      
system.ruby.DMA_Controller.deallocfwdfrom_in |       19003    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total        19003                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |       20027    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total        20027                      
system.ruby.Directory_Controller.I.allocTBE |      652139     26.25%     26.25% |      614559     24.73%     50.98% |      614091     24.72%     75.70% |      603792     24.30%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      2484581                      
system.ruby.Directory_Controller.I.deallocTBE |      651316     26.25%     26.25% |      613761     24.74%     50.98% |      613261     24.72%     75.70% |      602990     24.30%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      2481328                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |          78     19.07%     19.07% |         119     29.10%     48.17% |          86     21.03%     69.19% |         126     30.81%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total          409                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         993     23.46%     23.46% |        1139     26.91%     50.38% |        1155     27.29%     77.67% |         945     22.33%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total         4232                      
system.ruby.Directory_Controller.M.allocTBE |      306349     25.41%     25.41% |      300969     24.96%     50.37% |      301254     24.99%     75.36% |      297037     24.64%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      1205609                      
system.ruby.Directory_Controller.M.deallocTBE |      306485     25.41%     25.41% |      301103     24.96%     50.37% |      301402     24.99%     75.36% |      297163     24.64%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      1206153                      
system.ruby.Directory_Controller.M_GetS.Progress |       17229     25.97%     25.97% |       16185     24.40%     50.37% |       17247     26.00%     76.37% |       15676     23.63%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        66337                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |        2597     21.56%     21.56% |        2121     17.61%     39.17% |        3517     29.20%     68.37% |        3809     31.63%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total        12044                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |       17683     25.31%     25.31% |       16997     24.33%     49.64% |       18251     26.13%     75.77% |       16928     24.23%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total        69859                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           3     42.86%     42.86% |           0      0.00%     42.86% |           2     28.57%     71.43% |           2     28.57%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            7                      
system.ruby.Directory_Controller.Progress |       17229     25.97%     25.97% |       16185     24.40%     50.37% |       17247     26.00%     76.37% |       15676     23.63%    100.00%
system.ruby.Directory_Controller.Progress::total        66337                      
system.ruby.Directory_Controller.S.allocTBE |      913649     27.61%     27.61% |      808688     24.44%     52.05% |      801578     24.22%     76.27% |      785134     23.73%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      3309049                      
system.ruby.Directory_Controller.S.deallocTBE |      914336     27.61%     27.61% |      809352     24.44%     52.05% |      802260     24.22%     76.27% |      785809     23.73%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      3311757                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |        3147     23.43%     23.43% |        2987     22.24%     45.67% |        3112     23.17%     68.84% |        4185     31.16%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total        13431                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |          12     16.00%     16.00% |          24     32.00%     48.00% |          24     32.00%     80.00% |          15     20.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total           75                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         506    100.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total          506                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |         273      9.66%      9.66% |         408     14.44%     24.11% |         692     24.50%     48.60% |        1452     51.40%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total         2825                      
system.ruby.Directory_Controller.Stallreqto_in |       24786     23.97%     23.97% |       23795     23.02%     46.99% |       26839     25.96%     72.95% |       27968     27.05%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total       103388                      
system.ruby.Directory_Controller.allocTBE |     1872137     26.75%     26.75% |     1724216     24.63%     51.38% |     1716923     24.53%     75.91% |     1685963     24.09%    100.00%
system.ruby.Directory_Controller.allocTBE::total      6999239                      
system.ruby.Directory_Controller.deallocTBE |     1872137     26.75%     26.75% |     1724216     24.63%     51.38% |     1716923     24.53%     75.91% |     1685962     24.09%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      6999238                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2011028420                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2011028420    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2011028420                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2011564752                      
system.ruby.IFETCH.latency_hist_seqr     |  2011564752    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2011564752                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       536332                      
system.ruby.IFETCH.miss_latency_hist_seqr |      536332    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       536332                      
system.ruby.L1Cache_Controller.I.allocI_load |      642906     24.39%     24.39% |      637186     24.18%     48.57% |      607839     23.06%     71.64% |      747548     28.36%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      2635479                      
system.ruby.L1Cache_Controller.I.allocI_store |      149716     24.01%     24.01% |      164862     26.44%     50.46% |      150716     24.17%     74.63% |      158149     25.37%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       623443                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |      791608     24.32%     24.32% |      801031     24.61%     48.93% |      757550     23.27%     72.21% |      904679     27.79%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      3254868                      
system.ruby.L1Cache_Controller.I_store.Progress |        2488     45.52%     45.52% |         652     11.93%     57.45% |        1485     27.17%     84.61% |         841     15.39%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         5466                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |         747     23.45%     23.45% |         851     26.71%     50.16% |         789     24.76%     74.92% |         799     25.08%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total         3186                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    18678282     25.20%     25.20% |    17972968     24.25%     49.44% |    19366777     26.13%     75.57% |    18109607     24.43%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     74127634                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    15355035     25.79%     25.79% |    14169354     23.80%     49.58% |    15395172     25.85%     75.44% |    14625109     24.56%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     59544670                      
system.ruby.L1Cache_Controller.M.allocTBE |      302931     25.13%     25.13% |      296020     24.55%     49.68% |      294819     24.45%     74.14% |      311827     25.86%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      1205597                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      303075     25.13%     25.13% |      296149     24.55%     49.68% |      294950     24.45%     74.14% |      311967     25.86%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      1206141                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        8105     26.05%     26.05% |        6970     22.40%     48.46% |        8904     28.62%     77.08% |        7132     22.92%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        31111                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            2                      
system.ruby.L1Cache_Controller.MloadMEvent |    18678282     25.20%     25.20% |    17972968     24.25%     49.44% |    19366777     26.13%     75.57% |    18109607     24.43%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     74127634                      
system.ruby.L1Cache_Controller.MstoreMEvent |    15355035     25.79%     25.79% |    14169354     23.80%     49.58% |    15395172     25.85%     75.44% |    14625109     24.56%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     59544670                      
system.ruby.L1Cache_Controller.Progress  |      179357     27.20%     27.20% |      146223     22.18%     49.38% |      166191     25.20%     74.58% |      167604     25.42%    100.00%
system.ruby.L1Cache_Controller.Progress::total       659375                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   589855882     25.41%     25.41% |   567826674     24.46%     49.87% |   595903044     25.67%     75.53% |   568043613     24.47%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2321629213                      
system.ruby.L1Cache_Controller.S.allocTBE |      665577     24.67%     24.67% |      648235     24.02%     48.69% |      623585     23.11%     71.80% |      760905     28.20%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      2698302                      
system.ruby.L1Cache_Controller.S.deallocTBE |       23541     35.49%     35.49% |       11937     18.00%     53.48% |       16620     25.06%     78.54% |       14235     21.46%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        66333                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      642906     24.39%     24.39% |      637185     24.18%     48.57% |      607839     23.06%     71.64% |      747548     28.36%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      2635478                      
system.ruby.L1Cache_Controller.S_evict.Progress |           2     50.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            4                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        1698     29.58%     29.58% |        1212     21.11%     50.70% |        1513     26.36%     77.06% |        1317     22.94%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         5740                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           5     45.45%     45.45% |           2     18.18%     63.64% |           3     27.27%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total           11                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           6     46.15%     46.15% |           2     15.38%     61.54% |           4     30.77%     92.31% |           1      7.69%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           13                      
system.ruby.L1Cache_Controller.S_store.Progress |      176857     27.05%     27.05% |      145566     22.26%     49.31% |      164698     25.19%     74.50% |      166761     25.50%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       653882                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |        2826     35.20%     35.20% |        1198     14.92%     50.12% |        2815     35.06%     85.18% |        1190     14.82%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total         8029                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           5     45.45%     45.45% |           3     27.27%     72.73% |           3     27.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total           11                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in::total            1                      
system.ruby.L1Cache_Controller.SloadSEvent |   589855882     25.41%     25.41% |   567826674     24.46%     49.87% |   595903044     25.67%     75.53% |   568043613     24.47%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2321629213                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |        3573     31.86%     31.86% |        2049     18.27%     50.12% |        3605     32.14%     82.27% |        1989     17.73%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total        11216                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        9809     26.61%     26.61% |        8184     22.20%     48.81% |       10423     28.27%     77.08% |        8450     22.92%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        36866                      
system.ruby.L1Cache_Controller.allocI_load |      642906     24.39%     24.39% |      637186     24.18%     48.57% |      607839     23.06%     71.64% |      747548     28.36%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      2635479                      
system.ruby.L1Cache_Controller.allocI_store |      149716     24.01%     24.01% |      164862     26.44%     50.46% |      150716     24.17%     74.63% |      158149     25.37%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       623443                      
system.ruby.L1Cache_Controller.allocTBE  |      968508     24.81%     24.81% |      944255     24.19%     49.00% |      918404     23.53%     72.52% |     1072732     27.48%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      3903899                      
system.ruby.L1Cache_Controller.deallocTBE |       23541     35.49%     35.49% |       11937     18.00%     53.48% |       16620     25.06%     78.54% |       14235     21.46%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        66333                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |      791608     24.32%     24.32% |      801031     24.61%     48.93% |      757550     23.27%     72.21% |      904679     27.79%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      3254868                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      642906     24.39%     24.39% |      637185     24.18%     48.57% |      607839     23.06%     71.64% |      747548     28.36%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      2635478                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      303075     25.13%     25.13% |      296149     24.55%     49.68% |      294950     24.45%     74.14% |      311967     25.86%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      1206141                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    384728427                      
system.ruby.LD.hit_latency_hist_seqr     |   384728427    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    384728427                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    386827573                      
system.ruby.LD.latency_hist_seqr         |   386827573    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     386827573                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      2099146                      
system.ruby.LD.miss_latency_hist_seqr    |     2099146    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      2099146                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      2101138                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     2101138    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      2101138                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      2210104                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     2210104    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      2210104                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       108966                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      108966    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       108966                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      2210104                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     2210104    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      2210104                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      2210104                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     2210104    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      2210104                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      3231684                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     3231684    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      3231684                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      3255911                      
system.ruby.RMW_Read.latency_hist_seqr   |     3255911    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      3255911                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        24227                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       24227    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        24227                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     52001744                      
system.ruby.ST.hit_latency_hist_seqr     |    52001744    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     52001744                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     53074692                      
system.ruby.ST.latency_hist_seqr         |    53074692    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      53074692                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      1072948                      
system.ruby.ST.miss_latency_hist_seqr    |     1072948    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      1072948                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.003858                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  3000.005310                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.001527                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5023.498222                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000927                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999883                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.004483                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3009.644647                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 24270.780281                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000928                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999759                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.003556                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.962483                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.001413                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5083.751413                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000865                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999921                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.004142                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3009.629024                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24537.883306                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000867                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999861                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.003538                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.967642                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.001430                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5070.161620                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000865                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999666                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.004140                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3009.928498                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24530.033801                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000866                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999606                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.003476                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.986942                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.001416                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5030.667121                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000848                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   500.000006                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.004058                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3012.197420                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 24716.583283                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000849                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999936                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        16712                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6792.981665                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000469                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 22988.801068                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   499.346132                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 73650.836291                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   499.174963                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   2455301517                      
system.ruby.hit_latency_hist_seqr        |  2455301517    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   2455301517                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            84                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs    16.591438                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6457.625263                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.465488                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1218.925315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001227                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.001379                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000699                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16531.758543                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   712.336759                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            49                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs    33.257275                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6538.429733                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.448549                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1257.489356                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.001226                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.002274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000683                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16573.511643                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   525.340962                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            71                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs    45.258695                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6487.165729                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.469798                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1206.378100                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.001170                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.001365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000665                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16518.024676                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   515.640782                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            53                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs    40.888000                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6564.413923                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.451072                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1334.262536                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.001391                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.002229                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000773                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16536.151411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   520.330060                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     2459143136                      
system.ruby.latency_hist_seqr            |  2459143136    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       2459143136                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      3841619                      
system.ruby.miss_latency_hist_seqr       |     3841619    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      3841619                      
system.ruby.network.average_flit_latency    17.165468                      
system.ruby.network.average_flit_network_latency    12.803695                      
system.ruby.network.average_flit_queueing_latency     4.361773                      
system.ruby.network.average_flit_vnet_latency |   15.873303                       |    5.009696                       |    9.751686                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    5.995341                       |    6.000142                       |    1.023107                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             0.999642                      
system.ruby.network.average_packet_latency    15.783312                      
system.ruby.network.average_packet_network_latency    12.226479                      
system.ruby.network.average_packet_queueing_latency     3.556833                      
system.ruby.network.average_packet_vnet_latency |   25.541166                       |    5.009696                       |    8.064038                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    5.922706                       |    6.000142                       |    1.037135                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.074201                      
system.ruby.network.avg_vc_load          |    0.031645     42.65%     42.65% |    0.003807      5.13%     47.78% |    0.003581      4.83%     52.60% |    0.003570      4.81%     57.42% |    0.005397      7.27%     64.69% |    0.000615      0.83%     65.52% |    0.000605      0.82%     66.33% |    0.000604      0.81%     67.15% |    0.018044     24.32%     91.47% |    0.002264      3.05%     94.52% |    0.002037      2.75%     97.26% |    0.002031      2.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.074201                      
system.ruby.network.ext_in_link_utilization     34343007                      
system.ruby.network.ext_out_link_utilization     34343007                      
system.ruby.network.flit_network_latency |   312904547                       |    16753255                       |   110059582                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   118183936                       |    20065471                       |    11547006                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |    19712630     57.40%     57.40% |     3344166      9.74%     67.14% |    11286211     32.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total     34343007                      
system.ruby.network.flits_received       |    19712630     57.40%     57.40% |     3344166      9.74%     67.14% |    11286211     32.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total     34343007                      
system.ruby.network.int_link_utilization     34330728                      
system.ruby.network.packet_network_latency |   102182490                       |    16753255                       |    56442128                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    23694960                       |    20065471                       |     7259154                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |     4000698     27.89%     27.89% |     3344166     23.31%     51.20% |     6999239     48.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     14344103                      
system.ruby.network.packets_received     |     4000698     27.89%     27.89% |     3344166     23.31%     51.20% |     6999239     48.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     14344103                      
system.ruby.network.routers0.buffer_reads     17469737                      
system.ruby.network.routers0.buffer_writes     17469737                      
system.ruby.network.routers0.crossbar_activity     17469737                      
system.ruby.network.routers0.sw_input_arbiter_activity     17539012                      
system.ruby.network.routers0.sw_output_arbiter_activity     17469737                      
system.ruby.network.routers1.buffer_reads     17132973                      
system.ruby.network.routers1.buffer_writes     17132973                      
system.ruby.network.routers1.crossbar_activity     17132973                      
system.ruby.network.routers1.sw_input_arbiter_activity     17157130                      
system.ruby.network.routers1.sw_output_arbiter_activity     17132973                      
system.ruby.network.routers2.buffer_reads     16681155                      
system.ruby.network.routers2.buffer_writes     16681155                      
system.ruby.network.routers2.crossbar_activity     16681155                      
system.ruby.network.routers2.sw_input_arbiter_activity     16713842                      
system.ruby.network.routers2.sw_output_arbiter_activity     16681155                      
system.ruby.network.routers3.buffer_reads     17389870                      
system.ruby.network.routers3.buffer_writes     17389870                      
system.ruby.network.routers3.crossbar_activity     17389870                      
system.ruby.network.routers3.sw_input_arbiter_activity     17414323                      
system.ruby.network.routers3.sw_output_arbiter_activity     17389870                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   2459143137                      
system.ruby.outstanding_req_hist_seqr::mean     1.001928                      
system.ruby.outstanding_req_hist_seqr::gmean     1.001337                      
system.ruby.outstanding_req_hist_seqr::stdev     0.043862                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  2454402975     99.81%     99.81% |     4740162      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   2459143137                      
system.switch_cpus0.Branches                 48106621                       # Number of branches fetched
system.switch_cpus0.committedInsts          355714123                       # Number of instructions committed
system.switch_cpus0.committedOps            654294158                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           99831283                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                61500                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           14159128                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                16608                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.024966                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          510601719                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 4512                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.975034                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1388310247                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1353649299.639784                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    267754256                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    151920224                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     44519286                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     294517436                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            294517436                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    354307858                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    279058674                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1434291                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      34660947.360216                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    433335291                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           433335291                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    839902540                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    301324700                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           98582535                       # Number of load instructions
system.switch_cpus0.num_mem_refs            112707771                       # number of memory refs
system.switch_cpus0.num_store_insts          14125236                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1312256      0.20%      0.20% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        349839432     53.47%     53.67% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1251434      0.19%     53.86% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            36811      0.01%     53.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       87912913     13.44%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            320      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             196      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         1294848      0.20%     67.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             392      0.00%     67.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc         137275      0.02%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            78      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     51002531      7.80%     75.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      9242659      1.41%     76.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      1363293      0.21%     76.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     37578808      5.74%     82.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       613149      0.09%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        27335886      4.18%     86.95% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        7909649      1.21%     88.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     71246649     10.89%     99.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      6215587      0.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         654294166                       # Class of executed instruction
system.switch_cpus1.Branches                 46324154                       # Number of branches fetched
system.switch_cpus1.committedInsts          342561284                       # Number of instructions committed
system.switch_cpus1.committedOps            628576611                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           95688581                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                56997                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           13271427                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                22460                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.058473                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          491696676                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 4680                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.941527                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1388339225                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1307158280.370358                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    258731382                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    146684062                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     43280166                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     282663289                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            282663289                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    340580991                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    267869577                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1198407                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      81180944.629642                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    416887167                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           416887167                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    805826145                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    290415893                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           94468561                       # Number of load instructions
system.switch_cpus1.num_mem_refs            107700617                       # number of memory refs
system.switch_cpus1.num_store_insts          13232056                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      1183525      0.19%      0.19% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        336726409     53.57%     53.76% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1286067      0.20%     53.96% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            43901      0.01%     53.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       84270156     13.41%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            848      0.00%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             108      0.00%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         1258698      0.20%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             216      0.00%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc         137667      0.02%     67.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            36      0.00%     67.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     48998550      7.80%     75.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      8870415      1.41%     76.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      1327951      0.21%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     36176294      5.76%     82.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       595196      0.09%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        26144792      4.16%     87.03% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        7309715      1.16%     88.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     68323769     10.87%     99.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      5922341      0.94%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         628576654                       # Class of executed instruction
system.switch_cpus2.Branches                 48916629                       # Number of branches fetched
system.switch_cpus2.committedInsts          359773128                       # Number of instructions committed
system.switch_cpus2.committedOps            660219811                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          100976308                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                60640                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           14260098                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                19348                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.017808                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          516083535                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 4562                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.982192                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1388282507                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1363559551.309062                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    272445592                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    154759633                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     45454629                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     294610016                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            294610016                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    354240621                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    279185978                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1353913                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      24722955.690938                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    439463096                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           439463096                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    849874696                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    306318763                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           99731947                       # Number of load instructions
system.switch_cpus2.num_mem_refs            113955783                       # number of memory refs
system.switch_cpus2.num_store_insts          14223836                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      1205924      0.18%      0.18% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        354357717     53.67%     53.86% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1281538      0.19%     54.05% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            44116      0.01%     54.06% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       87988804     13.33%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            448      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd              84      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         1278229      0.19%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             168      0.00%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc         136680      0.02%     67.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            38      0.00%     67.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     51157214      7.75%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      9275223      1.40%     76.75% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      1346510      0.20%     76.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     76.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     37586432      5.69%     82.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     82.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       604957      0.09%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        28328547      4.29%     87.03% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        8075553      1.22%     88.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     71403400     10.82%     99.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      6148283      0.93%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         660219865                       # Class of executed instruction
system.switch_cpus3.Branches                 49608726                       # Number of branches fetched
system.switch_cpus3.committedInsts          346020626                       # Number of instructions committed
system.switch_cpus3.committedOps            637036597                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           94738591                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                52893                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           13675254                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                19200                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.047584                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          493200799                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 4222                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.952416                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1388339069                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1322276951.466338                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    277711655                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    151990850                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     46243834                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     278444055                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            278444055                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    335677261                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    263824300                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1458161                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      66062117.533662                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    428272165                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           428272165                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    819606263                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    299332977                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           93550139                       # Number of load instructions
system.switch_cpus3.num_mem_refs            107191431                       # number of memory refs
system.switch_cpus3.num_store_insts          13641292                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      1202314      0.19%      0.19% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        348554326     54.71%     54.90% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         1257094      0.20%     55.10% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            71538      0.01%     55.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       82965746     13.02%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            752      0.00%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              56      0.00%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     68.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         1258803      0.20%     68.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     68.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             112      0.00%     68.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc         136466      0.02%     68.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     68.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            24      0.00%     68.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     68.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     68.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     68.36% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     48122713      7.55%     75.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      8705950      1.37%     77.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      1327416      0.21%     77.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     35646405      5.60%     83.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     83.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       595503      0.09%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        26387217      4.14%     87.32% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        7728295      1.21%     88.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     67162922     10.54%     99.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      5912997      0.93%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         637036649                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           52                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           26                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 475460923.115385                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 311697986.507983                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      2414000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    980473500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           26                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 681617285500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  12361984001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 98829758100500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           89                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           44                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 750706034.090909                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 316198117.564495                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     43725000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    991598500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           44                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 661120456001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  33031065500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 98829585848500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           50                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           25                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 693233480.040000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 424517939.272269                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           25    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      2916000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    989751500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           25                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 675774451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  17330837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 98830632082000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          171                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           85                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 477535012.094118                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 415738646.716463                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       323001                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    991491500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           85                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 653482994473                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  40590476028                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 98829663899500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 694169676001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 694169676001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 694169676001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 694169676001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      3372864                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3372864                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        52701                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              52701                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      4858847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              4858847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      4858847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             4858847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     52701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000640000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             283527                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      52701                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    52701                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             3174                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3250                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             2839                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             3306                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3492                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3006                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             3117                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3421                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             3224                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             3182                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            3650                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            3614                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3303                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3581                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3413                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            3129                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.75                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   564569417                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 263505000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1552713167                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    10712.69                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               29462.69                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   37773                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                71.67                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                52701                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  44729                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   3428                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    484                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    326                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    316                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1384                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                   1100                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    545                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    211                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     71                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    35                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    19                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                    15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                    12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                    11                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        14926                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   225.959534                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   150.551543                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   218.526596                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         6429     43.07%     43.07% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         3172     21.25%     64.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         1720     11.52%     75.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1387      9.29%     85.14% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1270      8.51%     93.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          483      3.24%     96.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          103      0.69%     97.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           50      0.33%     97.91% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          312      2.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        14926                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               3372864                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3372864                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        4.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     4.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 694168714000                       # Total gap between requests
system.mem_ctrls2.avgGap                  13171831.92                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      3372864                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 4858846.643129858188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        52701                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1552713167                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     29462.69                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   71.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      1148184                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      1148184                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      1148184                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      1148184                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        52701                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        52701                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        52701                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        52701                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   4254274799                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   4254274799                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   4254274799                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   4254274799                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      1200885                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      1200885                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      1200885                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      1200885                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.043885                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.043885                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.043885                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.043885                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 80724.745242                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 80724.745242                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 80724.745242                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 80724.745242                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        52701                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        52701                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        52701                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        52701                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   3181419057                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   3181419057                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   3181419057                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   3181419057                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.043885                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.043885                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.043885                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.043885                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 60367.337565                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 60367.337565                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 60367.337565                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 60367.337565                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       863006                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       863006                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        52701                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        52701                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   4254274799                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   4254274799                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       915707                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       915707                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.057552                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.057552                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 80724.745242                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 80724.745242                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        52701                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        52701                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   3181419057                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   3181419057                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.057552                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.057552                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 60367.337565                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 60367.337565                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       285178                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       285178                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       285178                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       285178                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     47992.024278                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  98829568220500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 47992.024278                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.183075                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.183075                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        52701                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        52541                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.201038                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      19266861                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      1200885                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            56698740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            30132300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          193465440                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    54796999920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     17054165730                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    252199571040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      324331033170                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.221552                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 655501524251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  23179780000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  15488371750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            49887180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            26511870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          182819700                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    54796999920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     16414133820                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    252738512160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      324208864650                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.045559                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 656909939250                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  23179780000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  14079956751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      3371584                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3371584                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        52681                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              52681                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      4857003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              4857003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      4857003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             4857003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     52681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000646250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             283493                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      52681                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    52681                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             3214                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3259                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             2816                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             3328                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3508                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             2986                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3132                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3436                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             3217                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             3164                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            3671                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            3626                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3271                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3592                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3395                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            3066                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.82                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   573311933                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 263405000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1561080683                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    10882.71                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               29632.71                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   37637                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                71.44                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                52681                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  44699                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   3465                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    473                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    320                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    310                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1533                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    972                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    567                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    181                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     71                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    21                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                    13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                    13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                    12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        15041                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   224.138289                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   149.986056                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   216.169629                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         6484     43.11%     43.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         3208     21.33%     64.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         1745     11.60%     76.04% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1464      9.73%     85.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1253      8.33%     94.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          432      2.87%     96.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           84      0.56%     97.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           58      0.39%     97.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          313      2.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        15041                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               3371584                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3371584                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        4.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     4.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 694169626000                       # Total gap between requests
system.mem_ctrls3.avgGap                  13176849.83                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      3371584                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 4857002.713548586704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        52681                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1561080683                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     29632.71                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   71.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      1124446                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      1124446                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      1124446                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      1124446                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        52681                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        52681                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        52681                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        52681                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   4261643820                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   4261643820                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   4261643820                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   4261643820                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      1177127                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      1177127                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      1177127                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      1177127                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.044754                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.044754                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.044754                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.044754                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 80895.271920                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 80895.271920                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 80895.271920                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 80895.271920                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        52681                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        52681                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        52681                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        52681                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   3189165831                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   3189165831                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   3189165831                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   3189165831                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.044754                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.044754                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.044754                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.044754                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 60537.306258                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 60537.306258                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 60537.306258                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 60537.306258                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       845078                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       845078                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        52681                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        52681                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   4261643820                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   4261643820                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       897759                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       897759                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.058681                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.058681                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 80895.271920                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 80895.271920                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        52681                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        52681                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   3189165831                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   3189165831                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.058681                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.058681                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 60537.306258                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 60537.306258                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       279368                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       279368                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       279368                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       279368                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     47961.013489                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  98829567761500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 47961.013489                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.182957                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.182957                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        52680                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        52536                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.200958                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      18886712                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      1177126                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            57241380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            30416925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          192794280                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    54796999920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     17058171690                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    252196373760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      324331997955                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.222942                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 655492034003                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  23179780000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  15497861998                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            50172780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            26663670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          183348060                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    54796999920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     16407325170                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    252744455040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      324208964640                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.045703                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 656924846000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  23179780000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  14065050001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      3380800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3380800                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        52825                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              52825                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      4870279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              4870279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      4870279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             4870279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     52825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000651250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             283764                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      52825                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    52825                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             3188                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             3259                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             2852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             3308                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3497                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             2990                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3153                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             3402                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             3244                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             3188                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            3663                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3635                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3306                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3603                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3127                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.75                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   570209168                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 264125000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1560677918                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10794.31                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29544.31                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   37821                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                71.60                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                52825                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  44855                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3456                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    459                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    325                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    314                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1501                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1024                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    534                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    185                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     74                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    27                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        15001                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   225.354576                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   150.432118                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   217.638604                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         6444     42.96%     42.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         3235     21.57%     64.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1699     11.33%     75.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1415      9.43%     85.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1262      8.41%     93.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          493      3.29%     96.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           94      0.63%     97.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           39      0.26%     97.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          320      2.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        15001                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               3380800                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3380800                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        4.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     4.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 694169177000                       # Total gap between requests
system.mem_ctrls0.avgGap                  13140921.48                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      3380800                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 4870279.006533741951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        52825                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1560677918                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     29544.31                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   71.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      1233489                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      1233489                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      1233489                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      1233489                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        52825                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        52825                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        52825                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        52825                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   4268695175                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   4268695175                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   4268695175                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   4268695175                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      1286314                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      1286314                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      1286314                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      1286314                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.041067                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.041067                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.041067                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.041067                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 80808.238050                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 80808.238050                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 80808.238050                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 80808.238050                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        52825                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        52825                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        52825                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        52825                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   3193287181                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   3193287181                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   3193287181                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   3193287181                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.041067                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.041067                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.041067                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.041067                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 60450.301581                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 60450.301581                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 60450.301581                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 60450.301581                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       943864                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       943864                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        52825                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        52825                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   4268695175                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   4268695175                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       996689                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       996689                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.053000                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.053000                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 80808.238050                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 80808.238050                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        52825                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        52825                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   3193287181                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   3193287181                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.053000                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.053000                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 60450.301581                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 60450.301581                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       289625                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       289625                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       289625                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       289625                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     48110.131404                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  98829568007500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 48110.131404                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.183526                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.183526                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        52825                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        52664                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.201511                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      20633849                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      1286314                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            57262800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            30432105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          194036640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    54796999920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     17046019290                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    252206513280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      324331264035                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.221884                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 655519015751                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  23179780000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  15470880250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            49865760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            26496690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          183133860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    54796999920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     16430069880                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    252725080800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      324211646910                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.049567                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 656874969752                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  23179780000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  14114926249                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      3370752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3370752                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        52668                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              52668                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      4855804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              4855804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      4855804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             4855804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     52668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000659500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             283502                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      52668                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    52668                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             3216                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             2832                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             3340                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3499                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             2980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3140                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             3421                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             3233                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             3173                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            3672                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            3633                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3259                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3601                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3365                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            3058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.75                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   567835651                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 263340000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1555360651                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    10781.42                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               29531.42                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   37677                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                71.54                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                52668                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  44625                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3521                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    482                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    320                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    314                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1441                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   1102                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    538                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    172                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     71                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        14989                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   224.864634                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   150.431679                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   216.731209                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6433     42.92%     42.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         3204     21.38%     64.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1731     11.55%     75.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1484      9.90%     85.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1231      8.21%     93.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          452      3.02%     96.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           81      0.54%     97.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           56      0.37%     97.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          317      2.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        14989                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               3370752                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3370752                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        4.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     4.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 694169452000                       # Total gap between requests
system.mem_ctrls1.avgGap                  13180098.96                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      3370752                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 4855804.159320759587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        52668                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1555360651                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     29531.42                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   71.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      1148869                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      1148869                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      1148869                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      1148869                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        52668                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        52668                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        52668                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        52668                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   4255292832                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   4255292832                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   4255292832                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   4255292832                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      1201537                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      1201537                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      1201537                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      1201537                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.043834                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.043834                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.043834                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.043834                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 80794.653907                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 80794.653907                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 80794.653907                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 80794.653907                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        52668                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        52668                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        52668                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        52668                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   3183028587                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   3183028587                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   3183028587                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   3183028587                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.043834                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.043834                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.043834                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.043834                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 60435.721634                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 60435.721634                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 60435.721634                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 60435.721634                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       864965                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       864965                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        52668                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        52668                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   4255292832                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   4255292832                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       917633                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       917633                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.057395                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.057395                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 80794.653907                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 80794.653907                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        52668                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        52668                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   3183028587                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   3183028587                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.057395                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.057395                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 60435.721634                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 60435.721634                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       283904                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       283904                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       283904                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       283904                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     47960.524316                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  98829567866500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 47960.524316                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.182955                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.182955                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        52668                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        52512                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.200912                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      19277260                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      1201537                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            56920080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            30249945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          192737160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    54796999920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     17079984450                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    252177788160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      324334679715                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.226805                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 655444063251                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  23179780000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  15545832750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            50115660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            26633310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          183312360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    54796999920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     16444382010                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    252713208960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      324214652220                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.053897                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 656843722001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  23179780000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  14146174000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 1700                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1700                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6323                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6323                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          470                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          470                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1674                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         2220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4616                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1486                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1506                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         6290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         7780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   16046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          940                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          940                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3212                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         1110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          203                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3876                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         5293                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2972                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         3700                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         6680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    19273                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy              7169500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 99523737370001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1893784                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1954297                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              265500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             2996980                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             5003500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             3707500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1132500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              394815                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1270000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1874825                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
