{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666304196552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666304196556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 18:16:36 2022 " "Processing started: Thu Oct 20 18:16:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666304196556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304196556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dxp_CAM_v -c dxp_CAM_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off dxp_CAM_v -c dxp_CAM_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304196556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666304196964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666304196964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dxp_cam_v.v 1 1 " "Found 1 design units, including 1 entities, in source file dxp_cam_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 dxp_CAM_v " "Found entity 1: dxp_CAM_v" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666304202487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dxp_cam_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dxp_cam_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dxp_CAM_v_tb " "Found entity 1: dxp_CAM_v_tb" {  } { { "dxp_CAM_v_tb.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666304202489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dxp_CAM_v " "Elaborating entity \"dxp_CAM_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666304202517 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[0\]\[0\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202522 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[0\]\[1\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202522 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[2\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[0\]\[2\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202522 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[3\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[0\]\[3\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202522 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[4\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[0\]\[4\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[5\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[0\]\[5\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[6\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[0\]\[6\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[7\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[0\]\[7\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[1\]\[0\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[1\]\[1\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[2\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[1\]\[2\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[3\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[1\]\[3\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[4\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[1\]\[4\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[5\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[1\]\[5\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[6\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[1\]\[6\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[7\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[1\]\[7\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[2\]\[0\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[2\]\[1\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[2\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[2\]\[2\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[3\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[2\]\[3\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[4\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[2\]\[4\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[5\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[2\]\[5\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[6\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[2\]\[6\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[7\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[2\]\[7\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[3\]\[0\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[3\]\[1\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[2\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[3\]\[2\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[3\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[3\]\[3\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[4\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[3\]\[4\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[5\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[3\]\[5\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202523 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[6\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[3\]\[6\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[7\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[3\]\[7\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[4\]\[0\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[4\]\[1\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[2\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[4\]\[2\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[3\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[4\]\[3\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[4\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[4\]\[4\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[5\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[4\]\[5\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[6\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[4\]\[6\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[7\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[4\]\[7\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[5\]\[0\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[5\]\[1\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[2\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[5\]\[2\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[3\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[5\]\[3\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[4\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[5\]\[4\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[5\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[5\]\[5\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[6\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[5\]\[6\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[7\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[5\]\[7\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[6\]\[0\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[6\]\[1\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[2\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[6\]\[2\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[3\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[6\]\[3\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[4\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[6\]\[4\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[5\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[6\]\[5\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[6\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[6\]\[6\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[7\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[6\]\[7\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202524 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[7\]\[0\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202525 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[7\]\[1\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202525 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[2\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[7\]\[2\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202525 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[3\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[7\]\[3\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202525 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[4\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[7\]\[4\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202525 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[5\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[7\]\[5\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202525 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[6\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[7\]\[6\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202525 "|dxp_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[7\] dxp_CAM_v.v(26) " "Inferred latch for \"cam_mem\[7\]\[7\]\" at dxp_CAM_v.v(26)" {  } { { "dxp_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304202525 "|dxp_CAM_v"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666304202839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666304203181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666304203181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666304203254 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666304203254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666304203254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666304203254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666304203266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 18:16:43 2022 " "Processing ended: Thu Oct 20 18:16:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666304203266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666304203266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666304203266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666304203266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666304704397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666304704401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 18:25:04 2022 " "Processing started: Thu Oct 20 18:25:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666304704401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1666304704401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp dxp_CAM_v -c dxp_CAM_v --netlist_type=sgate " "Command: quartus_npp dxp_CAM_v -c dxp_CAM_v --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1666304704402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1666304704531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666304704539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 18:25:04 2022 " "Processing ended: Thu Oct 20 18:25:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666304704539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666304704539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666304704539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1666304704539 ""}
