#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b9aca5b570 .scope module, "RAM_TEST" "RAM_TEST" 2 1;
 .timescale 0 0;
v000001b9aca5cc00_0 .var "address", 9 0;
v000001b9acae3ed0_0 .var "cs", 0 0;
v000001b9acae3f70_0 .var "data_in", 7 0;
v000001b9acb2f3d0_0 .net "data_out", 7 0, L_000001b9aca5b700;  1 drivers
v000001b9acb2fdd0_0 .var/i "k", 31 0;
v000001b9acb2f0b0_0 .var/i "myseed", 31 0;
v000001b9acb2f510_0 .var "write", 0 0;
S_000001b9aca5b9e0 .scope module, "RAM" "ram_3" 2 9, 3 1 0, S_000001b9aca5b570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 10 "addr";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 1 "cs";
P_000001b9aca56d30 .param/l "adds" 0 3 28, +C4<00000000000000000000000000001010>;
P_000001b9aca56d68 .param/l "memsize" 0 3 28, +C4<00000000000000000000010000000000>;
P_000001b9aca56da0 .param/l "wsize" 0 3 28, +C4<00000000000000000000000000001000>;
L_000001b9aca5b700 .functor BUFZ 8, L_000001b9acb2f290, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b9aca5bb70_0 .net *"_ivl_0", 7 0, L_000001b9acb2f290;  1 drivers
v000001b9aca5bc10_0 .net *"_ivl_2", 11 0, L_000001b9acb2f650;  1 drivers
L_000001b9acb30078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9aca5bcb0_0 .net *"_ivl_5", 1 0, L_000001b9acb30078;  1 drivers
v000001b9aca5c840_0 .net "addr", 9 0, v000001b9aca5cc00_0;  1 drivers
v000001b9aca5c8e0_0 .net "cs", 0 0, v000001b9acae3ed0_0;  1 drivers
v000001b9aca5c980_0 .net "data_in", 7 0, v000001b9acae3f70_0;  1 drivers
v000001b9aca5ca20_0 .net "data_out", 7 0, L_000001b9aca5b700;  alias, 1 drivers
v000001b9aca5cac0 .array "mem", 0 1023, 7 0;
v000001b9aca5cb60_0 .net "wr", 0 0, v000001b9acb2f510_0;  1 drivers
E_000001b9acad62a0 .event anyedge, v000001b9aca5cb60_0, v000001b9aca5c8e0_0;
L_000001b9acb2f290 .array/port v000001b9aca5cac0, L_000001b9acb2f650;
L_000001b9acb2f650 .concat [ 10 2 0 0], v000001b9aca5cc00_0, L_000001b9acb30078;
    .scope S_000001b9aca5b9e0;
T_0 ;
    %wait E_000001b9acad62a0;
    %load/vec4 v000001b9aca5cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001b9aca5c980_0;
    %load/vec4 v000001b9aca5c840_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000001b9aca5cac0, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b9aca5b570;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9acb2fdd0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b9acb2fdd0_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v000001b9acb2fdd0_0;
    %load/vec4 v000001b9acb2fdd0_0;
    %add;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001b9acae3f70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9acb2f510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9acae3ed0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9acb2f510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9acae3ed0_0, 0, 1;
    %vpi_call 2 18 "$display", "Datain: %4d, k: %4d", v000001b9acae3f70_0, v000001b9acb2fdd0_0 {0 0 0};
    %load/vec4 v000001b9acb2fdd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b9acb2fdd0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 20, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %vpi_func 2 23 "$random" 32, v000001b9acb2f0b0_0 {0 0 0};
    %pushi/vec4 1024, 0, 32;
    %mod/s;
    %pad/s 10;
    %store/vec4 v000001b9aca5cc00_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9acb2f510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9acae3ed0_0, 0, 1;
    %vpi_call 2 25 "$display", "Address: %5d, Dataout: %4d", v000001b9aca5cc00_0, v000001b9acb2f3d0_0 {0 0 0};
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .thread T_1;
    .scope S_000001b9aca5b570;
T_2 ;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v000001b9acb2f0b0_0, 0, 32;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "ram_example.v";
