Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: TOP_LEVEL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_LEVEL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_LEVEL"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : TOP_LEVEL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Shared.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package <FUNCTIONS>.
Parsing package body <FUNCTIONS>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\config_mandelbrot.vhd" into library work
Parsing package <CONFIG_MANDELBROT>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Calc.vhd" into library work
Parsing entity <Calc>.
Parsing architecture <Behavioral> of entity <calc>.
Parsing VHDL file "D:\Vincent\Mandelbrot\vhdlpur_vincent\test\ADDR_calculator.vhd" into library work
Parsing entity <ADDR_calculator>.
Parsing architecture <Behavioral> of entity <addr_calculator>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd" into library work
Parsing entity <Zoom>.
Parsing architecture <Behavioral> of entity <zoom>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Iterator.vhd" into library work
Parsing entity <Iterator>.
Parsing architecture <Behavioral> of entity <iterator>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\increment.vhd" into library work
Parsing entity <increment>.
Parsing architecture <Behavioral> of entity <increment>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\FSM.vhd" into library work
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\cpt_iter.vhd" into library work
Parsing entity <cpt_iter>.
Parsing architecture <Behavioral> of entity <cpt_iter>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\ClockManager.vhd" into library work
Parsing entity <ClockManager>.
Parsing architecture <Behavioral> of entity <clockmanager>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd" into library work
Parsing entity <TOP_LEVEL>.
Parsing architecture <Behavioral> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP_LEVEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ADDR_calculator> (architecture <Behavioral>) from library <work>.

Elaborating entity <increment> (architecture <Behavioral>) from library <work>.

Elaborating entity <FSM> (architecture <Behavioral>) from library <work>.

Elaborating entity <Iterator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Calc> (architecture <Behavioral>) from library <work>.

Elaborating entity <cpt_iter> (architecture <Behavioral>) from library <work>.

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ClockManager> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP_LEVEL>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd".
        ystart = "00000000000000000000000000000000"
    Summary:
	no macro.
Unit <TOP_LEVEL> synthesized.

Synthesizing Unit <ADDR_calculator>.
    Related source file is "D:\Vincent\Mandelbrot\vhdlpur_vincent\test\ADDR_calculator.vhd".
    Found 16-bit register for signal <ADDR>.
    Found 16-bit adder for signal <ADDR[15]_GND_6_o_add_1_OUT> created at line 1241.
    Found 16-bit comparator greater for signal <ADDR[15]_PWR_6_o_LessThan_1_o> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ADDR_calculator> synthesized.

Synthesizing Unit <increment>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\increment.vhd".
    Found 9-bit register for signal <ycount>.
    Found 10-bit register for signal <xcount>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <xs<31>>.
    Found 1-bit register for signal <xs<30>>.
    Found 1-bit register for signal <xs<29>>.
    Found 1-bit register for signal <xs<28>>.
    Found 1-bit register for signal <xs<27>>.
    Found 1-bit register for signal <xs<26>>.
    Found 1-bit register for signal <xs<25>>.
    Found 1-bit register for signal <xs<24>>.
    Found 1-bit register for signal <xs<23>>.
    Found 1-bit register for signal <xs<22>>.
    Found 1-bit register for signal <xs<21>>.
    Found 1-bit register for signal <xs<20>>.
    Found 1-bit register for signal <xs<19>>.
    Found 1-bit register for signal <xs<18>>.
    Found 1-bit register for signal <xs<17>>.
    Found 1-bit register for signal <xs<16>>.
    Found 1-bit register for signal <xs<15>>.
    Found 1-bit register for signal <xs<14>>.
    Found 1-bit register for signal <xs<13>>.
    Found 1-bit register for signal <xs<12>>.
    Found 1-bit register for signal <xs<11>>.
    Found 1-bit register for signal <xs<10>>.
    Found 1-bit register for signal <xs<9>>.
    Found 1-bit register for signal <xs<8>>.
    Found 1-bit register for signal <xs<7>>.
    Found 1-bit register for signal <xs<6>>.
    Found 1-bit register for signal <xs<5>>.
    Found 1-bit register for signal <xs<4>>.
    Found 1-bit register for signal <xs<3>>.
    Found 1-bit register for signal <xs<2>>.
    Found 1-bit register for signal <xs<1>>.
    Found 1-bit register for signal <xs<0>>.
    Found 1-bit register for signal <ys<31>>.
    Found 1-bit register for signal <ys<30>>.
    Found 1-bit register for signal <ys<29>>.
    Found 1-bit register for signal <ys<28>>.
    Found 1-bit register for signal <ys<27>>.
    Found 1-bit register for signal <ys<26>>.
    Found 1-bit register for signal <ys<25>>.
    Found 1-bit register for signal <ys<24>>.
    Found 1-bit register for signal <ys<23>>.
    Found 1-bit register for signal <ys<22>>.
    Found 1-bit register for signal <ys<21>>.
    Found 1-bit register for signal <ys<20>>.
    Found 1-bit register for signal <ys<19>>.
    Found 1-bit register for signal <ys<18>>.
    Found 1-bit register for signal <ys<17>>.
    Found 1-bit register for signal <ys<16>>.
    Found 1-bit register for signal <ys<15>>.
    Found 1-bit register for signal <ys<14>>.
    Found 1-bit register for signal <ys<13>>.
    Found 1-bit register for signal <ys<12>>.
    Found 1-bit register for signal <ys<11>>.
    Found 1-bit register for signal <ys<10>>.
    Found 1-bit register for signal <ys<9>>.
    Found 1-bit register for signal <ys<8>>.
    Found 1-bit register for signal <ys<7>>.
    Found 1-bit register for signal <ys<6>>.
    Found 1-bit register for signal <ys<5>>.
    Found 1-bit register for signal <ys<4>>.
    Found 1-bit register for signal <ys<3>>.
    Found 1-bit register for signal <ys<2>>.
    Found 1-bit register for signal <ys<1>>.
    Found 1-bit register for signal <ys<0>>.
    Found 9-bit adder for signal <ycount[8]_GND_9_o_add_2_OUT> created at line 53.
    Found 32-bit adder for signal <ys[31]_step[31]_add_3_OUT> created at line 54.
    Found 32-bit adder for signal <xs[31]_step[31]_add_6_OUT> created at line 60.
    Found 10-bit adder for signal <xcount[9]_GND_9_o_add_7_OUT> created at line 61.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <increment> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\FSM.vhd".
    Found 2-bit register for signal <etat_present>.
    Found finite state machine <FSM_0> for signal <etat_present>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <Iterator>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Iterator.vhd".
    Found 1-bit register for signal <donestate>.
    Found 32-bit register for signal <xi>.
    Found 32-bit register for signal <yi>.
    Found 8-bit register for signal <cptiters>.
    Found 32-bit adder for signal <xi[31]_yi[31]_add_3_OUT> created at line 57.
    Found 8-bit adder for signal <cptiters[7]_GND_11_o_add_5_OUT> created at line 1241.
    Found 32x32-bit multiplier for signal <n0031> created at line 42.
    Found 32x32-bit multiplier for signal <n0032> created at line 42.
    Found 8-bit comparator greater for signal <cptiters[7]_itermax[7]_LessThan_1_o> created at line 57
    Found 32-bit comparator greater for signal <GND_11_o_xi[31]_LessThan_5_o> created at line 57
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <Iterator> synthesized.

Synthesizing Unit <Calc>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Calc.vhd".
    Found 32-bit adder for signal <yi1> created at line 24.
    Found 32-bit adder for signal <xi1> created at line 25.
    Found 32-bit subtractor for signal <n0022> created at line 0.
    Found 32x32-bit multiplier for signal <n0012> created at line 42.
    Found 32x32-bit multiplier for signal <n0013> created at line 42.
    Found 32x32-bit multiplier for signal <n0014> created at line 42.
    Summary:
	inferred   3 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
Unit <Calc> synthesized.

Synthesizing Unit <cpt_iter>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\cpt_iter.vhd".
    Found 8-bit register for signal <iterS>.
    Found 8-bit adder for signal <iterS[7]_GND_15_o_add_1_OUT> created at line 1241.
    Found 8-bit comparator greater for signal <iterS[7]_PWR_15_o_LessThan_1_o> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cpt_iter> synthesized.

Synthesizing Unit <Zoom>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "00000000000000000000000000000000"
    Found 32-bit register for signal <s_ystart>.
    Found 32-bit register for signal <s_step>.
    Found 32-bit register for signal <s_xstart>.
    Found 32-bit adder for signal <s_xstart[31]_GND_17_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_17_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom> synthesized.

Synthesizing Unit <ClockManager>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\ClockManager.vhd".
    Found 32-bit register for signal <cpt>.
    Found 1-bit register for signal <ce_param>.
    Found 32-bit adder for signal <cpt[31]_GND_21_o_add_1_OUT> created at line 25.
    Found 32-bit comparator greater for signal <GND_21_o_cpt[31]_LessThan_1_o> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ClockManager> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 7
 31x30-bit multiplier                                  : 1
 31x31-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 5
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 32-bit adder                                          : 6
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 78
 1-bit register                                        : 67
 10-bit register                                       : 1
 16-bit register                                       : 1
 32-bit register                                       : 6
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 11
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ClockManager>.
The following registers are absorbed into counter <cpt>: 1 register on signal <cpt>.
Unit <ClockManager> synthesized (advanced).

Synthesizing (advanced) Unit <Iterator>.
The following registers are absorbed into counter <cptiters>: 1 register on signal <cptiters>.
Unit <Iterator> synthesized (advanced).

Synthesizing (advanced) Unit <Zoom>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom> synthesized (advanced).

Synthesizing (advanced) Unit <cpt_iter>.
The following registers are absorbed into counter <iterS>: 1 register on signal <iterS>.
Unit <cpt_iter> synthesized (advanced).

Synthesizing (advanced) Unit <increment>.
The following registers are absorbed into counter <ycount>: 1 register on signal <ycount>.
The following registers are absorbed into counter <xcount>: 1 register on signal <xcount>.
Unit <increment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 7
 31x30-bit multiplier                                  : 1
 31x31-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 5
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 2
 32-bit updown accumulator                             : 2
# Registers                                            : 179
 Flip-Flops                                            : 179
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 10
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 init   | 00
 inc    | 01
 finish | 10
 calcul | 11
--------------------
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    ys_0 in unit <increment>
    xs_0 in unit <increment>
    ys_1 in unit <increment>
    ys_2 in unit <increment>
    ys_3 in unit <increment>
    ys_4 in unit <increment>
    ys_5 in unit <increment>
    ys_6 in unit <increment>
    ys_7 in unit <increment>
    ys_9 in unit <increment>
    ys_10 in unit <increment>
    ys_8 in unit <increment>
    ys_11 in unit <increment>
    ys_12 in unit <increment>
    ys_13 in unit <increment>
    ys_14 in unit <increment>
    ys_15 in unit <increment>
    ys_16 in unit <increment>
    ys_18 in unit <increment>
    ys_19 in unit <increment>
    ys_17 in unit <increment>
    ys_20 in unit <increment>
    ys_21 in unit <increment>
    ys_23 in unit <increment>
    ys_24 in unit <increment>
    ys_22 in unit <increment>
    ys_25 in unit <increment>
    ys_26 in unit <increment>
    ys_28 in unit <increment>
    ys_29 in unit <increment>
    ys_27 in unit <increment>
    ys_30 in unit <increment>
    ys_31 in unit <increment>
    xs_1 in unit <increment>
    xs_2 in unit <increment>
    xs_3 in unit <increment>
    xs_5 in unit <increment>
    xs_6 in unit <increment>
    xs_4 in unit <increment>
    xs_7 in unit <increment>
    xs_8 in unit <increment>
    xs_10 in unit <increment>
    xs_11 in unit <increment>
    xs_9 in unit <increment>
    xs_12 in unit <increment>
    xs_13 in unit <increment>
    xs_15 in unit <increment>
    xs_16 in unit <increment>
    xs_14 in unit <increment>
    xs_17 in unit <increment>
    xs_18 in unit <increment>
    xs_19 in unit <increment>
    xs_20 in unit <increment>
    xs_21 in unit <increment>
    xs_22 in unit <increment>
    xs_24 in unit <increment>
    xs_25 in unit <increment>
    xs_23 in unit <increment>
    xs_26 in unit <increment>
    xs_27 in unit <increment>
    xs_29 in unit <increment>
    xs_30 in unit <increment>
    xs_28 in unit <increment>
    xs_31 in unit <increment>


Optimizing unit <TOP_LEVEL> ...

Optimizing unit <ADDR_calculator> ...

Optimizing unit <increment> ...

Optimizing unit <Iterator> ...

Optimizing unit <Zoom> ...
WARNING:Xst:1710 - FF/Latch <inst_zoom/s_xstart_0> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_ystart_0> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_ystart_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_ystart_2> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_ystart_3> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_ystart_4> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_ystart_5> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_ystart_6> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_xstart_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_xstart_2> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_xstart_5> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_xstart_3> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_xstart_4> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_zoom/s_xstart_6> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_clock_manager/cpt_31> has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_clock_manager/cpt_30> has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_clock_manager/cpt_29> has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_clock_manager/cpt_28> has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_clock_manager/cpt_27> has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_clock_manager/cpt_26> has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_LEVEL, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 331
 Flip-Flops                                            : 331

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP_LEVEL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1222
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 44
#      LUT2                        : 164
#      LUT3                        : 164
#      LUT4                        : 109
#      LUT5                        : 54
#      LUT6                        : 134
#      MUXCY                       : 292
#      VCC                         : 1
#      XORCY                       : 256
# FlipFlops/Latches                : 381
#      FDC                         : 164
#      FDCE                        : 104
#      FDE                         : 1
#      FDP                         : 51
#      FDPE                        : 11
#      LDC                         : 50
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 7
#      OBUF                        : 25
# DSPs                             : 24
#      DSP48E1                     : 24

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             381  out of  126800     0%  
 Number of Slice LUTs:                  672  out of  63400     1%  
    Number used as Logic:               672  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    795
   Number with an unused Flip Flop:     414  out of    795    52%  
   Number with an unused LUT:           123  out of    795    15%  
   Number of fully used LUT-FF pairs:   258  out of    795    32%  
   Number of unique control sets:       159

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    210    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     24  out of    240    10%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)          | Load  |
-------------------------------------------------------------------------------------+--------------------------------+-------+
clock                                                                                | BUFGP                          | 331   |
Instincrment/reset_y_start[7]_AND_115_o(Instincrment/reset_y_start[7]_AND_115_o1:O)  | NONE(*)(Instincrment/ys_7_LDC) | 1     |
Instincrment/reset_y_start[9]_AND_111_o(Instincrment/reset_y_start[9]_AND_111_o1:O)  | NONE(*)(Instincrment/ys_9_LDC) | 1     |
Instincrment/reset_y_start[10]_AND_109_o(Instincrment/reset_y_start[10]_AND_109_o1:O)| NONE(*)(Instincrment/ys_10_LDC)| 1     |
Instincrment/reset_y_start[8]_AND_113_o(Instincrment/reset_y_start[8]_AND_113_o1:O)  | NONE(*)(Instincrment/ys_8_LDC) | 1     |
Instincrment/reset_y_start[11]_AND_107_o(Instincrment/reset_y_start[11]_AND_107_o1:O)| NONE(*)(Instincrment/ys_11_LDC)| 1     |
Instincrment/reset_y_start[12]_AND_105_o(Instincrment/reset_y_start[12]_AND_105_o1:O)| NONE(*)(Instincrment/ys_12_LDC)| 1     |
Instincrment/reset_y_start[13]_AND_103_o(Instincrment/reset_y_start[13]_AND_103_o1:O)| NONE(*)(Instincrment/ys_13_LDC)| 1     |
Instincrment/reset_y_start[14]_AND_101_o(Instincrment/reset_y_start[14]_AND_101_o1:O)| NONE(*)(Instincrment/ys_14_LDC)| 1     |
Instincrment/reset_y_start[15]_AND_99_o(Instincrment/reset_y_start[15]_AND_99_o1:O)  | NONE(*)(Instincrment/ys_15_LDC)| 1     |
Instincrment/reset_y_start[16]_AND_97_o(Instincrment/reset_y_start[16]_AND_97_o1:O)  | NONE(*)(Instincrment/ys_16_LDC)| 1     |
Instincrment/reset_y_start[18]_AND_93_o(Instincrment/reset_y_start[18]_AND_93_o1:O)  | NONE(*)(Instincrment/ys_18_LDC)| 1     |
Instincrment/reset_y_start[19]_AND_91_o(Instincrment/reset_y_start[19]_AND_91_o1:O)  | NONE(*)(Instincrment/ys_19_LDC)| 1     |
Instincrment/reset_y_start[17]_AND_95_o(Instincrment/reset_y_start[17]_AND_95_o1:O)  | NONE(*)(Instincrment/ys_17_LDC)| 1     |
Instincrment/reset_y_start[20]_AND_89_o(Instincrment/reset_y_start[20]_AND_89_o1:O)  | NONE(*)(Instincrment/ys_20_LDC)| 1     |
Instincrment/reset_y_start[21]_AND_87_o(Instincrment/reset_y_start[21]_AND_87_o1:O)  | NONE(*)(Instincrment/ys_21_LDC)| 1     |
Instincrment/reset_y_start[23]_AND_83_o(Instincrment/reset_y_start[23]_AND_83_o1:O)  | NONE(*)(Instincrment/ys_23_LDC)| 1     |
Instincrment/reset_y_start[24]_AND_81_o(Instincrment/reset_y_start[24]_AND_81_o1:O)  | NONE(*)(Instincrment/ys_24_LDC)| 1     |
Instincrment/reset_y_start[22]_AND_85_o(Instincrment/reset_y_start[22]_AND_85_o1:O)  | NONE(*)(Instincrment/ys_22_LDC)| 1     |
Instincrment/reset_y_start[25]_AND_79_o(Instincrment/reset_y_start[25]_AND_79_o1:O)  | NONE(*)(Instincrment/ys_25_LDC)| 1     |
Instincrment/reset_y_start[26]_AND_77_o(Instincrment/reset_y_start[26]_AND_77_o1:O)  | NONE(*)(Instincrment/ys_26_LDC)| 1     |
Instincrment/reset_y_start[28]_AND_73_o(Instincrment/reset_y_start[28]_AND_73_o1:O)  | NONE(*)(Instincrment/ys_28_LDC)| 1     |
Instincrment/reset_y_start[29]_AND_71_o(Instincrment/reset_y_start[29]_AND_71_o1:O)  | NONE(*)(Instincrment/ys_29_LDC)| 1     |
Instincrment/reset_y_start[27]_AND_75_o(Instincrment/reset_y_start[27]_AND_75_o1:O)  | NONE(*)(Instincrment/ys_27_LDC)| 1     |
Instincrment/reset_y_start[30]_AND_69_o(Instincrment/reset_y_start[30]_AND_69_o1:O)  | NONE(*)(Instincrment/ys_30_LDC)| 1     |
Instincrment/reset_y_start[31]_AND_67_o(Instincrment/reset_y_start[31]_AND_67_o1:O)  | NONE(*)(Instincrment/ys_31_LDC)| 1     |
Instincrment/reset_x_start[7]_AND_51_o(Instincrment/reset_x_start[7]_AND_51_o1:O)    | NONE(*)(Instincrment/xs_7_LDC) | 1     |
Instincrment/reset_x_start[8]_AND_49_o(Instincrment/reset_x_start[8]_AND_49_o1:O)    | NONE(*)(Instincrment/xs_8_LDC) | 1     |
Instincrment/reset_x_start[10]_AND_45_o(Instincrment/reset_x_start[10]_AND_45_o1:O)  | NONE(*)(Instincrment/xs_10_LDC)| 1     |
Instincrment/reset_x_start[11]_AND_43_o(Instincrment/reset_x_start[11]_AND_43_o1:O)  | NONE(*)(Instincrment/xs_11_LDC)| 1     |
Instincrment/reset_x_start[9]_AND_47_o(Instincrment/reset_x_start[9]_AND_47_o1:O)    | NONE(*)(Instincrment/xs_9_LDC) | 1     |
Instincrment/reset_x_start[12]_AND_41_o(Instincrment/reset_x_start[12]_AND_41_o1:O)  | NONE(*)(Instincrment/xs_12_LDC)| 1     |
Instincrment/reset_x_start[13]_AND_39_o(Instincrment/reset_x_start[13]_AND_39_o1:O)  | NONE(*)(Instincrment/xs_13_LDC)| 1     |
Instincrment/reset_x_start[15]_AND_35_o(Instincrment/reset_x_start[15]_AND_35_o1:O)  | NONE(*)(Instincrment/xs_15_LDC)| 1     |
Instincrment/reset_x_start[16]_AND_33_o(Instincrment/reset_x_start[16]_AND_33_o1:O)  | NONE(*)(Instincrment/xs_16_LDC)| 1     |
Instincrment/reset_x_start[14]_AND_37_o(Instincrment/reset_x_start[14]_AND_37_o1:O)  | NONE(*)(Instincrment/xs_14_LDC)| 1     |
Instincrment/reset_x_start[17]_AND_31_o(Instincrment/reset_x_start[17]_AND_31_o1:O)  | NONE(*)(Instincrment/xs_17_LDC)| 1     |
Instincrment/reset_x_start[18]_AND_29_o(Instincrment/reset_x_start[18]_AND_29_o1:O)  | NONE(*)(Instincrment/xs_18_LDC)| 1     |
Instincrment/reset_x_start[19]_AND_27_o(Instincrment/reset_x_start[19]_AND_27_o1:O)  | NONE(*)(Instincrment/xs_19_LDC)| 1     |
Instincrment/reset_x_start[20]_AND_25_o(Instincrment/reset_x_start[20]_AND_25_o1:O)  | NONE(*)(Instincrment/xs_20_LDC)| 1     |
Instincrment/reset_x_start[21]_AND_23_o(Instincrment/reset_x_start[21]_AND_23_o1:O)  | NONE(*)(Instincrment/xs_21_LDC)| 1     |
Instincrment/reset_x_start[22]_AND_21_o(Instincrment/reset_x_start[22]_AND_21_o1:O)  | NONE(*)(Instincrment/xs_22_LDC)| 1     |
Instincrment/reset_x_start[24]_AND_17_o(Instincrment/reset_x_start[24]_AND_17_o1:O)  | NONE(*)(Instincrment/xs_24_LDC)| 1     |
Instincrment/reset_x_start[25]_AND_15_o(Instincrment/reset_x_start[25]_AND_15_o1:O)  | NONE(*)(Instincrment/xs_25_LDC)| 1     |
Instincrment/reset_x_start[23]_AND_19_o(Instincrment/reset_x_start[23]_AND_19_o1:O)  | NONE(*)(Instincrment/xs_23_LDC)| 1     |
Instincrment/reset_x_start[26]_AND_13_o(Instincrment/reset_x_start[26]_AND_13_o1:O)  | NONE(*)(Instincrment/xs_26_LDC)| 1     |
Instincrment/reset_x_start[27]_AND_11_o(Instincrment/reset_x_start[27]_AND_11_o1:O)  | NONE(*)(Instincrment/xs_27_LDC)| 1     |
Instincrment/reset_x_start[29]_AND_7_o(Instincrment/reset_x_start[29]_AND_7_o1:O)    | NONE(*)(Instincrment/xs_29_LDC)| 1     |
Instincrment/reset_x_start[30]_AND_5_o(Instincrment/reset_x_start[30]_AND_5_o1:O)    | NONE(*)(Instincrment/xs_30_LDC)| 1     |
Instincrment/reset_x_start[28]_AND_9_o(Instincrment/reset_x_start[28]_AND_9_o1:O)    | NONE(*)(Instincrment/xs_28_LDC)| 1     |
Instincrment/reset_x_start[31]_AND_3_o(Instincrment/reset_x_start[31]_AND_3_o1:O)    | NONE(*)(Instincrment/xs_31_LDC)| 1     |
-------------------------------------------------------------------------------------+--------------------------------+-------+
(*) These 50 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 13.639ns (Maximum Frequency: 73.320MHz)
   Minimum input arrival time before clock: 2.853ns
   Maximum output required time after clock: 1.862ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 13.639ns (frequency: 73.320MHz)
  Total number of paths / destination ports: 52582468697 / 545
-------------------------------------------------------------------------
Delay:               13.639ns (Levels of Logic = 32)
  Source:            instIterator/yi_16 (FF)
  Destination:       instIterator/xi_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: instIterator/yi_16 to instIterator/xi_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.478   0.445  instIterator/yi_16 (instIterator/yi_16)
     DSP48E1:A16->PCOUT47    1   4.036   0.000  instIterator/fCalc/Mmult_n0014 (instIterator/fCalc/Mmult_n0014_PCOUT_to_fCalc/Mmult_n00141_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  instIterator/fCalc/Mmult_n00141 (instIterator/fCalc/Mmult_n00141_PCOUT_to_fCalc/Mmult_n00142_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  instIterator/fCalc/Mmult_n00142 (instIterator/fCalc/Mmult_n00142_PCOUT_to_fCalc/Mmult_n00143_PCIN_47)
     DSP48E1:PCIN47->P0    2   1.518   0.722  instIterator/fCalc/Mmult_n00143 (instIterator/fCalc/n0014<34>)
     LUT3:I0->O            1   0.124   0.421  instIterator/fCalc/Madd_xi16 (instIterator/fCalc/Madd_xi16)
     LUT4:I3->O            1   0.124   0.000  instIterator/fCalc/Madd_xi1_lut<0>7 (instIterator/fCalc/Madd_xi1_lut<0>7)
     MUXCY:S->O            1   0.472   0.000  instIterator/fCalc/Madd_xi1_cy<0>_6 (instIterator/fCalc/Madd_xi1_cy<0>7)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_7 (instIterator/fCalc/Madd_xi1_cy<0>8)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_8 (instIterator/fCalc/Madd_xi1_cy<0>9)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_9 (instIterator/fCalc/Madd_xi1_cy<0>10)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_10 (instIterator/fCalc/Madd_xi1_cy<0>11)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_11 (instIterator/fCalc/Madd_xi1_cy<0>12)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_12 (instIterator/fCalc/Madd_xi1_cy<0>13)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_13 (instIterator/fCalc/Madd_xi1_cy<0>14)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_14 (instIterator/fCalc/Madd_xi1_cy<0>15)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_15 (instIterator/fCalc/Madd_xi1_cy<0>16)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_16 (instIterator/fCalc/Madd_xi1_cy<0>17)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_17 (instIterator/fCalc/Madd_xi1_cy<0>18)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_18 (instIterator/fCalc/Madd_xi1_cy<0>19)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_19 (instIterator/fCalc/Madd_xi1_cy<0>20)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_20 (instIterator/fCalc/Madd_xi1_cy<0>21)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_21 (instIterator/fCalc/Madd_xi1_cy<0>22)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_22 (instIterator/fCalc/Madd_xi1_cy<0>23)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_23 (instIterator/fCalc/Madd_xi1_cy<0>24)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_24 (instIterator/fCalc/Madd_xi1_cy<0>25)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_25 (instIterator/fCalc/Madd_xi1_cy<0>26)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_26 (instIterator/fCalc/Madd_xi1_cy<0>27)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_27 (instIterator/fCalc/Madd_xi1_cy<0>28)
     MUXCY:CI->O           1   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_28 (instIterator/fCalc/Madd_xi1_cy<0>29)
     MUXCY:CI->O           0   0.029   0.000  instIterator/fCalc/Madd_xi1_cy<0>_29 (instIterator/fCalc/Madd_xi1_cy<0>30)
     XORCY:CI->O           1   0.510   0.536  instIterator/fCalc/Madd_xi1_xor<0>_30 (instIterator/xi1<31>)
     LUT6:I4->O            1   0.124   0.000  instIterator/xi_31_rstpot (instIterator/xi_31_rstpot)
     FDC:D                     0.030          instIterator/xi_31
    ----------------------------------------
    Total                     13.639ns (11.515ns logic, 2.124ns route)
                                       (84.4% logic, 15.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2410 / 460
-------------------------------------------------------------------------
Offset:              2.853ns (Levels of Logic = 26)
  Source:            bctr (PAD)
  Destination:       inst_zoom/s_ystart_31 (FF)
  Destination Clock: clock rising

  Data Path: bctr to inst_zoom/s_ystart_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   1.072  bctr_IBUF (bctr_IBUF)
     LUT5:I0->O            1   0.124   0.000  inst_zoom/Maccum_s_ystart_lut<8> (inst_zoom/Maccum_s_ystart_lut<8>)
     MUXCY:S->O            1   0.472   0.000  inst_zoom/Maccum_s_ystart_cy<8> (inst_zoom/Maccum_s_ystart_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<9> (inst_zoom/Maccum_s_ystart_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<10> (inst_zoom/Maccum_s_ystart_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<11> (inst_zoom/Maccum_s_ystart_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<12> (inst_zoom/Maccum_s_ystart_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<13> (inst_zoom/Maccum_s_ystart_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<14> (inst_zoom/Maccum_s_ystart_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<15> (inst_zoom/Maccum_s_ystart_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<16> (inst_zoom/Maccum_s_ystart_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<17> (inst_zoom/Maccum_s_ystart_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<18> (inst_zoom/Maccum_s_ystart_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<19> (inst_zoom/Maccum_s_ystart_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<20> (inst_zoom/Maccum_s_ystart_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<21> (inst_zoom/Maccum_s_ystart_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<22> (inst_zoom/Maccum_s_ystart_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<23> (inst_zoom/Maccum_s_ystart_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<24> (inst_zoom/Maccum_s_ystart_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<25> (inst_zoom/Maccum_s_ystart_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<26> (inst_zoom/Maccum_s_ystart_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<27> (inst_zoom/Maccum_s_ystart_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<28> (inst_zoom/Maccum_s_ystart_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<29> (inst_zoom/Maccum_s_ystart_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  inst_zoom/Maccum_s_ystart_cy<30> (inst_zoom/Maccum_s_ystart_cy<30>)
     XORCY:CI->O           1   0.510   0.000  inst_zoom/Maccum_s_ystart_xor<31> (inst_zoom/Result<31>)
     FDCE:D                    0.030          inst_zoom/s_ystart_31
    ----------------------------------------
    Total                      2.853ns (1.780ns logic, 1.072ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[7]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_7_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[7]_AND_115_o falling

  Data Path: reset to Instincrment/ys_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[7]_AND_116_o1 (Instincrment/reset_y_start[7]_AND_116_o)
     LDC:CLR                   0.494          Instincrment/ys_7_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[9]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_9_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[9]_AND_111_o falling

  Data Path: reset to Instincrment/ys_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[9]_AND_112_o1 (Instincrment/reset_y_start[9]_AND_112_o)
     LDC:CLR                   0.494          Instincrment/ys_9_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[10]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_10_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[10]_AND_109_o falling

  Data Path: reset to Instincrment/ys_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[10]_AND_110_o1 (Instincrment/reset_y_start[10]_AND_110_o)
     LDC:CLR                   0.494          Instincrment/ys_10_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[8]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_8_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[8]_AND_113_o falling

  Data Path: reset to Instincrment/ys_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[8]_AND_114_o1 (Instincrment/reset_y_start[8]_AND_114_o)
     LDC:CLR                   0.494          Instincrment/ys_8_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[11]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_11_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[11]_AND_107_o falling

  Data Path: reset to Instincrment/ys_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[11]_AND_108_o1 (Instincrment/reset_y_start[11]_AND_108_o)
     LDC:CLR                   0.494          Instincrment/ys_11_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[12]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_12_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[12]_AND_105_o falling

  Data Path: reset to Instincrment/ys_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[12]_AND_106_o1 (Instincrment/reset_y_start[12]_AND_106_o)
     LDC:CLR                   0.494          Instincrment/ys_12_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[13]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_13_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[13]_AND_103_o falling

  Data Path: reset to Instincrment/ys_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[13]_AND_104_o1 (Instincrment/reset_y_start[13]_AND_104_o)
     LDC:CLR                   0.494          Instincrment/ys_13_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[14]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_14_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[14]_AND_101_o falling

  Data Path: reset to Instincrment/ys_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[14]_AND_102_o1 (Instincrment/reset_y_start[14]_AND_102_o)
     LDC:CLR                   0.494          Instincrment/ys_14_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_15_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[15]_AND_99_o falling

  Data Path: reset to Instincrment/ys_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[15]_AND_100_o1 (Instincrment/reset_y_start[15]_AND_100_o)
     LDC:CLR                   0.494          Instincrment/ys_15_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[16]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_16_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[16]_AND_97_o falling

  Data Path: reset to Instincrment/ys_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[16]_AND_98_o1 (Instincrment/reset_y_start[16]_AND_98_o)
     LDC:CLR                   0.494          Instincrment/ys_16_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[18]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_18_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[18]_AND_93_o falling

  Data Path: reset to Instincrment/ys_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[18]_AND_94_o1 (Instincrment/reset_y_start[18]_AND_94_o)
     LDC:CLR                   0.494          Instincrment/ys_18_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[19]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_19_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[19]_AND_91_o falling

  Data Path: reset to Instincrment/ys_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[19]_AND_92_o1 (Instincrment/reset_y_start[19]_AND_92_o)
     LDC:CLR                   0.494          Instincrment/ys_19_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[17]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_17_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[17]_AND_95_o falling

  Data Path: reset to Instincrment/ys_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[17]_AND_96_o1 (Instincrment/reset_y_start[17]_AND_96_o)
     LDC:CLR                   0.494          Instincrment/ys_17_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[20]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_20_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[20]_AND_89_o falling

  Data Path: reset to Instincrment/ys_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[20]_AND_90_o1 (Instincrment/reset_y_start[20]_AND_90_o)
     LDC:CLR                   0.494          Instincrment/ys_20_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[21]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_21_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[21]_AND_87_o falling

  Data Path: reset to Instincrment/ys_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[21]_AND_88_o1 (Instincrment/reset_y_start[21]_AND_88_o)
     LDC:CLR                   0.494          Instincrment/ys_21_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[23]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_23_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[23]_AND_83_o falling

  Data Path: reset to Instincrment/ys_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[23]_AND_84_o1 (Instincrment/reset_y_start[23]_AND_84_o)
     LDC:CLR                   0.494          Instincrment/ys_23_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[24]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_24_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[24]_AND_81_o falling

  Data Path: reset to Instincrment/ys_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[24]_AND_82_o1 (Instincrment/reset_y_start[24]_AND_82_o)
     LDC:CLR                   0.494          Instincrment/ys_24_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[22]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_22_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[22]_AND_85_o falling

  Data Path: reset to Instincrment/ys_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[22]_AND_86_o1 (Instincrment/reset_y_start[22]_AND_86_o)
     LDC:CLR                   0.494          Instincrment/ys_22_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[25]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_25_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[25]_AND_79_o falling

  Data Path: reset to Instincrment/ys_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[25]_AND_80_o1 (Instincrment/reset_y_start[25]_AND_80_o)
     LDC:CLR                   0.494          Instincrment/ys_25_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[26]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_26_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[26]_AND_77_o falling

  Data Path: reset to Instincrment/ys_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[26]_AND_78_o1 (Instincrment/reset_y_start[26]_AND_78_o)
     LDC:CLR                   0.494          Instincrment/ys_26_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[28]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_28_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[28]_AND_73_o falling

  Data Path: reset to Instincrment/ys_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[28]_AND_74_o1 (Instincrment/reset_y_start[28]_AND_74_o)
     LDC:CLR                   0.494          Instincrment/ys_28_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[29]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_29_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[29]_AND_71_o falling

  Data Path: reset to Instincrment/ys_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[29]_AND_72_o1 (Instincrment/reset_y_start[29]_AND_72_o)
     LDC:CLR                   0.494          Instincrment/ys_29_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[27]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_27_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[27]_AND_75_o falling

  Data Path: reset to Instincrment/ys_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[27]_AND_76_o1 (Instincrment/reset_y_start[27]_AND_76_o)
     LDC:CLR                   0.494          Instincrment/ys_27_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[30]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_30_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[30]_AND_69_o falling

  Data Path: reset to Instincrment/ys_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[30]_AND_70_o1 (Instincrment/reset_y_start[30]_AND_70_o)
     LDC:CLR                   0.494          Instincrment/ys_30_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_y_start[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/ys_31_LDC (LATCH)
  Destination Clock: Instincrment/reset_y_start[31]_AND_67_o falling

  Data Path: reset to Instincrment/ys_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_y_start[31]_AND_68_o1 (Instincrment/reset_y_start[31]_AND_68_o)
     LDC:CLR                   0.494          Instincrment/ys_31_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[7]_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_7_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[7]_AND_51_o falling

  Data Path: reset to Instincrment/xs_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[7]_AND_52_o1 (Instincrment/reset_x_start[7]_AND_52_o)
     LDC:CLR                   0.494          Instincrment/xs_7_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[8]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_8_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[8]_AND_49_o falling

  Data Path: reset to Instincrment/xs_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[8]_AND_50_o1 (Instincrment/reset_x_start[8]_AND_50_o)
     LDC:CLR                   0.494          Instincrment/xs_8_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[10]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_10_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[10]_AND_45_o falling

  Data Path: reset to Instincrment/xs_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[10]_AND_46_o1 (Instincrment/reset_x_start[10]_AND_46_o)
     LDC:CLR                   0.494          Instincrment/xs_10_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[11]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_11_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[11]_AND_43_o falling

  Data Path: reset to Instincrment/xs_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[11]_AND_44_o1 (Instincrment/reset_x_start[11]_AND_44_o)
     LDC:CLR                   0.494          Instincrment/xs_11_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[9]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_9_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[9]_AND_47_o falling

  Data Path: reset to Instincrment/xs_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[9]_AND_48_o1 (Instincrment/reset_x_start[9]_AND_48_o)
     LDC:CLR                   0.494          Instincrment/xs_9_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[12]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_12_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[12]_AND_41_o falling

  Data Path: reset to Instincrment/xs_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[12]_AND_42_o1 (Instincrment/reset_x_start[12]_AND_42_o)
     LDC:CLR                   0.494          Instincrment/xs_12_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[13]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_13_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[13]_AND_39_o falling

  Data Path: reset to Instincrment/xs_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[13]_AND_40_o1 (Instincrment/reset_x_start[13]_AND_40_o)
     LDC:CLR                   0.494          Instincrment/xs_13_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[15]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_15_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[15]_AND_35_o falling

  Data Path: reset to Instincrment/xs_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[15]_AND_36_o1 (Instincrment/reset_x_start[15]_AND_36_o)
     LDC:CLR                   0.494          Instincrment/xs_15_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[16]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_16_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[16]_AND_33_o falling

  Data Path: reset to Instincrment/xs_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[16]_AND_34_o1 (Instincrment/reset_x_start[16]_AND_34_o)
     LDC:CLR                   0.494          Instincrment/xs_16_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[14]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_14_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[14]_AND_37_o falling

  Data Path: reset to Instincrment/xs_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[14]_AND_38_o1 (Instincrment/reset_x_start[14]_AND_38_o)
     LDC:CLR                   0.494          Instincrment/xs_14_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[17]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_17_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[17]_AND_31_o falling

  Data Path: reset to Instincrment/xs_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[17]_AND_32_o1 (Instincrment/reset_x_start[17]_AND_32_o)
     LDC:CLR                   0.494          Instincrment/xs_17_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[18]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_18_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[18]_AND_29_o falling

  Data Path: reset to Instincrment/xs_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[18]_AND_30_o1 (Instincrment/reset_x_start[18]_AND_30_o)
     LDC:CLR                   0.494          Instincrment/xs_18_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[19]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_19_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[19]_AND_27_o falling

  Data Path: reset to Instincrment/xs_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[19]_AND_28_o1 (Instincrment/reset_x_start[19]_AND_28_o)
     LDC:CLR                   0.494          Instincrment/xs_19_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[20]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_20_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[20]_AND_25_o falling

  Data Path: reset to Instincrment/xs_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[20]_AND_26_o1 (Instincrment/reset_x_start[20]_AND_26_o)
     LDC:CLR                   0.494          Instincrment/xs_20_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[21]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_21_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[21]_AND_23_o falling

  Data Path: reset to Instincrment/xs_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[21]_AND_24_o1 (Instincrment/reset_x_start[21]_AND_24_o)
     LDC:CLR                   0.494          Instincrment/xs_21_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[22]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_22_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[22]_AND_21_o falling

  Data Path: reset to Instincrment/xs_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[22]_AND_22_o1 (Instincrment/reset_x_start[22]_AND_22_o)
     LDC:CLR                   0.494          Instincrment/xs_22_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[24]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_24_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[24]_AND_17_o falling

  Data Path: reset to Instincrment/xs_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[24]_AND_18_o1 (Instincrment/reset_x_start[24]_AND_18_o)
     LDC:CLR                   0.494          Instincrment/xs_24_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[25]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_25_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[25]_AND_15_o falling

  Data Path: reset to Instincrment/xs_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[25]_AND_16_o1 (Instincrment/reset_x_start[25]_AND_16_o)
     LDC:CLR                   0.494          Instincrment/xs_25_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[23]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_23_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[23]_AND_19_o falling

  Data Path: reset to Instincrment/xs_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[23]_AND_20_o1 (Instincrment/reset_x_start[23]_AND_20_o)
     LDC:CLR                   0.494          Instincrment/xs_23_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[26]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_26_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[26]_AND_13_o falling

  Data Path: reset to Instincrment/xs_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[26]_AND_14_o1 (Instincrment/reset_x_start[26]_AND_14_o)
     LDC:CLR                   0.494          Instincrment/xs_26_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[27]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_27_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[27]_AND_11_o falling

  Data Path: reset to Instincrment/xs_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[27]_AND_12_o1 (Instincrment/reset_x_start[27]_AND_12_o)
     LDC:CLR                   0.494          Instincrment/xs_27_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[29]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_29_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[29]_AND_7_o falling

  Data Path: reset to Instincrment/xs_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[29]_AND_8_o1 (Instincrment/reset_x_start[29]_AND_8_o)
     LDC:CLR                   0.494          Instincrment/xs_29_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[30]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_30_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[30]_AND_5_o falling

  Data Path: reset to Instincrment/xs_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[30]_AND_6_o1 (Instincrment/reset_x_start[30]_AND_6_o)
     LDC:CLR                   0.494          Instincrment/xs_30_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[28]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_28_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[28]_AND_9_o falling

  Data Path: reset to Instincrment/xs_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[28]_AND_10_o1 (Instincrment/reset_x_start[28]_AND_10_o)
     LDC:CLR                   0.494          Instincrment/xs_28_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Instincrment/reset_x_start[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instincrment/xs_31_LDC (LATCH)
  Destination Clock: Instincrment/reset_x_start[31]_AND_3_o falling

  Data Path: reset to Instincrment/xs_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   0.001   0.754  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  Instincrment/reset_x_start[31]_AND_4_o1 (Instincrment/reset_x_start[31]_AND_4_o)
     LDC:CLR                   0.494          Instincrment/xs_31_LDC
    ----------------------------------------
    Total                      1.778ns (0.619ns logic, 1.159ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 26 / 25
-------------------------------------------------------------------------
Offset:              1.862ns (Levels of Logic = 2)
  Source:            instFSM/etat_present_FSM_FFd2 (FF)
  Destination:       data_write (PAD)
  Source Clock:      clock rising

  Data Path: instFSM/etat_present_FSM_FFd2 to data_write
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            119   0.478   0.708  instFSM/etat_present_FSM_FFd2 (instFSM/etat_present_FSM_FFd2)
     LUT2:I0->O           37   0.124   0.553  instFSM/etat_present_start1 (data_write_OBUF)
     OBUF:I->O                 0.000          data_write_OBUF (data_write)
    ----------------------------------------
    Total                      1.862ns (0.602ns logic, 1.260ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Instincrment/reset_x_start[10]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[11]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[12]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[13]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[14]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[15]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[16]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[17]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[18]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[19]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[20]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[21]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[22]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[23]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[24]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[25]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[26]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[27]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[28]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[29]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[30]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[7]_AND_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[8]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_x_start[9]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[10]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[11]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[12]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[13]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[14]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[15]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[16]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[17]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[18]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[19]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[20]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[21]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[22]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[23]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[24]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[25]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[26]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[27]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[28]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[29]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[30]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[7]_AND_115_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[8]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Instincrment/reset_y_start[9]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
Instincrment/reset_x_start[10]_AND_45_o |         |    4.803|         |         |
Instincrment/reset_x_start[11]_AND_43_o |         |    4.773|         |         |
Instincrment/reset_x_start[12]_AND_41_o |         |    4.744|         |         |
Instincrment/reset_x_start[13]_AND_39_o |         |    4.715|         |         |
Instincrment/reset_x_start[14]_AND_37_o |         |    4.686|         |         |
Instincrment/reset_x_start[15]_AND_35_o |         |    4.656|         |         |
Instincrment/reset_x_start[16]_AND_33_o |         |    4.627|         |         |
Instincrment/reset_x_start[17]_AND_31_o |         |    4.598|         |         |
Instincrment/reset_x_start[18]_AND_29_o |         |    4.569|         |         |
Instincrment/reset_x_start[19]_AND_27_o |         |    4.539|         |         |
Instincrment/reset_x_start[20]_AND_25_o |         |    4.510|         |         |
Instincrment/reset_x_start[21]_AND_23_o |         |    4.481|         |         |
Instincrment/reset_x_start[22]_AND_21_o |         |    4.452|         |         |
Instincrment/reset_x_start[23]_AND_19_o |         |    4.422|         |         |
Instincrment/reset_x_start[24]_AND_17_o |         |    4.393|         |         |
Instincrment/reset_x_start[25]_AND_15_o |         |    4.364|         |         |
Instincrment/reset_x_start[26]_AND_13_o |         |    4.335|         |         |
Instincrment/reset_x_start[27]_AND_11_o |         |    4.306|         |         |
Instincrment/reset_x_start[28]_AND_9_o  |         |    4.276|         |         |
Instincrment/reset_x_start[29]_AND_7_o  |         |    4.247|         |         |
Instincrment/reset_x_start[30]_AND_5_o  |         |    3.882|         |         |
Instincrment/reset_x_start[31]_AND_3_o  |         |    3.133|         |         |
Instincrment/reset_x_start[7]_AND_51_o  |         |    4.890|         |         |
Instincrment/reset_x_start[8]_AND_49_o  |         |    4.861|         |         |
Instincrment/reset_x_start[9]_AND_47_o  |         |    4.832|         |         |
Instincrment/reset_y_start[10]_AND_109_o|         |    4.299|         |         |
Instincrment/reset_y_start[11]_AND_107_o|         |    4.270|         |         |
Instincrment/reset_y_start[12]_AND_105_o|         |    4.240|         |         |
Instincrment/reset_y_start[13]_AND_103_o|         |    4.211|         |         |
Instincrment/reset_y_start[14]_AND_101_o|         |    4.182|         |         |
Instincrment/reset_y_start[15]_AND_99_o |         |    4.153|         |         |
Instincrment/reset_y_start[16]_AND_97_o |         |    4.123|         |         |
Instincrment/reset_y_start[17]_AND_95_o |         |    4.094|         |         |
Instincrment/reset_y_start[18]_AND_93_o |         |    4.065|         |         |
Instincrment/reset_y_start[19]_AND_91_o |         |    4.036|         |         |
Instincrment/reset_y_start[20]_AND_89_o |         |    4.006|         |         |
Instincrment/reset_y_start[21]_AND_87_o |         |    4.137|         |         |
Instincrment/reset_y_start[22]_AND_85_o |         |    4.108|         |         |
Instincrment/reset_y_start[23]_AND_83_o |         |    4.079|         |         |
Instincrment/reset_y_start[24]_AND_81_o |         |    4.049|         |         |
Instincrment/reset_y_start[25]_AND_79_o |         |    4.020|         |         |
Instincrment/reset_y_start[26]_AND_77_o |         |    3.991|         |         |
Instincrment/reset_y_start[27]_AND_75_o |         |    3.962|         |         |
Instincrment/reset_y_start[28]_AND_73_o |         |    3.932|         |         |
Instincrment/reset_y_start[29]_AND_71_o |         |    3.903|         |         |
Instincrment/reset_y_start[30]_AND_69_o |         |    3.874|         |         |
Instincrment/reset_y_start[31]_AND_67_o |         |    3.125|         |         |
Instincrment/reset_y_start[7]_AND_115_o |         |    4.387|         |         |
Instincrment/reset_y_start[8]_AND_113_o |         |    4.357|         |         |
Instincrment/reset_y_start[9]_AND_111_o |         |    4.328|         |         |
clock                                   |   13.639|         |         |         |
----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.32 secs
 
--> 

Total memory usage is 420016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    2 (   0 filtered)

