//*#*********************************************************************************************************************/
//*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhdspsram_2012.02.00.d.170a						*/
//*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
//*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Ultra High Density Single Port SRAM with d127 bit cell LVT periphery */
//*# Library Name   : ts1n28hpcpuhdlvtb16x32m1sbsod (user specify : TS1N28HPCPUHDLVTB16X32M1SBSOD)				*/
//*# Library Version: 170a												*/
//*# Generated Time : 2024/09/04, 15:09:17										*/
//*#*********************************************************************************************************************/
//*#															*/
//*# STATEMENT OF USE													*/
//*#															*/
//*# This information contains confidential and proprietary information of TSMC.					*/
//*# No part of this information may be reproduced, transmitted, transcribed,						*/
//*# stored in a retrieval system, or translated into any human or computer						*/
//*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
//*# optical, chemical, manual, or otherwise, without the prior written permission					*/
//*# of TSMC. This information was prepared for informational purpose and is for					*/
//*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
//*# information at any time and without notice.									*/
//*#															*/
//*#*********************************************************************************************************************/
//********************************************************************************/
//*                                                                              */
//*      Usage Limitation: PLEASE READ CAREFULLY FOR CORRECT USAGE               */
//*                                                                              */
//* The model doesn't support the control enable, data and address signals       */
//* transition at positive clock edge.                                           */
//* Please have some timing delays between control/data/address and clock signals*/
//* to ensure the correct behavior.                                              */
//*                                                                              */
//* Please be careful when using non 2^n  memory.                                */
//* In a non-fully decoded array, a write cycle to a nonexistent address location*/
//* does not change the memory array contents and output remains the same.       */
//* In a non-fully decoded array, a read cycle to a nonexistent address location */
//* does not change the memory array contents but the output becomes unknown.    */
//*                                                                              */
//* In the verilog model, the behavior of unknown clock will corrupt the         */
//* memory data and make output unknown regardless of CEB signal.  But in the    */
//* silicon, the unknown clock at CEB high, the memory and output data will be   */
//* held. The verilog model behavior is more conservative in this condition.     */
//*                                                                              */
//* The model doesn't identify physical column and row address.                  */
//*                                                                              */
//* The verilog model provides UNIT_DELAY mode for the fast function             */
//* simulation.                                                                  */
//* All timing values in the specification are not checked in the                */
//* UNIT_DELAY mode simulation.                                                  */
//* The model also provides NO_INPUT_FLOATING_CHECK mode to speed up simulation. */
//* However, it won't check floating input pins in standby mode.                 */
//*                                                                              */
//* Template Version : S_01_63701                                                */
//****************************************************************************** */
//*      Macro Usage       : (+define[MACRO] for Verilog compiliers)             */
//* +UNIT_DELAY : Enable fast function simulation.                               */
//* +no_warning : Disable all runtime warnings message from this model.          */
//* +TSMC_INITIALIZE_MEM : Initialize the memory data in verilog format.         */
//* +TSMC_INITIALIZE_FAULT : Initialize the memory fault data in verilog format. */
//* +TSMC_NO_TESTPINS_WARNING : Disable the wrong test pins connection error     */
//*                             message if necessary.                            */
//* +NO_INPUT_FLOATING_CHECK : Turn off floating check for all input pins in     */
//*                            standby mode.                                     */
//****************************************************************************** */
`resetall

`celldefine

`timescale 1ns/1ps
`delay_mode_path
`suppress_faults
`enable_portfaults

module TS1N28HPCPUHDLVTB16X32M1SBSOD (
            SLP,
            SD,
            CLK, CEB, WEB,
            CEBM, WEBM,
            A, D,
            AM, DM, 
            BIST,
            RTSEL,
            WTSEL,
            Q);

parameter numWord = 16;
parameter numRow = 16;
parameter numCM = 1;
parameter numIOBit = 32;
parameter numBit = 32;
parameter numWordAddr = 4;
parameter numRowAddr = 4;
parameter numCMAddr = 0;
parameter numRowRedSize = 0;
parameter numColRedSize = 0;
parameter numSRSize = numRowRedSize + numColRedSize;
parameter numRR = 2;
parameter numCR = 1;
parameter numDC = 0;
parameter numStuckAt = 20;

`ifdef UNIT_DELAY
parameter SRAM_DELAY = 0.0100;
`endif
`ifdef TSMC_INITIALIZE_MEM
parameter INITIAL_MEM_DELAY = 0.01;
`endif
`ifdef TSMC_INITIALIZE_FAULT
parameter INITIAL_FAULT_DELAY = 0.01;
`endif

`ifdef TSMC_INITIALIZE_MEM
parameter cdeFileInit  = "TS1N28HPCPUHDLVTB16X32M1SBSOD_initial.cde";
`endif
`ifdef TSMC_INITIALIZE_FAULT
parameter cdeFileFault = "TS1N28HPCPUHDLVTB16X32M1SBSOD_fault.cde";
`endif

//=== IO Ports ===//

// Mode Control
input BIST;
// Normal Mode Input
input SLP;
input SD;
input CLK;
input CEB;
input WEB;
input [3:0] A;
input [31:0] D;

// BIST Mode Input
input CEBM;
input WEBM;
input [3:0] AM;
input [31:0] DM;

// Data Output
output [31:0] Q;


// Test Mode
input [1:0] RTSEL;
input [1:0] WTSEL;

//=== Internal Signals ===//
// Mode Control
wire BIST_i;
        
// Normal Mode Input
wire SLP_i;
wire DSLP_i;
wire SD_i;
wire CLK_i;
wire CEB_i;
wire WEB_i;
wire [numWordAddr-1:0] A_i;
wire [numIOBit-1:0] D_i;

// BIST Mode Input
wire CEBM_i;
wire WEBM_i;
wire [numWordAddr-1:0] AM_i;
wire [numIOBit-1:0] DM_i;

// Data Output
wire [numIOBit-1:0] Q_i;

// Serial Shift Register Data

// Test Mode
wire [1:0] RTSEL_i;
wire [1:0] WTSEL_i;

//=== IO Buffers ===//
// Mode Control
buf (BIST_i, BIST);
        
// Normal Mode Input
buf (SLP_i, SLP);
buf (SD_i, SD);
buf (CLK_i, CLK);
buf (CEB_i, CEB);
buf (WEB_i, WEB);
buf (A_i[0], A[0]);
buf (A_i[1], A[1]);
buf (A_i[2], A[2]);
buf (A_i[3], A[3]);
buf (D_i[0], D[0]);
buf (D_i[1], D[1]);
buf (D_i[2], D[2]);
buf (D_i[3], D[3]);
buf (D_i[4], D[4]);
buf (D_i[5], D[5]);
buf (D_i[6], D[6]);
buf (D_i[7], D[7]);
buf (D_i[8], D[8]);
buf (D_i[9], D[9]);
buf (D_i[10], D[10]);
buf (D_i[11], D[11]);
buf (D_i[12], D[12]);
buf (D_i[13], D[13]);
buf (D_i[14], D[14]);
buf (D_i[15], D[15]);
buf (D_i[16], D[16]);
buf (D_i[17], D[17]);
buf (D_i[18], D[18]);
buf (D_i[19], D[19]);
buf (D_i[20], D[20]);
buf (D_i[21], D[21]);
buf (D_i[22], D[22]);
buf (D_i[23], D[23]);
buf (D_i[24], D[24]);
buf (D_i[25], D[25]);
buf (D_i[26], D[26]);
buf (D_i[27], D[27]);
buf (D_i[28], D[28]);
buf (D_i[29], D[29]);
buf (D_i[30], D[30]);
buf (D_i[31], D[31]);


// BIST Mode Input
buf (CEBM_i, CEBM);
buf (WEBM_i, WEBM);

buf (AM_i[0], AM[0]);
buf (AM_i[1], AM[1]);
buf (AM_i[2], AM[2]);
buf (AM_i[3], AM[3]);
buf (DM_i[0], DM[0]);
buf (DM_i[1], DM[1]);
buf (DM_i[2], DM[2]);
buf (DM_i[3], DM[3]);
buf (DM_i[4], DM[4]);
buf (DM_i[5], DM[5]);
buf (DM_i[6], DM[6]);
buf (DM_i[7], DM[7]);
buf (DM_i[8], DM[8]);
buf (DM_i[9], DM[9]);
buf (DM_i[10], DM[10]);
buf (DM_i[11], DM[11]);
buf (DM_i[12], DM[12]);
buf (DM_i[13], DM[13]);
buf (DM_i[14], DM[14]);
buf (DM_i[15], DM[15]);
buf (DM_i[16], DM[16]);
buf (DM_i[17], DM[17]);
buf (DM_i[18], DM[18]);
buf (DM_i[19], DM[19]);
buf (DM_i[20], DM[20]);
buf (DM_i[21], DM[21]);
buf (DM_i[22], DM[22]);
buf (DM_i[23], DM[23]);
buf (DM_i[24], DM[24]);
buf (DM_i[25], DM[25]);
buf (DM_i[26], DM[26]);
buf (DM_i[27], DM[27]);
buf (DM_i[28], DM[28]);
buf (DM_i[29], DM[29]);
buf (DM_i[30], DM[30]);
buf (DM_i[31], DM[31]);

// Data Output
nmos (Q[0], Q_i[0], 1'b1);
nmos (Q[1], Q_i[1], 1'b1);
nmos (Q[2], Q_i[2], 1'b1);
nmos (Q[3], Q_i[3], 1'b1);
nmos (Q[4], Q_i[4], 1'b1);
nmos (Q[5], Q_i[5], 1'b1);
nmos (Q[6], Q_i[6], 1'b1);
nmos (Q[7], Q_i[7], 1'b1);
nmos (Q[8], Q_i[8], 1'b1);
nmos (Q[9], Q_i[9], 1'b1);
nmos (Q[10], Q_i[10], 1'b1);
nmos (Q[11], Q_i[11], 1'b1);
nmos (Q[12], Q_i[12], 1'b1);
nmos (Q[13], Q_i[13], 1'b1);
nmos (Q[14], Q_i[14], 1'b1);
nmos (Q[15], Q_i[15], 1'b1);
nmos (Q[16], Q_i[16], 1'b1);
nmos (Q[17], Q_i[17], 1'b1);
nmos (Q[18], Q_i[18], 1'b1);
nmos (Q[19], Q_i[19], 1'b1);
nmos (Q[20], Q_i[20], 1'b1);
nmos (Q[21], Q_i[21], 1'b1);
nmos (Q[22], Q_i[22], 1'b1);
nmos (Q[23], Q_i[23], 1'b1);
nmos (Q[24], Q_i[24], 1'b1);
nmos (Q[25], Q_i[25], 1'b1);
nmos (Q[26], Q_i[26], 1'b1);
nmos (Q[27], Q_i[27], 1'b1);
nmos (Q[28], Q_i[28], 1'b1);
nmos (Q[29], Q_i[29], 1'b1);
nmos (Q[30], Q_i[30], 1'b1);
nmos (Q[31], Q_i[31], 1'b1);



// Test Mode
buf sRTSEL0 (RTSEL_i[0], RTSEL[0]);
buf sRTSEL1 (RTSEL_i[1], RTSEL[1]);
buf sWTSEL0 (WTSEL_i[0], WTSEL[0]);
buf sWTSEL1 (WTSEL_i[1], WTSEL[1]);

//=== Data Structure ===//
reg [numBit-1:0] MEMORY[numRow-1:0][numCM-1:0];
reg [numBit-1:0] MEMORY_FAULT[numRow-1:0][numCM-1:0];
reg [numBit-1:0] RMEMORY [numRR-1:0][numCM-1:0];
reg [numIOBit-1:0] Q_d;
reg [numBit-1:0] Q_d_tmp;
reg [numIOBit-1:0] PRELOAD[0:numWord-1];

reg [numBit-1:0] DIN_tmp, ERR_tmp;
reg [numWordAddr-1:0] stuckAt0Addr [numStuckAt:0];
reg [numWordAddr-1:0] stuckAt1Addr [numStuckAt:0];
reg [numBit-1:0] stuckAt0Bit [numStuckAt:0];
reg [numBit-1:0] stuckAt1Bit [numStuckAt:0];

reg [numWordAddr-numCMAddr-1:0] row_tmp;
reg col_tmp;

integer i, j;
reg read_flag, write_flag, idle_flag;
reg slp_mode;
reg dslp_mode;
reg sd_mode;
reg clk_latch;

`ifdef UNIT_DELAY
`else
reg notify_sd;
reg notify_slp;
reg notify_clk;
reg notify_bist;
reg notify_ceb;
reg notify_web;
reg notify_addr;
reg notify_din;
reg notify_bweb;
`endif    //end `ifdef UNIT_DELAY

reg CEBL;
reg WEBL;

wire iCEB=((BIST_i===1) ? CEBM_i : ((BIST_i===0)?CEB_i : 1'bx));
wire iWEB = (BIST_i===1) ? WEBM_i : ((BIST_i===0)? WEB_i: 1'bx);
wire [numWordAddr-1:0] iA = (BIST_i===1) ? AM_i : ((BIST_i===0)? A_i: {{numWordAddr}{1'bx}});

reg [numWordAddr-numCMAddr-1:0] iRowAddr;
reg iColAddr;
wire [numIOBit-1:0] iD = BIST_i ? DM_i : D_i;
wire [numIOBit-1:0] iBWEB;
assign iBWEB = {numIOBit{1'b0}};


assign DSLP_i=1'b0;

`ifdef UNIT_DELAY
`else
wire check_read = read_flag;
wire check_write = write_flag;
wire check_nosd= ~SD;
wire check_nodslp= 1'b1;
wire check_noslp= ~SLP;
wire check_nosd_nodslp = ~SD_i & ~DSLP_i;
wire check_nopd = ~SD_i & ~DSLP_i & ~SLP_i;
wire check_noidle = ~idle_flag & ~SD_i & ~DSLP_i & ~SLP_i;

wire check_nosd_nodslp_norm = check_nosd_nodslp & !BIST;
wire check_nosd_nodslp_bist = check_nosd_nodslp & BIST;
wire check_read_norm = check_read & !BIST;
wire check_read_bist = check_read & BIST;
wire check_write_norm = check_write & !BIST;
wire check_write_bist = check_write & BIST;
wire check_noidle_norm = check_noidle & !BIST;
wire check_noidle_bist = check_noidle & BIST;
wire check_nopd_norm = check_nopd & !BIST;
wire check_nopd_bist = check_nopd & BIST;
`endif    //end `ifdef UNIT_DELAY
assign Q_i= Q_d;

`ifdef UNIT_DELAY
parameter tSDQ = 0.5141;
parameter tSLPQ = 0.3811;
`else

specify
    specparam PATHPULSE$ = ( 0, 0.001 );

    specparam tCYC = 0.4237;
    specparam tCKH = 0.0850;
    specparam tCKL = 0.1695;
    specparam tCS = 0.1365;
    specparam tCH = 0.0720;
    specparam tWS = 0.0914;
    specparam tWH = 0.0715;
    specparam tAS = 0.1150;
    specparam tAH = 0.0712;
    specparam tDS = 0.0877;
    specparam tDH = 0.1049;
    specparam tCD = 0.3460;
`ifdef TSMC_CM_READ_X_SQUASHING
    specparam tHOLD = 0.3460;
`else    
    specparam tHOLD = 0.2710;
`endif    
    specparam tQH = 0.0000;

    specparam tSDWK = 3.5494;
    specparam tSDWK2CLK = 3.5494;
    specparam tSD = 0.4237;
    specparam tXSD = 0.2835;
    specparam tSDX = 0.5138;
    specparam tSDQ = 0.5141;
    specparam tSDQH = 0.0000;
    specparam tSLPWK = 0.3033;
    specparam tSLPWK2CLK = 0.3033;
    specparam tSLP = 0.4237;
    specparam tXSLP = 0.2835;
    specparam tSLPX = 0.3865;
    specparam tSLPQ = 0.3811;
    specparam tSLPQH = 0.0000;

    specparam tBISTS = 0.1957;
    specparam tBISTH = 0.1149;
    specparam tCMS = 0.1365;
    specparam tCMH = 0.0720;
    specparam tWMS = 0.0914;
    specparam tWMH = 0.0715;
    specparam tAMS = 0.1150;
    specparam tAMH = 0.0712;
    specparam tDMS = 0.0877;
    specparam tDMH = 0.1049;




    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[0] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[0] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[1] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[1] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[2] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[2] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[3] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[3] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[4] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[4] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[5] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[5] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[6] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[6] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[7] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[7] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[8] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[8] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[9] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[9] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[10] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[10] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[11] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[11] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[12] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[12] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[13] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[13] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[14] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[14] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[15] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[15] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[16] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[16] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[17] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[17] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[18] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[18] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[19] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[19] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[20] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[20] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[21] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[21] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[22] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[22] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[23] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[23] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[24] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[24] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[25] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[25] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[26] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[26] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[27] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[27] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[28] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[28] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[29] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[29] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[30] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[30] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & BIST & !CEBM & WEBM) (posedge CLK => (Q[31] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);
    if(!SD & !SLP & !BIST & !CEB & WEB) (posedge CLK => (Q[31] : 1'bx)) = (tCD, tCD, tHOLD, tCD, tHOLD, tCD);


    (posedge SD => (Q[0] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[0] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[1] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[1] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[2] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[2] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[3] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[3] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[4] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[4] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[5] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[5] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[6] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[6] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[7] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[7] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[8] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[8] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[9] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[9] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[10] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[10] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[11] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[11] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[12] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[12] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[13] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[13] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[14] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[14] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[15] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[15] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[16] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[16] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[17] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[17] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[18] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[18] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[19] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[19] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[20] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[20] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[21] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[21] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[22] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[22] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[23] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[23] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[24] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[24] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[25] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[25] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[26] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[26] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[27] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[27] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[28] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[28] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[29] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[29] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[30] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[30] : 1'bx)) = (0,0,tQH,0,tQH,0);
    (posedge SD => (Q[31] : 1'bx)) = (0,tSDQ,tSDQH,0,tSDQH,tSDQ);
    (negedge SD => (Q[31] : 1'bx)) = (0,0,tQH,0,tQH,0);


    if(!SD) (posedge SLP => (Q[0] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[0] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[1] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[1] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[2] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[2] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[3] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[3] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[4] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[4] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[5] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[5] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[6] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[6] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[7] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[7] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[8] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[8] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[9] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[9] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[10] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[10] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[11] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[11] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[12] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[12] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[13] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[13] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[14] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[14] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[15] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[15] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[16] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[16] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[17] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[17] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[18] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[18] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[19] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[19] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[20] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[20] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[21] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[21] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[22] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[22] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[23] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[23] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[24] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[24] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[25] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[25] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[26] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[26] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[27] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[27] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[28] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[28] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[29] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[29] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[30] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[30] : 1'bx)) = (0,0,tQH,0,tQH,0);
    if(!SD) (posedge SLP => (Q[31] : 1'bx)) = (0,tSLPQ,tSLPQH,0,tSLPQH,tSLPQ);
    if(!SD) (negedge SLP => (Q[31] : 1'bx)) = (0,0,tQH,0,tQH,0);

    $setuphold(negedge CEB &&& ~BIST, negedge SD, tSDWK,0, notify_sd);
    $setuphold(posedge CEB &&& ~BIST, posedge SD, 0,tSD, notify_sd);
    $setuphold(negedge CEBM &&& BIST, negedge SD, tSDWK,0, notify_sd);
    $setuphold(posedge CEBM &&& BIST, posedge SD, 0,tSD, notify_sd);
    $setuphold(posedge CLK &&& check_noidle_norm, negedge SD, tSDWK2CLK,0, notify_sd);
    $setuphold(posedge CLK &&& check_noidle_bist, negedge SD, tSDWK2CLK,0, notify_sd);
    $setuphold(negedge CEB &&& ~BIST, negedge SLP, tSLPWK,0, notify_slp);
    $setuphold(posedge CEB &&& ~BIST, posedge SLP, 0,tSLP, notify_slp);
    $setuphold(negedge CEBM &&& BIST, negedge SLP, tSLPWK,0, notify_slp);
    $setuphold(posedge CEBM &&& BIST, posedge SLP, 0,tSLP, notify_slp);
    $setuphold(posedge CLK &&& check_noidle_norm, negedge SLP, tSLPWK2CLK,0, notify_slp);
    $setuphold(posedge CLK &&& check_noidle_bist, negedge SLP, tSLPWK2CLK,0, notify_slp);

    $period(posedge CLK &&& ~CEB, tCYC, notify_clk);
    $width(posedge CLK &&& ~CEB, tCKH, 0, notify_clk);
    $width(negedge CLK &&& ~CEB, tCKL, 0, notify_clk);

    $setuphold(posedge CLK &&& check_nopd, negedge BIST, tBISTS, tBISTH, notify_bist);
    $setuphold(posedge CLK &&& check_nopd, posedge BIST, tBISTS, tBISTH, notify_bist);
    $setuphold(posedge CLK &&& check_nopd_norm, negedge CEB, tCS, tCH, notify_ceb);
    $setuphold(posedge CLK &&& check_nopd_norm, posedge CEB, tCS, tCH, notify_ceb);
    $setuphold(posedge CLK &&& check_noidle_norm, negedge WEB, tWS, tWH, notify_web);
    $setuphold(posedge CLK &&& check_noidle_norm, posedge WEB, tWS, tWH, notify_web);

    $setuphold(posedge CLK &&& check_noidle_norm, negedge A[0], tAS, tAH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_norm, negedge A[1], tAS, tAH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_norm, negedge A[2], tAS, tAH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_norm, negedge A[3], tAS, tAH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_norm, posedge A[0], tAS, tAH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_norm, posedge A[1], tAS, tAH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_norm, posedge A[2], tAS, tAH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_norm, posedge A[3], tAS, tAH, notify_addr);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[0], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[1], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[2], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[3], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[4], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[5], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[6], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[7], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[8], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[9], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[10], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[11], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[12], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[13], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[14], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[15], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[16], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[17], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[18], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[19], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[20], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[21], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[22], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[23], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[24], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[25], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[26], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[27], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[28], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[29], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[30], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, negedge D[31], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[0], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[1], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[2], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[3], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[4], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[5], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[6], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[7], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[8], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[9], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[10], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[11], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[12], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[13], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[14], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[15], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[16], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[17], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[18], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[19], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[20], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[21], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[22], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[23], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[24], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[25], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[26], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[27], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[28], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[29], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[30], tDS, tDH, notify_din);
    $setuphold(posedge CLK &&& check_write_norm, posedge D[31], tDS, tDH, notify_din);

    $period(posedge CLK &&& CEB, tCYC, notify_clk);
    $width(posedge CLK &&& CEB, tCKH, 0, notify_clk);
    $width(negedge CLK &&& CEB, tCKL, 0, notify_clk);

    $setuphold(posedge CLK &&& check_nopd_bist, negedge CEBM, tCMS, tCMH, notify_ceb);
    $setuphold(posedge CLK &&& check_nopd_bist, posedge CEBM, tCMS, tCMH, notify_ceb);
    $setuphold(posedge CLK &&& check_noidle_bist, negedge WEBM, tWMS, tWMH, notify_web);
    $setuphold(posedge CLK &&& check_noidle_bist, posedge WEBM, tWMS, tWMH, notify_web);

    $setuphold(posedge CLK &&& check_noidle_bist, negedge AM[0], tAMS, tAMH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_bist, negedge AM[1], tAMS, tAMH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_bist, negedge AM[2], tAMS, tAMH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_bist, negedge AM[3], tAMS, tAMH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_bist, posedge AM[0], tAMS, tAMH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_bist, posedge AM[1], tAMS, tAMH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_bist, posedge AM[2], tAMS, tAMH, notify_addr);
    $setuphold(posedge CLK &&& check_noidle_bist, posedge AM[3], tAMS, tAMH, notify_addr);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[0], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[1], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[2], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[3], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[4], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[5], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[6], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[7], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[8], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[9], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[10], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[11], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[12], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[13], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[14], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[15], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[16], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[17], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[18], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[19], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[20], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[21], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[22], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[23], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[24], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[25], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[26], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[27], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[28], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[29], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[30], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, negedge DM[31], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[0], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[1], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[2], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[3], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[4], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[5], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[6], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[7], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[8], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[9], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[10], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[11], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[12], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[13], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[14], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[15], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[16], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[17], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[18], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[19], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[20], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[21], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[22], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[23], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[24], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[25], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[26], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[27], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[28], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[29], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[30], tDMS, tDMH, notify_din);
    $setuphold(posedge CLK &&& check_write_bist, posedge DM[31], tDMS, tDMH, notify_din);



    $setuphold(edge[0x] CLK_i , posedge SD, tSDX, 0, notify_clk);
    $setuphold(edge[1x] CLK_i , posedge SD, tSDX, 0, notify_clk);
    $setuphold(edge[x0] CLK_i , negedge SD, 0, tXSD, notify_clk);
    $setuphold(edge[x1] CLK_i , negedge SD, 0, tXSD, notify_clk);
    $setuphold(edge[0x] SLP_i , posedge SD, tSDX, 0, notify_clk);
    $setuphold(edge[1x] SLP_i , posedge SD, tSDX, 0, notify_clk);
    $setuphold(edge[x0] SLP_i , negedge SD, 0, tXSD, notify_clk);
    $setuphold(edge[x1] SLP_i , negedge SD, 0, tXSD, notify_clk);
    $setuphold (edge[0x] RTSEL_i[0], posedge SD, tSDX, 0, notify_clk);
    $setuphold (edge[1x] RTSEL_i[0], posedge SD, tSDX, 0, notify_clk);
    $setuphold (edge[x0] RTSEL_i[0], negedge SD, 0, tXSD, notify_clk);
    $setuphold (edge[x1] RTSEL_i[0], negedge SD, 0, tXSD, notify_clk);
    $setuphold (edge[0x] RTSEL_i[1], posedge SD, tSDX, 0, notify_clk);
    $setuphold (edge[1x] RTSEL_i[1], posedge SD, tSDX, 0, notify_clk);
    $setuphold (edge[x0] RTSEL_i[1], negedge SD, 0, tXSD, notify_clk);
    $setuphold (edge[x1] RTSEL_i[1], negedge SD, 0, tXSD, notify_clk);
    $setuphold (edge[0x] WTSEL_i[0], posedge SD, tSDX, 0, notify_clk);
    $setuphold (edge[1x] WTSEL_i[0], posedge SD, tSDX, 0, notify_clk);
    $setuphold (edge[x0] WTSEL_i[0], negedge SD, 0, tXSD, notify_clk);
    $setuphold (edge[x1] WTSEL_i[0], negedge SD, 0, tXSD, notify_clk);
    $setuphold (edge[0x] WTSEL_i[1], posedge SD, tSDX, 0, notify_clk);
    $setuphold (edge[1x] WTSEL_i[1], posedge SD, tSDX, 0, notify_clk);
    $setuphold (edge[x0] WTSEL_i[1], negedge SD, 0, tXSD, notify_clk);
    $setuphold (edge[x1] WTSEL_i[1], negedge SD, 0, tXSD, notify_clk);
    
    $setuphold(edge[0x] BIST_i , posedge SD, tSDX, 0, notify_clk);
    $setuphold(edge[1x] BIST_i , posedge SD, tSDX, 0, notify_clk);
    $setuphold(edge[x0] BIST_i , negedge SD, 0, tXSD, notify_clk);
    $setuphold(edge[x1] BIST_i , negedge SD, 0, tXSD, notify_clk);
    $setuphold(edge[0x] AM_i[0] &&& BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[1x] AM_i[0] &&& BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[x0] AM_i[0] &&& BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[x1] AM_i[0] &&& BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[0x] A_i[0] &&& ~BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[1x] A_i[0] &&& ~BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[x0] A_i[0] &&& ~BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[x1] A_i[0] &&& ~BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[0x] AM_i[1] &&& BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[1x] AM_i[1] &&& BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[x0] AM_i[1] &&& BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[x1] AM_i[1] &&& BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[0x] A_i[1] &&& ~BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[1x] A_i[1] &&& ~BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[x0] A_i[1] &&& ~BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[x1] A_i[1] &&& ~BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[0x] AM_i[2] &&& BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[1x] AM_i[2] &&& BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[x0] AM_i[2] &&& BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[x1] AM_i[2] &&& BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[0x] A_i[2] &&& ~BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[1x] A_i[2] &&& ~BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[x0] A_i[2] &&& ~BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[x1] A_i[2] &&& ~BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[0x] AM_i[3] &&& BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[1x] AM_i[3] &&& BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[x0] AM_i[3] &&& BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[x1] AM_i[3] &&& BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[0x] A_i[3] &&& ~BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[1x] A_i[3] &&& ~BIST_i , posedge SD, tSDX, 0, notify_addr);
    $setuphold(edge[x0] A_i[3] &&& ~BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[x1] A_i[3] &&& ~BIST_i , negedge SD, 0, tXSD, notify_addr);
    $setuphold(edge[0x] DM_i[0] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[0] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[0] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[0] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[0] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[0] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[0] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[0] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[1] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[1] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[1] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[1] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[1] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[1] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[1] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[1] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[2] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[2] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[2] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[2] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[2] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[2] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[2] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[2] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[3] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[3] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[3] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[3] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[3] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[3] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[3] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[3] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[4] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[4] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[4] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[4] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[4] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[4] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[4] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[4] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[5] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[5] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[5] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[5] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[5] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[5] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[5] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[5] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[6] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[6] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[6] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[6] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[6] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[6] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[6] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[6] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[7] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[7] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[7] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[7] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[7] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[7] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[7] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[7] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[8] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[8] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[8] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[8] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[8] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[8] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[8] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[8] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[9] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[9] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[9] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[9] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[9] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[9] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[9] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[9] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[10] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[10] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[10] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[10] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[10] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[10] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[10] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[10] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[11] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[11] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[11] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[11] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[11] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[11] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[11] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[11] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[12] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[12] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[12] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[12] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[12] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[12] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[12] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[12] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[13] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[13] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[13] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[13] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[13] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[13] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[13] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[13] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[14] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[14] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[14] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[14] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[14] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[14] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[14] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[14] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[15] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[15] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[15] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[15] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[15] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[15] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[15] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[15] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[16] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[16] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[16] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[16] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[16] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[16] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[16] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[16] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[17] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[17] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[17] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[17] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[17] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[17] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[17] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[17] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[18] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[18] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[18] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[18] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[18] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[18] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[18] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[18] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[19] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[19] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[19] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[19] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[19] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[19] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[19] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[19] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[20] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[20] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[20] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[20] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[20] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[20] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[20] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[20] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[21] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[21] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[21] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[21] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[21] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[21] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[21] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[21] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[22] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[22] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[22] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[22] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[22] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[22] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[22] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[22] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[23] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[23] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[23] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[23] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[23] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[23] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[23] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[23] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[24] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[24] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[24] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[24] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[24] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[24] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[24] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[24] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[25] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[25] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[25] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[25] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[25] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[25] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[25] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[25] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[26] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[26] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[26] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[26] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[26] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[26] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[26] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[26] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[27] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[27] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[27] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[27] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[27] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[27] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[27] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[27] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[28] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[28] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[28] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[28] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[28] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[28] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[28] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[28] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[29] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[29] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[29] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[29] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[29] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[29] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[29] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[29] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[30] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[30] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[30] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[30] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[30] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[30] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[30] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[30] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] DM_i[31] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] DM_i[31] &&& BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] DM_i[31] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] DM_i[31] &&& BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] D_i[31] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[1x] D_i[31] &&& ~BIST_i , posedge SD, tSDX, 0, notify_din);
    $setuphold(edge[x0] D_i[31] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[x1] D_i[31] &&& ~BIST_i , negedge SD, 0, tXSD, notify_din);
    $setuphold(edge[0x] CEBM_i &&& BIST_i , posedge SD, tSDX, 0, notify_ceb);
    $setuphold(edge[1x] CEBM_i &&& BIST_i , posedge SD, tSDX, 0, notify_ceb);
    $setuphold(edge[x0] CEBM_i &&& BIST_i , negedge SD, 0, tXSD, notify_ceb);
    $setuphold(edge[x1] CEBM_i &&& BIST_i , negedge SD, 0, tXSD, notify_ceb);
    $setuphold(edge[0x] WEBM_i &&& BIST_i , posedge SD, tSDX, 0, notify_web);
    $setuphold(edge[1x] WEBM_i &&& BIST_i , posedge SD, tSDX, 0, notify_web);
    $setuphold(edge[x0] WEBM_i &&& BIST_i , negedge SD, 0, tXSD, notify_web);
    $setuphold(edge[x1] WEBM_i &&& BIST_i , negedge SD, 0, tXSD, notify_web);
    $setuphold(edge[0x] CEB_i &&& ~BIST_i , posedge SD, tSDX, 0, notify_ceb);
    $setuphold(edge[1x] CEB_i &&& ~BIST_i , posedge SD, tSDX, 0, notify_ceb);
    $setuphold(edge[x0] CEB_i &&& ~BIST_i , negedge SD, 0, tXSD, notify_ceb);
    $setuphold(edge[x1] CEB_i &&& ~BIST_i , negedge SD, 0, tXSD, notify_ceb);
    $setuphold(edge[0x] WEB_i &&& ~BIST_i , posedge SD, tSDX, 0, notify_web);
    $setuphold(edge[1x] WEB_i &&& ~BIST_i , posedge SD, tSDX, 0, notify_web);
    $setuphold(edge[x0] WEB_i &&& ~BIST_i , negedge SD, 0, tXSD, notify_web);
    $setuphold(edge[x1] WEB_i &&& ~BIST_i , negedge SD, 0, tXSD, notify_web);

    $setuphold(edge[0x] CLK_i &&& check_nosd_nodslp , posedge SLP, tSLPX, 0, notify_clk);
    $setuphold(edge[1x] CLK_i &&& check_nosd_nodslp , posedge SLP, tSLPX, 0, notify_clk);
    $setuphold(edge[x0] CLK_i &&& check_nosd_nodslp , negedge SLP, 0, tXSLP, notify_clk);
    $setuphold(edge[x1] CLK_i &&& check_nosd_nodslp , negedge SLP, 0, tXSLP, notify_clk);
    $setuphold (edge[0x] RTSEL_i[0] &&& check_nosd_nodslp, posedge SLP, tSLPX, 0, notify_clk);
    $setuphold (edge[1x] RTSEL_i[0] &&& check_nosd_nodslp, posedge SLP, tSLPX, 0, notify_clk);
    $setuphold (edge[x0] RTSEL_i[0] &&& check_nosd_nodslp, negedge SLP, 0, tXSLP, notify_clk);
    $setuphold (edge[x1] RTSEL_i[0] &&& check_nosd_nodslp, negedge SLP, 0, tXSLP, notify_clk);
    $setuphold (edge[0x] RTSEL_i[1] &&& check_nosd_nodslp, posedge SLP, tSLPX, 0, notify_clk);
    $setuphold (edge[1x] RTSEL_i[1] &&& check_nosd_nodslp, posedge SLP, tSLPX, 0, notify_clk);
    $setuphold (edge[x0] RTSEL_i[1] &&& check_nosd_nodslp, negedge SLP, 0, tXSLP, notify_clk);
    $setuphold (edge[x1] RTSEL_i[1] &&& check_nosd_nodslp, negedge SLP, 0, tXSLP, notify_clk);
    $setuphold (edge[0x] WTSEL_i[0] &&& check_nosd_nodslp, posedge SLP, tSLPX, 0, notify_clk);
    $setuphold (edge[1x] WTSEL_i[0] &&& check_nosd_nodslp, posedge SLP, tSLPX, 0, notify_clk);
    $setuphold (edge[x0] WTSEL_i[0] &&& check_nosd_nodslp, negedge SLP, 0, tXSLP, notify_clk);
    $setuphold (edge[x1] WTSEL_i[0] &&& check_nosd_nodslp, negedge SLP, 0, tXSLP, notify_clk);
    $setuphold (edge[0x] WTSEL_i[1] &&& check_nosd_nodslp, posedge SLP, tSLPX, 0, notify_clk);
    $setuphold (edge[1x] WTSEL_i[1] &&& check_nosd_nodslp, posedge SLP, tSLPX, 0, notify_clk);
    $setuphold (edge[x0] WTSEL_i[1] &&& check_nosd_nodslp, negedge SLP, 0, tXSLP, notify_clk);
    $setuphold (edge[x1] WTSEL_i[1] &&& check_nosd_nodslp, negedge SLP, 0, tXSLP, notify_clk);
    
    $setuphold(edge[0x] BIST_i &&& check_nosd_nodslp , posedge SLP, tSLPX, 0, notify_clk);
    $setuphold(edge[1x] BIST_i &&& check_nosd_nodslp , posedge SLP, tSLPX, 0, notify_clk);
    $setuphold(edge[x0] BIST_i &&& check_nosd_nodslp , negedge SLP, 0, tXSLP, notify_clk);
    $setuphold(edge[x1] BIST_i &&& check_nosd_nodslp , negedge SLP, 0, tXSLP, notify_clk);
    $setuphold(edge[0x] AM_i[0] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[1x] AM_i[0] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[x0] AM_i[0] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[x1] AM_i[0] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[0x] A_i[0] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[1x] A_i[0] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[x0] A_i[0] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[x1] A_i[0] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[0x] AM_i[1] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[1x] AM_i[1] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[x0] AM_i[1] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[x1] AM_i[1] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[0x] A_i[1] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[1x] A_i[1] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[x0] A_i[1] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[x1] A_i[1] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[0x] AM_i[2] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[1x] AM_i[2] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[x0] AM_i[2] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[x1] AM_i[2] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[0x] A_i[2] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[1x] A_i[2] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[x0] A_i[2] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[x1] A_i[2] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[0x] AM_i[3] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[1x] AM_i[3] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[x0] AM_i[3] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[x1] AM_i[3] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[0x] A_i[3] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[1x] A_i[3] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_addr);
    $setuphold(edge[x0] A_i[3] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[x1] A_i[3] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_addr);
    $setuphold(edge[0x] DM_i[0] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[0] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[0] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[0] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[0] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[0] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[0] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[0] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[1] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[1] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[1] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[1] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[1] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[1] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[1] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[1] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[2] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[2] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[2] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[2] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[2] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[2] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[2] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[2] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[3] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[3] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[3] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[3] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[3] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[3] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[3] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[3] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[4] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[4] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[4] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[4] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[4] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[4] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[4] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[4] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[5] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[5] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[5] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[5] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[5] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[5] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[5] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[5] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[6] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[6] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[6] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[6] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[6] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[6] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[6] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[6] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[7] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[7] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[7] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[7] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[7] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[7] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[7] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[7] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[8] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[8] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[8] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[8] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[8] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[8] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[8] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[8] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[9] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[9] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[9] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[9] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[9] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[9] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[9] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[9] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[10] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[10] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[10] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[10] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[10] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[10] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[10] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[10] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[11] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[11] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[11] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[11] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[11] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[11] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[11] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[11] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[12] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[12] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[12] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[12] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[12] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[12] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[12] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[12] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[13] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[13] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[13] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[13] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[13] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[13] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[13] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[13] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[14] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[14] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[14] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[14] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[14] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[14] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[14] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[14] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[15] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[15] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[15] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[15] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[15] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[15] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[15] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[15] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[16] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[16] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[16] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[16] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[16] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[16] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[16] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[16] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[17] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[17] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[17] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[17] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[17] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[17] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[17] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[17] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[18] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[18] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[18] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[18] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[18] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[18] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[18] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[18] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[19] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[19] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[19] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[19] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[19] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[19] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[19] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[19] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[20] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[20] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[20] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[20] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[20] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[20] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[20] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[20] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[21] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[21] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[21] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[21] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[21] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[21] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[21] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[21] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[22] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[22] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[22] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[22] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[22] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[22] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[22] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[22] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[23] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[23] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[23] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[23] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[23] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[23] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[23] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[23] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[24] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[24] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[24] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[24] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[24] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[24] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[24] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[24] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[25] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[25] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[25] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[25] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[25] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[25] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[25] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[25] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[26] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[26] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[26] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[26] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[26] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[26] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[26] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[26] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[27] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[27] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[27] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[27] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[27] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[27] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[27] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[27] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[28] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[28] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[28] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[28] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[28] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[28] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[28] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[28] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[29] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[29] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[29] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[29] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[29] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[29] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[29] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[29] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[30] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[30] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[30] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[30] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[30] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[30] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[30] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[30] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] DM_i[31] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] DM_i[31] &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] DM_i[31] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] DM_i[31] &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] D_i[31] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[1x] D_i[31] &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_din);
    $setuphold(edge[x0] D_i[31] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[x1] D_i[31] &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_din);
    $setuphold(edge[0x] CEBM_i &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_ceb);
    $setuphold(edge[1x] CEBM_i &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_ceb);
    $setuphold(edge[x0] CEBM_i &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_ceb);
    $setuphold(edge[x1] CEBM_i &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_ceb);
    $setuphold(edge[0x] WEBM_i &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_web);
    $setuphold(edge[1x] WEBM_i &&& check_nosd_nodslp_bist , posedge SLP, tSLPX, 0, notify_web);
    $setuphold(edge[x0] WEBM_i &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_web);
    $setuphold(edge[x1] WEBM_i &&& check_nosd_nodslp_bist , negedge SLP, 0, tXSLP, notify_web);
    $setuphold(edge[0x] CEB_i &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_ceb);
    $setuphold(edge[1x] CEB_i &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_ceb);
    $setuphold(edge[x0] CEB_i &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_ceb);
    $setuphold(edge[x1] CEB_i &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_ceb);
    $setuphold(edge[0x] WEB_i &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_web);
    $setuphold(edge[1x] WEB_i &&& check_nosd_nodslp_norm , posedge SLP, tSLPX, 0, notify_web);
    $setuphold(edge[x0] WEB_i &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_web);
    $setuphold(edge[x1] WEB_i &&& check_nosd_nodslp_norm , negedge SLP, 0, tXSLP, notify_web);

endspecify
`endif    //end `ifdef UNIT_DELAY

initial begin
    read_flag = 0;
    write_flag = 0;
    idle_flag = 0;
    slp_mode = 0;
    dslp_mode=0;
    sd_mode=0;
end

 `ifdef TSMC_INITIALIZE_MEM
initial begin 
`ifdef TSMC_INITIALIZE_FORMAT_BINARY
     #(INITIAL_MEM_DELAY)  $readmemb(cdeFileInit, PRELOAD, 0, numWord-1);
`else
     #(INITIAL_MEM_DELAY)  $readmemh(cdeFileInit, PRELOAD, 0, numWord-1);
`endif
    for (i = 0; i < numWord; i = i + 1) begin
        row_tmp = i;
	col_tmp = 0;
        MEMORY[row_tmp][col_tmp] = PRELOAD[i];
    end
end
`endif //  `ifdef TSMC_INITIALIZE_MEM
   
`ifdef TSMC_INITIALIZE_FAULT
initial begin
`ifdef TSMC_INITIALIZE_FORMAT_BINARY
     #(INITIAL_FAULT_DELAY) $readmemb(cdeFileFault, PRELOAD, 0, numWord-1);
`else
     #(INITIAL_FAULT_DELAY) $readmemh(cdeFileFault, PRELOAD, 0, numWord-1);
`endif
    for (i = 0; i < numWord; i = i + 1) begin
        row_tmp = i;
	col_tmp = 0;
        MEMORY_FAULT[row_tmp][col_tmp] = PRELOAD[i];
    end
end
`endif //  `ifdef TSMC_INITIALIZE_FAULT


`ifdef TSMC_NO_TESTPINS_WARNING
`else
always @(CLK_i or RTSEL_i) begin
    if((RTSEL_i !== 2'b01) && ($realtime > 0) && !SLP_i && !DSLP_i && !SD_i) begin
        $display("\tError %m : input RTSEL should be set to 2'b01 at simulation time %.1f\n", $realtime);
        $display("\tError %m : Please refer the datasheet for the RTSEL setting in the different segment and mux configuration\n");
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
        Q_d = {numIOBit{1'bx}};
        xMemoryAll;
    end
end
always @(CLK_i or WTSEL_i) begin
    if((WTSEL_i !== 2'b00) && ($realtime > 0) && !SLP_i && !DSLP_i && !SD_i) begin
        $display("\tError %m : input WTSEL should be set to 2'b00 at simulation time %.1f\n", $realtime);
        $display("\tError %m : Please refer the datasheet for the WTSEL setting in the different segment and mux configuration\n");
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
        Q_d = {numIOBit{1'bx}};
        xMemoryAll;
    end
end
`endif

always @(BIST_i) begin
    if ((BIST_i === 1'bx || BIST_i === 1'bz) && !SD_i && !DSLP_i && !SLP_i) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input BIST unknown/high-Z at simulation time %.1f\n", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
        Q_d = {numIOBit{1'bx}};
        xMemoryAll;
    end
end

always @(CLK_i) begin
    if (CLK_i === 1'b1) begin
        read_flag=0;
        idle_flag=1;
        write_flag=0;
    end
    if (slp_mode === 0 && !SD_i && !DSLP_i && !SLP_i) begin
        if ((CLK_i === 1'bx || CLK_i === 1'bz) && !SD_i && !DSLP_i && !SLP_i) begin
`ifdef no_warning
`else
            $display("\tWarning %m : input CLK unknown/high-Z at simulation time %.1f\n", $realtime);
`endif
`ifdef UNIT_DELAY
            #(SRAM_DELAY);
`endif
            Q_d = {numIOBit{1'bx}};
            xMemoryAll;
        end
        else if ((CLK_i===1) &&(clk_latch===0) && !SD_i && !DSLP_i && !SLP_i && BIST_i !== 1'bx) begin    //posedge
            iRowAddr = iA[numWordAddr-1:numCMAddr];
            iColAddr = 1'b0;
            if (iCEB === 1'b0) begin
                idle_flag = 0;
                if (iWEB === 1'b1) begin        // read
                        read_flag = 1;
                        if ( ^iA === 1'bx ) begin
`ifdef no_warning
`else
                            $display("\tWarning %m : input A/AM unknown/high-Z in read cycle at simulation time %.1f\n", $realtime);
`endif
`ifdef UNIT_DELAY
                            #(SRAM_DELAY);
`endif
                            Q_d = {numIOBit{1'bx}};
                        //xMemoryAll;
                        end 
                        else if (iA >= numWord) begin
`ifdef no_warning
`else
                            $display("\tWarning %m : address exceed word depth in read cycle at simulation time %.1f\n", $realtime);
`endif
`ifdef UNIT_DELAY
                            #(SRAM_DELAY);
`endif
                            Q_d = {numIOBit{1'bx}};
                        end
                        else begin
`ifdef UNIT_DELAY
                            #(SRAM_DELAY);
    `ifdef TSMC_INITIALIZE_FAULT
                            Q_d = (MEMORY[iRowAddr][iColAddr] ^ MEMORY_FAULT[iRowAddr][iColAddr]);
    `else
                            Q_d =  MEMORY[iRowAddr][iColAddr];
    `endif
`else
  `ifdef TSMC_INITIALIZE_FAULT
                            Q_d = {numBit{1'bx}};    //transition to x first
                            #0.001 Q_d = (MEMORY[iRowAddr][iColAddr] ^ MEMORY_FAULT[iRowAddr][iColAddr]);
  `else
                            Q_d = {numBit{1'bx}};    //transition to x first
                            #0.001 Q_d =  MEMORY[iRowAddr][iColAddr];
  `endif
`endif
                        end // else: !if(iA >= numWord)
                end // if (iWEB === 1'b1)
                else if (iWEB === 1'b0) begin    // write
                    if ( ^iA === 1'bx ) begin
`ifdef no_warning
`else
                        $display("\tWarning %m : input A/AM unknown/high-Z in write cycle at simulation time %.1f\n", $realtime);
`endif
                        xMemoryAll;
                    end 
                    else if (iA >= numWord) begin
`ifdef no_warning
`else
                        $display("\tWarning %m : address exceed word depth in write cycle at simulation time %.1f\n", $realtime);
`endif
                    end 
                    else begin
                        if ( ^iD === 1'bx ) begin
`ifdef no_warning
`else
                            $display("\tWarning %m : input D/DM unknown/high-Z in write cycle at simulation time %.1f\n", $realtime);
`endif
                        end
                        if ( ^iBWEB === 1'bx ) begin
`ifdef no_warning
`else
                            $display("\tWarning %m : input BWEB/BWEBM unknown/high-Z in write cycle at simulation time %.1f\n", $realtime);
`endif
                        end
                        write_flag = 1;
                        begin
                            DIN_tmp = MEMORY[iRowAddr][iColAddr];
                            for (i = 0; i < numBit; i = i + 1) begin
                                DIN_tmp[i] = iD[i];
                            end 
                            if ( isStuckAt0(iA) || isStuckAt1(iA) ) begin
                                combineErrors(iA, ERR_tmp);
                                for (j = 0; j < numBit; j = j + 1) begin
                                    if (ERR_tmp[j] === 1'b0) begin
                                        DIN_tmp[j] = 1'b0;
                                    end 
                                    else if (ERR_tmp[j] === 1'b1) begin
                                        DIN_tmp[j] = 1'b1;
                                    end
                                end
                            end
                            MEMORY[iRowAddr][iColAddr] = DIN_tmp;
                        end
                    end //end of if ( ^iA === 1'bx ) begin
                end 
                else begin
`ifdef no_warning
`else
                    $display("\tWarning %m : input WEB/WEBM unknown/high-Z at simulation time %.1f\n", $realtime);
`endif
`ifdef UNIT_DELAY
                    #(SRAM_DELAY);
`endif
                    Q_d = {numIOBit{1'bx}};
                    xMemoryAll;
                end // else: !if(iWEB === 1'b0)
            end // if (iCEB === 1'b0)
            else if (iCEB === 1'b1) begin
                idle_flag = 1;
            end
            else begin    //CEB is 'x / 'Z                
`ifdef no_warning
`else
                $display("\tWarning %m : input CEB/CEBM unknown/high-Z at simulation time %.1f\n", $realtime);
`endif
`ifdef UNIT_DELAY
                #(SRAM_DELAY);
`endif
                Q_d = {numIOBit{1'bx}};
                xMemoryAll;
            end // else: !if(iCEB === 1'b1)
        end // if ((CLK_i===1) &&(clk_latch===0))
    end
    clk_latch=CLK_i;    //latch CLK_i
end // always @ (CLK_i)




always @(posedge CLK_i) begin
    if (CLK_i === 1'b1) begin
        CEBL = iCEB;
        WEBL = iWEB;
    end
end

always @(SD_i or DSLP_i or SLP_i) begin
    //---- Check SD Unknown
    if ((SD_i === 1'bx || SD_i === 1'bz) && $realtime !=0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input SD unknown/high-Z at simulation time %.1f\n", $realtime);
`endif
        slp_mode=0;
        dslp_mode=0;
        sd_mode=0;
`ifdef UNIT_DELAY
        #(SRAM_DELAY);
`endif
        Q_d={numIOBit{1'bx}};
        xMemoryAll;
    end  //  End Check SD Unknown
    //---- When entering SD mode, check if CEB is asserted or not
    else if (SLP_i===0 && DSLP_i === 0 && SD_i===1 && iCEB!==1'b1 && (sd_mode === 0)) begin
`ifdef no_warning
`else
        $display("\tWarning %m : Invalid Shut Down Mode Sequence. Input CEB 0/unknown/high-Z while entering shut down mode at simulation time %.1f", $realtime);
`endif
        slp_mode=0;
        dslp_mode=0;
        sd_mode=0;
`ifdef UNIT_DELAY
        #(SRAM_DELAY);
`endif
        Q_d={numIOBit{1'bx}};
        xMemoryAll;
    end  //  End When entering SD mode, check if CEB is asserted or not
    //---- When SD wake up, check if CEB is asserted or not
    else if ((SD_i===0  && DSLP_i === 0 && SLP_i === 0 ) && (iCEB!==1)) begin
`ifdef no_warning
`else
        if ($realtime > 0) $display("\tWarning %m : Invalid Wake Up Sequence. Input CEB is 0/unknown/high-Z while exiting shut down mode at simulation time %.1f", $realtime);
`endif
        slp_mode=0;
        dslp_mode=0;
        sd_mode=0;
`ifdef UNIT_DELAY
        #(SRAM_DELAY);
`endif
        Q_d={numIOBit{1'bx}};
        xMemoryAll;
    end  //  End When SD wake up, check if CEB is asserted or not
    //---- Power-Down Mode wake up
    else if ((SD_i===0) && (iCEB===1) && (sd_mode === 1)) begin
	sd_mode = 0;
        if(DSLP_i===0)
            dslp_mode=0;
        if(SLP_i===0)
            slp_mode=0;
        if(DSLP_i===1)
            dslp_mode=1;
        if(SLP_i===1)
            slp_mode=1;
        if(!(slp_mode === 1 || dslp_mode === 1)) begin
`ifdef UNIT_DELAY
            #(SRAM_DELAY);
`endif
            Q_d={numIOBit{1'bx}};
        end
    end  //  End Power-Down Mode wake up
    //---- Entering SD mode
    else if ((SD_i===1) && (iCEB===1) &&  (sd_mode === 0)) begin
        xMemoryAll;
        sd_mode = 1;
        if(DSLP_i===0)
            dslp_mode=0;
        if(SLP_i===0)
            slp_mode=0;
        if(DSLP_i===1)
            dslp_mode=1;
        if(SLP_i===1)
            slp_mode=1;
        if(|Q_d !== 1'b0 || !(slp_mode === 1 || dslp_mode === 1)) begin
`ifdef UNIT_DELAY
            #(SRAM_DELAY);
`endif
            Q_d={numIOBit{1'bx}};
            #0.001;
        end
        Q_d=0;
    end  //  End Entering SD mode
    //---- sd_mode initialization
    else if (sd_mode === 1'bx) begin
      sd_mode = SD_i;
    end  //  End sd_mode initialization
    if (SD_i === 1) begin
        xMemoryAll;   
    end
    //---- Check DSLP Unknown
    else if ((DSLP_i === 1'bx || DSLP_i === 1'bz) && (SD_i===0)  && $realtime !=0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DSLP unknown/high-Z at simulation time %.1f\n", $realtime);
`endif
        slp_mode=0;
        dslp_mode=0;
        sd_mode=0;
`ifdef UNIT_DELAY
        #(SRAM_DELAY);
`endif
        Q_d={numIOBit{1'bx}};
        xMemoryAll;
    end  //  End Check DSLP Unknown
    //---- When entering DSLP mode, check if CEB is asserted or not
    else if (SD_i === 0 && DSLP_i===1 && SLP_i===0 && iCEB!==1'b1 && (dslp_mode === 0) ) begin
`ifdef no_warning
`else
        $display("\tWarning %m : Invalid Deep Sleep Mode Sequence. Input CEB 0/unknown/high-Z while entering deep sleep mode at simulation time %.1f", $realtime);
`endif
        slp_mode=0;
        dslp_mode=0;
        sd_mode=0;
`ifdef UNIT_DELAY
        #(SRAM_DELAY);
`endif
        Q_d={numIOBit{1'bx}};
        xMemoryAll;
    end  //  End When entering DSLP mode, check if CEB is asserted or not
    //---- When DSLP wake up, check if CEB is asserted or not
    else if ((SD_i === 0 && DSLP_i===0 && SLP_i===0) && (iCEB!==1) && (dslp_mode === 1)) begin
`ifdef no_warning
`else
        if ($realtime > 0) $display("\tWarning %m : Invalid Wake Up Sequence. Input CEB is 0/unknown/high-Z while exiting deep sleep mode at simulation time %.1f", $realtime);
`endif
        slp_mode=0;
        dslp_mode=0;
        sd_mode=0;
`ifdef UNIT_DELAY
        #(SRAM_DELAY);
`endif
        Q_d={numIOBit{1'bx}};
        xMemoryAll;
    end  //  End When DSLP wake up, check if CEB is asserted or not
    //---- DSLP Wake up
    else if ((DSLP_i===0) && (iCEB===1) && (dslp_mode === 1)) begin
        dslp_mode=0;
        if(!(sd_mode === 1 || slp_mode === 1)) begin
            Q_d={numIOBit{1'bx}};
        end
    end  //  End DSLP wake up
    //---- Entering DSLP mode
    else if ((DSLP_i===1) && (iCEB===1) &&  (dslp_mode === 0)) begin
        dslp_mode=1;
        if(SLP_i===0)
            slp_mode=0;
        if(SLP_i===1)
            slp_mode=1;
        if(|Q_d !== 1'b0 || !(sd_mode === 1 || slp_mode === 1)) begin
`ifdef UNIT_DELAY
            #(SRAM_DELAY);
`endif
            Q_d={numIOBit{1'bx}};
            #0.001;
        end
        Q_d=0;
    end  //  End Entering DSLP mode
    //---- dslp_mode initialization
    else if (dslp_mode === 1'bx) begin
      dslp_mode = DSLP_i;
    end  //  End dslp_mode initialization
    //---- Check SLP Unknown
    else if ((SLP_i === 1'bx || SLP_i === 1'bz) && (DSLP_i===0) && (SD_i===0) && $realtime !=0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input SLP unknown/high-Z at simulation time %.1f\n", $realtime);
`endif
        slp_mode=0;
        dslp_mode=0;
        sd_mode=0;
`ifdef UNIT_DELAY
        #(SRAM_DELAY);
`endif
        Q_d={numIOBit{1'bx}};
        xMemoryAll;
    end  //  End Check SLP Unknown
    //---- When entering SLP mode, check if CEB is asserted or not
    else if (SD_i === 0 && DSLP_i===0 && SLP_i===1 && iCEB!==1'b1 && (slp_mode === 0)) begin
`ifdef no_warning
`else
        $display("\tWarning %m : Invalid Sleep Mode Sequence. Input CEB 0/unknown/high-Z while entering sleep mode at simulation time %.1f", $realtime);
`endif
        slp_mode=0;
        dslp_mode=0;
        sd_mode=0;
`ifdef UNIT_DELAY
        #(SRAM_DELAY);
`endif
        Q_d={numIOBit{1'bx}};
        xMemoryAll;
    end  //  End When entering SLP mode, check if CEB is asserted or not
    //---- When SLP wake up, check if CEB is asserted or not
    else if ((SLP_i===0 && DSLP_i===0 && SLP_i===0) && (iCEB!==1) && (slp_mode === 1)) begin
`ifdef no_warning
`else
        if ($realtime > 0) $display("\tWarning %m : Invalid Wake Up Sequence. Input CEB is 0/unknown/high-Z while exiting sleep mode at simulation time %.1f", $realtime);
`endif
        slp_mode=0;
        dslp_mode=0;
        sd_mode=0;
`ifdef UNIT_DELAY
        #(SRAM_DELAY);
`endif
        Q_d={numIOBit{1'bx}};
        xMemoryAll;
    end   //  End When SLP wake up, check if CEB is asserted or not
    //---- SLP Wake up
    else if ((SLP_i===0) && (iCEB===1) && (slp_mode === 1)) begin
        slp_mode=0;
        if(!(sd_mode === 1 || dslp_mode === 1)) begin
            Q_d={numIOBit{1'bx}};
        end
    end  //  End SLP wake up
    //---- Entering SLP mode
    else if ((SLP_i===1) && (iCEB===1) &&  (slp_mode === 0)) begin
        slp_mode=1;
        if(!(sd_mode === 1 || dslp_mode === 1)) begin
`ifdef UNIT_DELAY
            #(SRAM_DELAY);
`endif
            Q_d={numIOBit{1'bx}};
            #0.001;
        end
        Q_d=0;
    end  //  End Entering SLP mode
    //---- slp_mode initialization
    else if (slp_mode === 1'bx) begin
      slp_mode = SLP_i;
    end  //  End slp_mode initialization
end


always @(posedge SD_i or posedge DSLP_i or posedge SLP_i) begin
    if (SD_i === 1'b1 && SLP === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input SLP high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && RTSEL[0] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input RTSEL[0] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && RTSEL[0] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input RTSEL[0] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && RTSEL[0] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input RTSEL[0] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && RTSEL[1] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input RTSEL[1] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && RTSEL[1] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input RTSEL[1] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && RTSEL[1] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input RTSEL[1] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && WTSEL[0] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WTSEL[0] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && WTSEL[0] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WTSEL[0] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && WTSEL[0] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WTSEL[0] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && WTSEL[1] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WTSEL[1] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && WTSEL[1] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WTSEL[1] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && WTSEL[1] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WTSEL[1] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && BIST === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input BIST high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && BIST === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input BIST high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && BIST === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input BIST high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end

    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && CEB === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CEB high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && CEB === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CEB high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && CEB === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CEB high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && WEB === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WEB high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && WEB === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WEB high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && WEB === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WEB high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && A[0] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[0] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && A[0] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[0] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && A[0] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[0] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && A[1] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[1] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && A[1] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[1] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && A[1] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[1] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && A[2] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[2] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && A[2] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[2] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && A[2] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[2] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && A[3] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[3] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && A[3] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[3] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && A[3] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[3] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end


    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[0] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[0] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[0] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[0] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[0] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[0] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[1] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[1] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[1] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[1] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[1] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[1] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[2] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[2] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[2] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[2] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[2] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[2] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[3] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[3] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[3] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[3] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[3] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[3] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[4] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[4] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[4] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[4] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[4] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[4] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[5] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[5] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[5] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[5] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[5] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[5] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[6] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[6] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[6] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[6] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[6] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[6] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[7] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[7] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[7] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[7] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[7] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[7] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[8] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[8] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[8] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[8] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[8] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[8] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[9] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[9] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[9] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[9] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[9] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[9] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[10] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[10] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[10] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[10] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[10] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[10] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[11] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[11] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[11] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[11] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[11] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[11] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[12] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[12] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[12] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[12] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[12] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[12] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[13] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[13] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[13] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[13] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[13] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[13] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[14] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[14] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[14] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[14] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[14] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[14] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[15] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[15] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[15] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[15] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[15] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[15] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[16] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[16] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[16] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[16] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[16] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[16] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[17] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[17] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[17] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[17] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[17] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[17] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[18] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[18] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[18] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[18] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[18] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[18] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[19] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[19] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[19] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[19] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[19] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[19] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[20] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[20] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[20] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[20] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[20] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[20] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[21] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[21] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[21] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[21] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[21] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[21] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[22] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[22] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[22] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[22] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[22] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[22] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[23] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[23] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[23] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[23] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[23] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[23] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[24] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[24] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[24] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[24] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[24] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[24] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[25] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[25] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[25] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[25] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[25] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[25] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[26] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[26] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[26] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[26] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[26] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[26] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[27] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[27] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[27] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[27] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[27] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[27] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[28] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[28] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[28] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[28] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[28] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[28] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[29] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[29] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[29] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[29] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[29] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[29] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[30] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[30] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[30] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[30] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[30] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[30] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[31] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[31] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && D[31] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[31] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && D[31] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[31] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && CEBM === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CEBM high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && CEBM === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CEBM high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && CEBM === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CEBM high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && WEBM === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WEBM high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && WEBM === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WEBM high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && WEBM === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WEBM high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && AM[0] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[0] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && AM[0] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[0] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && AM[0] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[0] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && AM[1] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[1] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && AM[1] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[1] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && AM[1] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[1] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && AM[2] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[2] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && AM[2] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[2] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && AM[2] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[2] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && AM[3] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[3] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && AM[3] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[3] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && AM[3] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[3] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end


    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[0] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[0] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[0] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[0] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[0] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[0] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[1] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[1] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[1] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[1] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[1] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[1] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[2] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[2] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[2] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[2] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[2] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[2] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[3] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[3] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[3] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[3] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[3] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[3] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[4] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[4] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[4] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[4] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[4] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[4] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[5] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[5] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[5] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[5] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[5] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[5] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[6] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[6] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[6] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[6] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[6] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[6] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[7] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[7] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[7] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[7] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[7] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[7] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[8] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[8] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[8] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[8] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[8] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[8] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[9] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[9] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[9] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[9] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[9] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[9] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[10] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[10] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[10] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[10] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[10] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[10] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[11] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[11] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[11] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[11] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[11] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[11] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[12] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[12] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[12] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[12] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[12] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[12] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[13] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[13] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[13] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[13] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[13] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[13] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[14] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[14] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[14] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[14] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[14] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[14] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[15] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[15] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[15] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[15] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[15] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[15] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[16] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[16] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[16] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[16] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[16] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[16] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[17] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[17] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[17] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[17] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[17] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[17] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[18] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[18] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[18] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[18] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[18] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[18] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[19] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[19] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[19] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[19] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[19] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[19] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[20] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[20] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[20] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[20] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[20] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[20] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[21] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[21] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[21] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[21] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[21] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[21] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[22] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[22] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[22] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[22] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[22] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[22] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[23] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[23] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[23] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[23] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[23] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[23] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[24] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[24] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[24] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[24] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[24] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[24] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[25] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[25] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[25] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[25] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[25] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[25] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[26] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[26] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[26] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[26] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[26] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[26] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[27] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[27] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[27] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[27] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[27] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[27] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[28] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[28] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[28] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[28] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[28] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[28] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[29] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[29] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[29] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[29] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[29] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[29] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[30] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[30] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[30] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[30] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[30] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[30] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[31] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[31] high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && DM[31] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[31] high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && DM[31] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[31] high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end

    if (SD_i === 1'b1 && DSLP_i === 1'b0 && SLP_i === 1'b0 && CLK === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CLK high-Z during Shut Down Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b1 && SLP_i === 1'b0 && CLK === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CLK high-Z during DSLP Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    else if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b1 && CLK === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CLK high-Z during Sleep Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
end
always @(negedge SD_i or negedge DSLP_i or negedge SLP_i) begin
    if (SD_i === 1'b1 && SLP === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input SLP high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && RTSEL[0] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input RTSEL[0] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && RTSEL[1] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input RTSEL[1] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && WTSEL[0] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WTSEL[0] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && WTSEL[1] === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WTSEL[1] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end

    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && BIST === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input BIST high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end

    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && CEB === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CEB high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && WEB === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WEB high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end

    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && A[0] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[0] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && A[1] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[1] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && A[2] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[2] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && A[3] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input A[3] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end


    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[0] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[0] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[1] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[1] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[2] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[2] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[3] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[3] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[4] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[4] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[5] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[5] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[6] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[6] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[7] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[7] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[8] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[8] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[9] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[9] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[10] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[10] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[11] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[11] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[12] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[12] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[13] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[13] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[14] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[14] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[15] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[15] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[16] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[16] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[17] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[17] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[18] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[18] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[19] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[19] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[20] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[20] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[21] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[21] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[22] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[22] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[23] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[23] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[24] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[24] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[25] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[25] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[26] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[26] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[27] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[27] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[28] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[28] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[29] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[29] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[30] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[30] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && D[31] === 1'bz && BIST_i !== 1'b1) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input D[31] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end

    
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && CEBM === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CEBM high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && WEBM === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input WEBM high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end

    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && AM[0] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[0] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && AM[1] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[1] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && AM[2] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[2] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && AM[3] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input AM[3] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end


    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[0] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[0] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[1] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[1] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[2] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[2] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[3] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[3] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[4] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[4] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[5] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[5] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[6] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[6] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[7] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[7] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[8] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[8] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[9] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[9] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[10] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[10] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[11] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[11] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[12] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[12] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[13] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[13] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[14] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[14] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[15] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[15] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[16] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[16] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[17] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[17] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[18] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[18] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[19] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[19] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[20] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[20] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[21] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[21] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[22] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[22] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[23] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[23] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[24] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[24] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[25] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[25] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[26] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[26] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[27] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[27] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[28] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[28] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[29] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[29] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[30] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[30] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && DM[31] === 1'bz && BIST_i !== 1'b0) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input DM[31] high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end

    if (SD_i === 1'b0 && DSLP_i === 1'b0 && SLP_i === 1'b0 && CLK === 1'bz) begin
`ifdef no_warning
`else
        $display("\tWarning %m : input CLK high-Z during Wake Up Mode, Core Unknown at %t.>>", $realtime);
`endif
`ifdef UNIT_DELAY
    #(SRAM_DELAY);
`endif
      Q_d = {numIOBit{1'bx}};
      xMemoryAll;
    end
end

`ifdef UNIT_DELAY
`else
always @(notify_sd) begin
    Q_d = {numIOBit{1'bx}};
    xMemoryAll;
end
always @(notify_slp) begin
    Q_d = {numIOBit{1'bx}};
    xMemoryAll;
end


always @(notify_clk) begin
    Q_d = {numIOBit{1'bx}};
    xMemoryAll;
end
always @(notify_bist) begin
    Q_d = {numIOBit{1'bx}};
    xMemoryAll;
end
always @(notify_ceb) begin
    Q_d = {numIOBit{1'bx}};
    xMemoryAll;
    read_flag = 0;
    write_flag = 0;
end
always @(notify_web) begin
    Q_d = {numIOBit{1'bx}};
    xMemoryAll;
    read_flag = 0;
    write_flag = 0;
end
always @(notify_addr) begin
    if (iWEB === 1'b1) begin
        Q_d = {numIOBit{1'bx}};
    end
    else if (iWEB === 1'b0) begin
        xMemoryAll;
    end
    else begin
        Q_d = {numIOBit{1'bx}};
    xMemoryAll;
    end
    read_flag = 0;
    write_flag = 0;
end
always @(notify_din) begin
    if ( ^iA === 1'bx ) begin
        xMemoryAll;
    end
    else begin
        xMemoryWord(iA);
    end
    write_flag = 0;
end
always @(notify_bweb) begin
    if ( ^iA === 1'bx ) begin
        xMemoryAll;
    end
    else begin
        xMemoryWord(iA);
    end
    write_flag = 0;
end

`endif    //end `ifdef UNIT_DELAY


task xMemoryAll;
reg [numRowAddr-1:0] row;
reg col;
reg [numRowAddr:0] row_index;
reg [numCMAddr:0] col_index;
begin
    for (row_index = 0; row_index <= numRow-1; row_index = row_index + 1) begin
        for (col_index = 0; col_index <= numCM-1; col_index = col_index + 1) begin
            row=row_index;
            col=col_index;
            MEMORY[row][col] = {numBit{1'bx}};
        end
    end
end
endtask

task zeroMemoryAll;
reg [numRowAddr-1:0] row;
reg col;
reg [numRowAddr:0] row_index;
reg [numCMAddr:0] col_index;
begin
    for (row_index = 0; row_index <= numRow-1; row_index = row_index + 1) begin
        for (col_index = 0; col_index <= numCM-1; col_index = col_index + 1) begin
            row=row_index;
            col=col_index;
            MEMORY[row][col] = {numBit{1'b0}};
        end
    end
end
endtask

task xMemoryWord;
input [numWordAddr-1:0] addr;
reg [numRowAddr-1:0] row;
reg col;
begin
    row = addr;
    col = 1'b0;
    MEMORY[row][col] = {numBit{1'bx}};
end
endtask

task preloadData;
input [256*8:1] infile;  // Max 256 character File Name
reg [numWordAddr:0] w;
reg [numWordAddr-numCMAddr-1:0] row;
reg col;
begin
`ifdef no_warning
`else
    $display("Preloading data from file %s", infile);
`endif
`ifdef TSMC_INITIALIZE_FORMAT_BINARY
        $readmemb(infile, PRELOAD);
`else
        $readmemh(infile, PRELOAD);
`endif
    for (w = 0; w < numWord; w = w + 1) begin
        {row, col} = w;
        row = w;
        col = 1'b0;
        MEMORY[row][col] = PRELOAD[w];
    end
end
endtask

/*
 * task injectSA - to inject a stuck-at error, please use hierarchical reference to call the injectSA task from the wrapper module
 *      input addr - the address location where the defect is to be introduced
 *      input bit - the bit location of the specified address where the defect is to occur
 *      input type - specify whether it's a s-a-0 (type = 0) or a s-a-1 (type = 1) fault
 *
 *      Multiple faults can be injected at the same address, regardless of the type.  This means that an address location can have 
 *      certain bits having stuck-at-0 faults while other bits have the stuck-at-1 defect.
 *
 * Examples:
 *      injectSA(0, 0, 0);  - injects a s-a-0 fault at address 0, bit 0
 *      injectSA(1, 0, 1);  - injects a s-a-1 fault at address 1, bit 0
 *      injectSA(1, 1, 0);  - injects a s-a-0 fault at address 1, bit 1
 *      injectSA(1, 2, 1);  - injects a s-a-1 fault at address 1, bit 2
 *      injectSA(1, 3, 1);  - injects a s-a-1 fault at address 1, bit 3
 *      injectSA(2, 2, 1);  - injects a s-a-1 fault at address 2, bit 2
 *      injectSA(14, 2, 0); - injects a s-a-0 fault at address 14, bit 2
 *
 */
task injectSA;
input [numWordAddr-1:0] addr;
input integer bitn;
input typen;
reg [numStuckAt:0] i;
reg [numBit-1:0] btmp;
begin
    j=bitn;
    if ( typen === 0 ) begin
        for (i = 0; i < numStuckAt; i = i + 1) begin
            if ( ^stuckAt0Addr[i] === 1'bx ) begin
                stuckAt0Addr[i] = addr;
                btmp = {numBit{1'bx}};
                btmp[j] = 1'b0;
                stuckAt0Bit[i] = btmp;
                i = numStuckAt;
`ifdef no_warning
`else
                $display("First s-a-0 error injected at address location %d = %b", addr, btmp);
`endif
                i = numStuckAt;
            end
            else if ( stuckAt0Addr[i] === addr ) begin
                btmp = stuckAt0Bit[i];
                btmp[j] = 1'b0;
                stuckAt0Bit[i] = btmp;
`ifdef no_warning
`else
                $display("More s-a-0 Error injected at address location %d = %b", addr, btmp);
`endif
                i = numStuckAt;
            end        
        end
    end
    else if (typen === 1) begin
        for (i = 0; i < numStuckAt; i = i + 1) begin
            if ( ^stuckAt1Addr[i] === 1'bx ) begin
                stuckAt1Addr[i] = addr;
                btmp = {numBit{1'bx}};
                btmp[j] = 1'b1;
                stuckAt1Bit[i] = btmp;
                i = numStuckAt;
`ifdef no_warning
`else
                $display("First s-a-1 error injected at address location %d = %b", addr, btmp);
`endif
                i = numStuckAt;
            end
            else if ( stuckAt1Addr[i] === addr ) begin
                btmp = stuckAt1Bit[i];
                btmp[j] = 1'b1;
                stuckAt1Bit[i] = btmp;
`ifdef no_warning
`else
                $display("More s-a-1 Error injected at address location %d = %b", addr, btmp);
`endif
                i = numStuckAt;
            end        
        end
    end
end
endtask

task combineErrors;
input [numWordAddr-1:0] addr;
output [numBit-1:0] errors;
integer j;
reg [numBit-1:0] btmp;
begin
    errors = {numBit{1'bx}};
    if ( isStuckAt0(addr) ) begin
        btmp = stuckAt0Bit[getStuckAt0Index(addr)];
        for ( j = 0; j < numBit; j = j + 1 ) begin
            if ( btmp[j] === 1'b0 ) begin
                errors[j] = 1'b0;
            end
        end
    end
    if ( isStuckAt1(addr) ) begin
        btmp = stuckAt1Bit[getStuckAt1Index(addr)];
        for ( j = 0; j < numBit; j = j + 1 ) begin
            if ( btmp[j] === 1'b1 ) begin
                errors[j] = 1'b1;
            end
        end
    end
end
endtask

function [numStuckAt-1:0] getStuckAt0Index;
input [numWordAddr-1:0] addr;
reg [numStuckAt:0] i;
begin
    for (i = 0; i < numStuckAt; i = i + 1) begin
        if (stuckAt0Addr[i] === addr) begin
            getStuckAt0Index = i;
        end
    end
end
endfunction

function [numStuckAt-1:0] getStuckAt1Index;
input [numWordAddr-1:0] addr;
reg [numStuckAt:0] i;
begin
    for (i = 0; i < numStuckAt; i = i + 1) begin
        if (stuckAt1Addr[i] === addr) begin
            getStuckAt1Index = i;
        end
    end
end
endfunction

function isStuckAt0;
input [numWordAddr-1:0] addr;
reg [numStuckAt:0] i;
reg flag;
begin
    flag = 0;
    for (i = 0; i < numStuckAt; i = i + 1) begin
        if (stuckAt0Addr[i] === addr) begin
            flag = 1;
            i = numStuckAt;
        end
    end
    isStuckAt0 = flag;
end
endfunction


function isStuckAt1;
input [numWordAddr-1:0] addr;
reg [numStuckAt:0] i;
reg flag;
begin
    flag = 0;
    for (i = 0; i < numStuckAt; i = i + 1) begin
        if (stuckAt1Addr[i] === addr) begin
            flag = 1;
            i = numStuckAt;
        end
    end
    isStuckAt1 = flag;
end
endfunction

task printMemory;
reg [numRowAddr-1:0] row;
reg col;
reg [numRowAddr:0] row_index;
reg [numCMAddr:0] col_index;
reg [numBit-1:0] temp;
begin
    $display("\n\nDumping memory content at %.1f...\n", $realtime);
    for (row_index = 0; row_index <= numRow-1; row_index = row_index + 1) begin
        for (col_index = 0; col_index <= numCM-1; col_index = col_index + 1) begin
             row=row_index;
            col=col_index;
            $display("[%d] = %b", {row, col}, MEMORY[row][col]);
        end
    end    
    $display("\n\n");
end
endtask

task printMemoryFromTo;
input [numWordAddr-1:0] addr1;
input [numWordAddr-1:0] addr2;
reg [numWordAddr:0] addr;
reg [numRowAddr-1:0] row;
reg col;
reg [numBit-1:0] temp;
begin
    $display("\n\nDumping memory content at %.1f...\n", $realtime);
    for (addr = addr1; addr < addr2; addr = addr + 1) begin
        row = addr;
        col = 1'b0;
        $display("[%d] = %b", addr, MEMORY[row][col]);
    end    
    $display("\n\n");
end
endtask


endmodule
`endcelldefine
