// Copyright 2025 Google LLC
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#ifndef HW_SIM_CORE_MINI_AXI_WRAPPER_H_
#define HW_SIM_CORE_MINI_AXI_WRAPPER_H_

#include <algorithm>
#include <memory>
#include <vector>

#include "hw_sim/hw_primitives.h"
#include "hw_sim/mailbox.h"

#ifdef ENABLE_RVV
#include "VRvvCoreMiniAxi.h"
#else
#include "VCoreMiniAxi.h"
#endif

class CoreMiniAxiWrapper {
 public:
  explicit CoreMiniAxiWrapper(VerilatedContext* context)
      : context_(context),
        core_(context, "core"),
        clock_(context, &core_.io_aclk, &core_),
        slave_write_driver_(&clock_, &core_.io_axi_slave_write_addr_valid,
                            &core_.io_axi_slave_write_addr_bits_addr,
                            &core_.io_axi_slave_write_addr_bits_prot,
                            &core_.io_axi_slave_write_addr_bits_id,
                            &core_.io_axi_slave_write_addr_bits_len,
                            &core_.io_axi_slave_write_addr_bits_size,
                            &core_.io_axi_slave_write_addr_bits_burst,
                            &core_.io_axi_slave_write_addr_bits_lock,
                            &core_.io_axi_slave_write_addr_bits_cache,
                            &core_.io_axi_slave_write_addr_bits_qos,
                            &core_.io_axi_slave_write_addr_bits_region,
                            &core_.io_axi_slave_write_addr_ready,
                            &core_.io_axi_slave_write_data_valid,
                            &core_.io_axi_slave_write_data_bits_data,
                            &core_.io_axi_slave_write_data_bits_strb,
                            &core_.io_axi_slave_write_data_bits_last,
                            &core_.io_axi_slave_write_data_ready,
                            &core_.io_axi_slave_write_resp_valid,
                            &core_.io_axi_slave_write_resp_bits_id,
                            &core_.io_axi_slave_write_resp_bits_resp,
                            &core_.io_axi_slave_write_resp_ready),
        slave_read_driver_(&clock_, &core_.io_axi_slave_read_addr_valid,
                           &core_.io_axi_slave_read_addr_bits_addr,
                           &core_.io_axi_slave_read_addr_bits_prot,
                           &core_.io_axi_slave_read_addr_bits_id,
                           &core_.io_axi_slave_read_addr_bits_len,
                           &core_.io_axi_slave_read_addr_bits_size,
                           &core_.io_axi_slave_read_addr_bits_burst,
                           &core_.io_axi_slave_read_addr_bits_lock,
                           &core_.io_axi_slave_read_addr_bits_cache,
                           &core_.io_axi_slave_read_addr_bits_qos,
                           &core_.io_axi_slave_read_addr_bits_region,
                           &core_.io_axi_slave_read_addr_ready,
                           &core_.io_axi_slave_read_data_valid,
                           &core_.io_axi_slave_read_data_bits_data,
                           &core_.io_axi_slave_read_data_bits_id,
                           &core_.io_axi_slave_read_data_bits_resp,
                           &core_.io_axi_slave_read_data_bits_last,
                           &core_.io_axi_slave_read_data_ready),
        master_read_driver_(&clock_, &core_.io_axi_master_read_addr_valid,
                            &core_.io_axi_master_read_addr_bits_addr,
                            &core_.io_axi_master_read_addr_bits_prot,
                            &core_.io_axi_master_read_addr_bits_id,
                            &core_.io_axi_master_read_addr_bits_len,
                            &core_.io_axi_master_read_addr_bits_size,
                            &core_.io_axi_master_read_addr_bits_burst,
                            &core_.io_axi_master_read_addr_bits_lock,
                            &core_.io_axi_master_read_addr_bits_cache,
                            &core_.io_axi_master_read_addr_bits_qos,
                            &core_.io_axi_master_read_addr_bits_region,
                            &core_.io_axi_master_read_addr_ready,
                            &core_.io_axi_master_read_data_valid,
                            &core_.io_axi_master_read_data_bits_data,
                            &core_.io_axi_master_read_data_bits_id,
                            &core_.io_axi_master_read_data_bits_resp,
                            &core_.io_axi_master_read_data_bits_last,
                            &core_.io_axi_master_read_data_ready),
        master_write_driver_(&clock_, &core_.io_axi_master_write_addr_valid,
                             &core_.io_axi_master_write_addr_bits_addr,
                             &core_.io_axi_master_write_addr_bits_prot,
                             &core_.io_axi_master_write_addr_bits_id,
                             &core_.io_axi_master_write_addr_bits_len,
                             &core_.io_axi_master_write_addr_bits_size,
                             &core_.io_axi_master_write_addr_bits_burst,
                             &core_.io_axi_master_write_addr_bits_lock,
                             &core_.io_axi_master_write_addr_bits_cache,
                             &core_.io_axi_master_write_addr_bits_qos,
                             &core_.io_axi_master_write_addr_bits_region,
                             &core_.io_axi_master_write_addr_ready,
                             &core_.io_axi_master_write_data_valid,
                             &core_.io_axi_master_write_data_bits_data,
                             &core_.io_axi_master_write_data_bits_strb,
                             &core_.io_axi_master_write_data_bits_last,
                             &core_.io_axi_master_write_data_ready,
                             &core_.io_axi_master_write_resp_valid,
                             &core_.io_axi_master_write_resp_bits_id,
                             &core_.io_axi_master_write_resp_bits_resp,
                             &core_.io_axi_master_write_resp_ready),
        halted_(&core_.io_halted),
        wfi_(&core_.io_wfi) {}
  ~CoreMiniAxiWrapper() = default;

  void Reset() {
    core_.io_aresetn = 1;
    context_->timeInc(1);
    core_.io_aresetn = 0;
    context_->timeInc(1);
    core_.io_aresetn = 1;
    context_->timeInc(1);
  }

  void Step() { clock_.Step(); }

  std::shared_ptr<bool> EnqueueWriteWord(uint32_t addr, uint32_t value) {
    uint8_t bytes[4];
    for (unsigned i = 0; i < 4; ++i) bytes[i] = value >> (8 * i);
    return slave_write_driver_.WriteTransaction(0, addr, absl::Span<const uint8_t>(bytes, 4));
  }

  CoralNPUMailbox& mailbox() { return mailbox_; }

  const CoralNPUMailbox& mailbox() const { return mailbox_; }

  const CoralNPUMailbox& ReadMailbox(void) { return mailbox_; }

  void WriteMailbox(const CoralNPUMailbox& mailbox) {
    for (int i = 0; i < 4; i++) {
      mailbox_.message[i] = mailbox.message[i];
    }
  }

  void Write(uint32_t addr, uint32_t len, const char* data) {
    auto write_data =
        absl::Span<const uint8_t>(reinterpret_cast<const uint8_t*>(data), len);
    while (write_data.size() > 0) {
      uint32_t offset4096 = addr % 4096;
      uint32_t remainder4096 = 4096 - offset4096;
      uint32_t max_transaction_bytes = std::min(4096u, remainder4096);
      uint32_t transaction_bytes = std::min(
          static_cast<uint32_t>(write_data.size()), max_transaction_bytes);
      absl::Span<const uint8_t> local_data =
          write_data.subspan(0, transaction_bytes);

      std::shared_ptr<bool> transaction =
          slave_write_driver_.WriteTransaction(0, addr, local_data);
      while (!(*transaction)) {
        Step();
      }

      write_data.remove_prefix(transaction_bytes);
      addr += transaction_bytes;
    }
  }

  std::vector<uint8_t> Read(uint32_t addr, uint32_t len) {
    std::vector<uint8_t> result;
    result.reserve(len);
    while (result.size() < len) {
      uint32_t offset4096 = addr % 4096;
      uint32_t remainder4096 = 4096 - offset4096;
      uint32_t max_transaction_bytes = std::min(4096u, remainder4096);
      uint32_t bytes_remaining = len - result.size();
      uint32_t transaction_bytes = std::min(
          static_cast<uint32_t>(bytes_remaining), max_transaction_bytes);

      auto transaction =
          slave_read_driver_.ReadTransaction(0, addr, transaction_bytes);
      while (!(transaction->finished)) {
        Step();
      }
      std::copy(transaction->data.begin(), transaction->data.end(),
                std::back_inserter(result));

      addr += transaction_bytes;
    }
    return result;
  }

  void RegisterReadCallback(std::function<AxiRData(const AxiAddr&)> read_cb) {
    master_read_driver_.RegisterReadCallback(read_cb);
  }

  void RegisterWriteCallback(
      std::function<AxiWResp(const AxiAddr&, const AxiWData&)> write_cb) {
    master_write_driver_.RegisterWriteCallback(write_cb);
  }

  void WriteWord(uint32_t addr, uint32_t word) {
    absl::Span<const uint8_t> data_span(reinterpret_cast<uint8_t*>(&word),
                                        sizeof(word));
    std::shared_ptr<bool> transaction =
        slave_write_driver_.WriteTransaction(0, addr, data_span);
    while (!(*transaction)) {
      Step();
    }
  }

  // 非阻塞状态查询。
  //
  // 这是本补丁存在的唯一理由：halted_ / wfi_ 是 private，而现成的
  // WaitForTermination() 会自己 while(...) Step() 把时钟推起来。在 gem5 里
  // 时钟主是 gem5 的事件队列，任何"库自己偷跑周期"的调用都会让那段时间产生的
  // 访存记录全部挤在同一个 gem5 tick 上，trace 的时间基准就废了。
  //
  // gem5 那条腿的每周期循环因此是：Step() 一次，然后查这两个位决定要不要
  // 再调度下一个 tick 事件 —— 等价于 WaitForTermination 的判据，但控制权在
  // gem5 手里。
  //
  // 纯增量：不改任何现有成员或方法，原有使用者不受影响。
  bool halted() const { return (*halted_) != 0; }
  bool wfi() const { return (*wfi_) != 0; }

  // Event-driven timing seam for the AXI master. Requests are observed
  // during Step(), while B/R responses can be injected by a later simulator
  // event without advancing the CoralNPU clock internally.
  void RegisterAsyncReadCallback(
      std::function<void(const AxiAddr&)> read_cb) {
    master_read_driver_.RegisterAsyncReadCallback(std::move(read_cb));
  }

  void RegisterAsyncWriteCallback(
      std::function<void(const AxiAddr&, const AxiWData&)> write_cb) {
    master_write_driver_.RegisterAsyncWriteCallback(std::move(write_cb));
  }

  void CompleteRead(const AxiRData& response) {
    master_read_driver_.PushReadResponse(response);
  }

  void CompleteWrite(const AxiWResp& response) {
    master_write_driver_.PushWriteResponse(response);
  }

  bool WaitForTermination(int timeout = 10000) {
    for (int i = 0; i < timeout; i++) {
      if ((*halted_) || (*wfi_)) {
        return true;
      }
      Step();
    }
    return false;
  }

 private:
  VerilatedContext* const context_;
  CoralNPUMailbox mailbox_;
#ifdef ENABLE_RVV
  VRvvCoreMiniAxi core_;
#else
  VCoreMiniAxi core_;
#endif
  Clock clock_;
  AxiSlaveWriteDriver slave_write_driver_;
  AxiSlaveReadDriver slave_read_driver_;
  AxiMasterReadDriver master_read_driver_;
  AxiMasterWriteDriver master_write_driver_;
  const uint8_t* const halted_;
  const uint8_t* const wfi_;
};

#endif  // HW_SIM_CORE_MINI_AXI_WRAPPER_H_
