--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml shift_vector.twx shift_vector.ncd -o shift_vector.twr
shift_vector.pcf -ucf shift_vector_constraints.ucf

Design file:              shift_vector.ncd
Physical constraint file: shift_vector.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point temp_2 (SLICE_X29Y5.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp_1 (FF)
  Destination:          temp_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp_1 to temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.BQ       Tcko                  0.391   temp<3>
                                                       temp_1
    SLICE_X29Y5.CX       net (fanout=2)        0.825   temp<1>
    SLICE_X29Y5.CLK      Tdick                 0.063   temp<3>
                                                       temp_2
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.454ns logic, 0.825ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_1 (SLICE_X29Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp_0 (FF)
  Destination:          temp_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp_0 to temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.AQ       Tcko                  0.391   temp<3>
                                                       temp_0
    SLICE_X29Y5.BX       net (fanout=2)        0.787   temp<0>
    SLICE_X29Y5.CLK      Tdick                 0.063   temp<3>
                                                       temp_1
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.454ns logic, 0.787ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_4 (SLICE_X29Y5.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp_3 (FF)
  Destination:          temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp_3 to temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.DQ       Tcko                  0.391   temp<3>
                                                       temp_3
    SLICE_X29Y5.A2       net (fanout=2)        0.615   temp<3>
    SLICE_X29Y5.CLK      Tas                   0.227   temp<3>
                                                       temp<3>_rt
                                                       temp_4
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.618ns logic, 0.615ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point temp_5 (SLICE_X29Y5.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temp_4 (FF)
  Destination:          temp_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temp_4 to temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.AMUX     Tshcko                0.244   temp<3>
                                                       temp_4
    SLICE_X29Y5.B4       net (fanout=2)        0.113   temp<4>
    SLICE_X29Y5.CLK      Tah         (-Th)    -0.155   temp<3>
                                                       temp<4>_rt
                                                       temp_5
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.399ns logic, 0.113ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_7 (SLICE_X29Y5.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temp_6 (FF)
  Destination:          temp_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temp_6 to temp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.CMUX     Tshcko                0.244   temp<3>
                                                       temp_6
    SLICE_X29Y5.D3       net (fanout=2)        0.180   temp<6>
    SLICE_X29Y5.CLK      Tah         (-Th)    -0.155   temp<3>
                                                       temp<6>_rt
                                                       temp_7
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.399ns logic, 0.180ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_6 (SLICE_X29Y5.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temp_5 (FF)
  Destination:          temp_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temp_5 to temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.BMUX     Tshcko                0.244   temp<3>
                                                       temp_5
    SLICE_X29Y5.C5       net (fanout=2)        0.188   temp<5>
    SLICE_X29Y5.CLK      Tah         (-Th)    -0.155   temp<3>
                                                       temp<5>_rt
                                                       temp_6
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.399ns logic, 0.188ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: temp<3>/CLK
  Logical resource: temp_4/CK
  Location pin: SLICE_X29Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: temp<3>/CLK
  Logical resource: temp_0/CK
  Location pin: SLICE_X29Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.314|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8 paths, 0 nets, and 10 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct  4 11:17:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 292 MB



