{"Source Block": ["hdl/library/axi_dmac/address_generator.v@117:136@HdlStmProcess", "  if (bl_valid == 1'b1 && bl_ready == 1'b1) begin\n    last_burst_len <= measured_last_burst_length;\n  end\nend\n\nalways @(posedge clk) begin\n  if (addr_valid == 1'b0) begin\n    last <= eot;\n    if (eot == 1'b1) begin\n      length <= last_burst_len;\n    end else begin\n      length <= MAX_LENGTH;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  if (req_ready == 1'b1) begin\n    address <= req_address;\n  end else if (addr_valid == 1'b1 && addr_ready == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/address_generator.v@101:119", "reg addr_valid_d1;\nreg last = 1'b0;\n\n// If we already asserted addr_valid we have to wait until it is accepted before\n// we can disable the address generator.\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    enabled <= 1'b0;\n  end else if (enable == 1'b1) begin\n    enabled <= 1'b1;\n  end else if (addr_valid == 1'b0) begin\n    enabled <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (bl_valid == 1'b1 && bl_ready == 1'b1) begin\n    last_burst_len <= measured_last_burst_length;\n  end\n"]], "Diff Content": {"Delete": [[122, "always @(posedge clk) begin\n"], [123, "  if (addr_valid == 1'b0) begin\n"], [124, "    last <= eot;\n"], [125, "    if (eot == 1'b1) begin\n"], [126, "      length <= last_burst_len;\n"], [127, "    end else begin\n"], [128, "      length <= MAX_LENGTH;\n"], [131, "end\n"]], "Add": [[128, "  always @(posedge clk) begin\n"], [128, "    if (addr_valid == 1'b0) begin\n"], [128, "      last <= eot;\n"], [128, "      if (eot == 1'b1) begin\n"], [128, "        length <= last_burst_len;\n"], [128, "      end else begin\n"], [128, "        length <= MAX_LENGTH;\n"], [128, "      end\n"]]}}