#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 28 15:15:47 2024
# Process ID: 1636
# Current directory: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1896 C:\Users\wodn0\Documents\GitHub\Homcurity_Verilog-Project\homcurtiy_project\homcurtiy_project.xpr
# Log file: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/vivado.log
# Journal file: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.xpr
WARNING: [Board 49-91] Board repository path '/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'C:/Users/PC/Desktop/SG_workspace/vivado_2019/homcurtiy_project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/소스파일/Basys-3-Master.xdc', nor could it be found using path 'C:/Users/PC/Desktop/SG_workspace/vivado_2019/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/소스파일/Basys-3-Master.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.ip_user_files', nor could it be found using path 'C:/Users/PC/Desktop/SG_workspace/vivado_2019/homcurtiy_project/homcurtiy_project.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 935.312 ; gain = 314.008
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc
update_compile_order -fileset sources_1
reset_run synth_1
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: boost::filesystem::status: 액세스가 거부되었습니다: "C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.runs/synth_1/doorlock_keypad_utilization_synth.pb" ui.frmwork.CommandFailedException: boost::filesystem::status: 액세스가 거부되었습니다: "C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.runs/synth_1/doorlock_keypad_utilization_synth.pb"
	at ui.project.projecti.HAPRRunMgr_updateAllRuns(Native Method)
	at ui.data.experiment.D.aOR(SourceFile:191)
	at ui.data.experiment.F.construct(SourceFile:327)
	at ui.frmwork.A.run(SourceFile:199)
	at java.base/java.lang.Thread.run(Unknown Source)
 (See C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/vivado_pid1636.debug)
ERROR: [Common 17-39] 'reset_runs' failed due to earlier errors.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug 28 15:31:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.runs/synth_1/runme.log
[Wed Aug 28 15:31:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.runs/impl_1/runme.log
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_wiz_2 -dir c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {xadc_wiz_2} CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.CHANNEL_AVERAGING {256} CONFIG.ADC_OFFSET_AND_GAIN_CALIBRATION {false} CONFIG.SENSOR_OFFSET_AND_GAIN_CALIBRATION {false} CONFIG.CHANNEL_ENABLE_VP_VN {false} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true} CONFIG.AVERAGE_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.AVERAGE_ENABLE_VAUXP15_VAUXN15 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE}] [get_ips xadc_wiz_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'xadc_wiz_2' to 'xadc_wiz_2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_2'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci]
generate_target all [get_files  c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_2'...
export_ip_user_files -of_objects [get_files c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci] -directory C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.ip_user_files -ipstatic_source_dir C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.cache/compile_simlib/modelsim} {questa=C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.cache/compile_simlib/questa} {riviera=C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.cache/compile_simlib/riviera} {activehdl=C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug 28 15:33:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.runs/synth_1/runme.log
[Wed Aug 28 15:33:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/소스파일/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/소스파일/Basys-3-Master.xdc
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 28 16:19:32 2024...
