

================================================================
== Vitis HLS Report for 'vetmat'
================================================================
* Date:           Mon Feb  1 13:23:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        IndutivoParaleloVDC_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.440 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|     559|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     559|      61|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |G_vec_I_1_o  |   9|          2|   32|         64|
    |G_vec_I_2_o  |   9|          2|   32|         64|
    |G_vec_I_3_o  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   96|        192|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |G_vec_I_3_load_reg_226    |  32|   0|   32|          0|
    |acc_1_0_1_reg_196         |  32|   0|   32|          0|
    |acc_1_0_2_reg_233         |  32|   0|   32|          0|
    |acc_1_1_1_reg_206         |  32|   0|   32|          0|
    |acc_1_1_2_reg_238         |  32|   0|   32|          0|
    |acc_1_2_1_reg_216         |  32|   0|   32|          0|
    |acc_1_2_2_reg_248         |  32|   0|   32|          0|
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |mul_0_1_reg_174           |  32|   0|   32|          0|
    |mul_0_2_reg_201           |  32|   0|   32|          0|
    |mul_1_1_reg_179           |  32|   0|   32|          0|
    |mul_1_2_reg_211           |  32|   0|   32|          0|
    |mul_1_3_reg_243           |  32|   0|   32|          0|
    |mul_2_1_reg_184           |  32|   0|   32|          0|
    |mul_2_2_reg_221           |  32|   0|   32|          0|
    |mul_2_3_reg_253           |  32|   0|   32|          0|
    |G_vec_I_3_load_reg_226    |  64|  32|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 559|  32|  527|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        vetmat|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        vetmat|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        vetmat|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_165_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_165_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_165_p_opcode  |  out|    2|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_165_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_165_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_170_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_170_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_170_p_opcode  |  out|    2|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_170_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_170_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_175_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_175_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_175_p_opcode  |  out|    2|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_175_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_175_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_720_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_720_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_720_p_opcode  |  out|    2|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_720_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_720_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_724_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_724_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_724_p_opcode  |  out|    2|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_724_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_724_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_728_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_728_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_728_p_opcode  |  out|    2|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_728_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_728_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_732_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_732_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_732_p_opcode  |  out|    2|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_732_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_732_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_736_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_736_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_736_p_opcode  |  out|    2|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_736_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_736_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_740_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_740_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_740_p_opcode  |  out|    2|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_740_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_740_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_180_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_180_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_180_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_180_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_185_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_185_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_185_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_185_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_190_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_190_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_190_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_190_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_744_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_744_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_744_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_744_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_748_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_748_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_748_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_748_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_752_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_752_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_752_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_752_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_756_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_756_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_756_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_756_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_760_p_din0    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_760_p_din1    |  out|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_760_p_dout0   |   in|   32|  ap_ctrl_hs|        vetmat|  return value|
|grp_fu_760_p_ce      |  out|    1|  ap_ctrl_hs|        vetmat|  return value|
|G_vec_I_1_i          |   in|   32|     ap_ovld|     G_vec_I_1|       pointer|
|G_vec_I_1_o          |  out|   32|     ap_ovld|     G_vec_I_1|       pointer|
|G_vec_I_1_o_ap_vld   |  out|    1|     ap_ovld|     G_vec_I_1|       pointer|
|G_vec_I_2_i          |   in|   32|     ap_ovld|     G_vec_I_2|       pointer|
|G_vec_I_2_o          |  out|   32|     ap_ovld|     G_vec_I_2|       pointer|
|G_vec_I_2_o_ap_vld   |  out|    1|     ap_ovld|     G_vec_I_2|       pointer|
|G_vec_I_3_i          |   in|   32|     ap_ovld|     G_vec_I_3|       pointer|
|G_vec_I_3_o          |  out|   32|     ap_ovld|     G_vec_I_3|       pointer|
|G_vec_I_3_o_ap_vld   |  out|    1|     ap_ovld|     G_vec_I_3|       pointer|
|G_vec_V_0            |  out|   32|      ap_vld|     G_vec_V_0|       pointer|
|G_vec_V_0_ap_vld     |  out|    1|      ap_vld|     G_vec_V_0|       pointer|
|G_vec_V_1            |  out|   32|      ap_vld|     G_vec_V_1|       pointer|
|G_vec_V_1_ap_vld     |  out|    1|      ap_vld|     G_vec_V_1|       pointer|
|G_vec_V_2            |  out|   32|      ap_vld|     G_vec_V_2|       pointer|
|G_vec_V_2_ap_vld     |  out|    1|      ap_vld|     G_vec_V_2|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.44>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%G_vec_I_1_load = load i32 %G_vec_I_1" [HLSfiles/main_core.cpp:64]   --->   Operation 16 'load' 'G_vec_I_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [3/3] (8.44ns)   --->   "%mul_0_1 = fmul i32 %G_vec_I_1_load, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 17 'fmul' 'mul_0_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [3/3] (8.44ns)   --->   "%mul_1_1 = fmul i32 %G_vec_I_1_load, i32 9.90274" [HLSfiles/main_core.cpp:64]   --->   Operation 18 'fmul' 'mul_1_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [3/3] (8.44ns)   --->   "%mul_2_1 = fmul i32 %G_vec_I_1_load, i32 9.72591" [HLSfiles/main_core.cpp:64]   --->   Operation 19 'fmul' 'mul_2_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 0, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:66]   --->   Operation 20 'store' 'store_ln66' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.44>
ST_2 : Operation 21 [2/3] (8.44ns)   --->   "%mul_0_1 = fmul i32 %G_vec_I_1_load, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 21 'fmul' 'mul_0_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [2/3] (8.44ns)   --->   "%mul_1_1 = fmul i32 %G_vec_I_1_load, i32 9.90274" [HLSfiles/main_core.cpp:64]   --->   Operation 22 'fmul' 'mul_1_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [2/3] (8.44ns)   --->   "%mul_2_1 = fmul i32 %G_vec_I_1_load, i32 9.72591" [HLSfiles/main_core.cpp:64]   --->   Operation 23 'fmul' 'mul_2_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.44>
ST_3 : Operation 24 [1/3] (8.44ns)   --->   "%mul_0_1 = fmul i32 %G_vec_I_1_load, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 24 'fmul' 'mul_0_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/3] (8.44ns)   --->   "%mul_1_1 = fmul i32 %G_vec_I_1_load, i32 9.90274" [HLSfiles/main_core.cpp:64]   --->   Operation 25 'fmul' 'mul_1_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/3] (8.44ns)   --->   "%mul_2_1 = fmul i32 %G_vec_I_1_load, i32 9.72591" [HLSfiles/main_core.cpp:64]   --->   Operation 26 'fmul' 'mul_2_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.21>
ST_4 : Operation 27 [4/4] (8.21ns)   --->   "%acc_1_0_1 = fadd i32 %mul_0_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 27 'fadd' 'acc_1_0_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [4/4] (8.21ns)   --->   "%acc_1_1_1 = fadd i32 %mul_1_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 28 'fadd' 'acc_1_1_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [4/4] (8.21ns)   --->   "%acc_1_2_1 = fadd i32 %mul_2_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 29 'fadd' 'acc_1_2_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.44>
ST_5 : Operation 30 [3/4] (8.21ns)   --->   "%acc_1_0_1 = fadd i32 %mul_0_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 30 'fadd' 'acc_1_0_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%G_vec_I_2_load = load i32 %G_vec_I_2" [HLSfiles/main_core.cpp:64]   --->   Operation 31 'load' 'G_vec_I_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [3/3] (8.44ns)   --->   "%mul_0_2 = fmul i32 %G_vec_I_2_load, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 32 'fmul' 'mul_0_2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [3/4] (8.21ns)   --->   "%acc_1_1_1 = fadd i32 %mul_1_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 33 'fadd' 'acc_1_1_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [3/3] (8.44ns)   --->   "%mul_1_2 = fmul i32 %G_vec_I_2_load, i32 9.72591" [HLSfiles/main_core.cpp:64]   --->   Operation 34 'fmul' 'mul_1_2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [3/4] (8.21ns)   --->   "%acc_1_2_1 = fadd i32 %mul_2_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 35 'fadd' 'acc_1_2_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [3/3] (8.44ns)   --->   "%mul_2_2 = fmul i32 %G_vec_I_2_load, i32 27.4094" [HLSfiles/main_core.cpp:64]   --->   Operation 36 'fmul' 'mul_2_2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:66]   --->   Operation 37 'store' 'store_ln66' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.44>
ST_6 : Operation 38 [2/4] (8.21ns)   --->   "%acc_1_0_1 = fadd i32 %mul_0_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 38 'fadd' 'acc_1_0_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [2/3] (8.44ns)   --->   "%mul_0_2 = fmul i32 %G_vec_I_2_load, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 39 'fmul' 'mul_0_2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [2/4] (8.21ns)   --->   "%acc_1_1_1 = fadd i32 %mul_1_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 40 'fadd' 'acc_1_1_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [2/3] (8.44ns)   --->   "%mul_1_2 = fmul i32 %G_vec_I_2_load, i32 9.72591" [HLSfiles/main_core.cpp:64]   --->   Operation 41 'fmul' 'mul_1_2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [2/4] (8.21ns)   --->   "%acc_1_2_1 = fadd i32 %mul_2_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 42 'fadd' 'acc_1_2_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [2/3] (8.44ns)   --->   "%mul_2_2 = fmul i32 %G_vec_I_2_load, i32 27.4094" [HLSfiles/main_core.cpp:64]   --->   Operation 43 'fmul' 'mul_2_2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.44>
ST_7 : Operation 44 [1/4] (8.21ns)   --->   "%acc_1_0_1 = fadd i32 %mul_0_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 44 'fadd' 'acc_1_0_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/3] (8.44ns)   --->   "%mul_0_2 = fmul i32 %G_vec_I_2_load, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 45 'fmul' 'mul_0_2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/4] (8.21ns)   --->   "%acc_1_1_1 = fadd i32 %mul_1_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 46 'fadd' 'acc_1_1_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/3] (8.44ns)   --->   "%mul_1_2 = fmul i32 %G_vec_I_2_load, i32 9.72591" [HLSfiles/main_core.cpp:64]   --->   Operation 47 'fmul' 'mul_1_2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/4] (8.21ns)   --->   "%acc_1_2_1 = fadd i32 %mul_2_1, i32 0" [HLSfiles/main_core.cpp:64]   --->   Operation 48 'fadd' 'acc_1_2_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/3] (8.44ns)   --->   "%mul_2_2 = fmul i32 %G_vec_I_2_load, i32 27.4094" [HLSfiles/main_core.cpp:64]   --->   Operation 49 'fmul' 'mul_2_2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.21>
ST_8 : Operation 50 [4/4] (8.21ns)   --->   "%acc_1_0_2 = fadd i32 %acc_1_0_1, i32 %mul_0_2" [HLSfiles/main_core.cpp:64]   --->   Operation 50 'fadd' 'acc_1_0_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [4/4] (8.21ns)   --->   "%acc_1_1_2 = fadd i32 %acc_1_1_1, i32 %mul_1_2" [HLSfiles/main_core.cpp:64]   --->   Operation 51 'fadd' 'acc_1_1_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [4/4] (8.21ns)   --->   "%acc_1_2_2 = fadd i32 %acc_1_2_1, i32 %mul_2_2" [HLSfiles/main_core.cpp:64]   --->   Operation 52 'fadd' 'acc_1_2_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.44>
ST_9 : Operation 53 [3/4] (8.21ns)   --->   "%acc_1_0_2 = fadd i32 %acc_1_0_1, i32 %mul_0_2" [HLSfiles/main_core.cpp:64]   --->   Operation 53 'fadd' 'acc_1_0_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%G_vec_I_3_load = load i32 %G_vec_I_3" [HLSfiles/main_core.cpp:64]   --->   Operation 54 'load' 'G_vec_I_3_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [3/4] (8.21ns)   --->   "%acc_1_1_2 = fadd i32 %acc_1_1_1, i32 %mul_1_2" [HLSfiles/main_core.cpp:64]   --->   Operation 55 'fadd' 'acc_1_1_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [3/3] (8.44ns)   --->   "%mul_1_3 = fmul i32 %G_vec_I_3_load, i32 0.990274" [HLSfiles/main_core.cpp:64]   --->   Operation 56 'fmul' 'mul_1_3' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [3/4] (8.21ns)   --->   "%acc_1_2_2 = fadd i32 %acc_1_2_1, i32 %mul_2_2" [HLSfiles/main_core.cpp:64]   --->   Operation 57 'fadd' 'acc_1_2_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [3/3] (8.44ns)   --->   "%mul_2_3 = fmul i32 %G_vec_I_3_load, i32 0.972591" [HLSfiles/main_core.cpp:64]   --->   Operation 58 'fmul' 'mul_2_3' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 0, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:66]   --->   Operation 59 'store' 'store_ln66' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.44>
ST_10 : Operation 60 [2/4] (8.21ns)   --->   "%acc_1_0_2 = fadd i32 %acc_1_0_1, i32 %mul_0_2" [HLSfiles/main_core.cpp:64]   --->   Operation 60 'fadd' 'acc_1_0_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [2/4] (8.21ns)   --->   "%acc_1_1_2 = fadd i32 %acc_1_1_1, i32 %mul_1_2" [HLSfiles/main_core.cpp:64]   --->   Operation 61 'fadd' 'acc_1_1_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [2/3] (8.44ns)   --->   "%mul_1_3 = fmul i32 %G_vec_I_3_load, i32 0.990274" [HLSfiles/main_core.cpp:64]   --->   Operation 62 'fmul' 'mul_1_3' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [2/4] (8.21ns)   --->   "%acc_1_2_2 = fadd i32 %acc_1_2_1, i32 %mul_2_2" [HLSfiles/main_core.cpp:64]   --->   Operation 63 'fadd' 'acc_1_2_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [2/3] (8.44ns)   --->   "%mul_2_3 = fmul i32 %G_vec_I_3_load, i32 0.972591" [HLSfiles/main_core.cpp:64]   --->   Operation 64 'fmul' 'mul_2_3' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.44>
ST_11 : Operation 65 [1/4] (8.21ns)   --->   "%acc_1_0_2 = fadd i32 %acc_1_0_1, i32 %mul_0_2" [HLSfiles/main_core.cpp:64]   --->   Operation 65 'fadd' 'acc_1_0_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/4] (8.21ns)   --->   "%acc_1_1_2 = fadd i32 %acc_1_1_1, i32 %mul_1_2" [HLSfiles/main_core.cpp:64]   --->   Operation 66 'fadd' 'acc_1_1_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/3] (8.44ns)   --->   "%mul_1_3 = fmul i32 %G_vec_I_3_load, i32 0.990274" [HLSfiles/main_core.cpp:64]   --->   Operation 67 'fmul' 'mul_1_3' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/4] (8.21ns)   --->   "%acc_1_2_2 = fadd i32 %acc_1_2_1, i32 %mul_2_2" [HLSfiles/main_core.cpp:64]   --->   Operation 68 'fadd' 'acc_1_2_2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/3] (8.44ns)   --->   "%mul_2_3 = fmul i32 %G_vec_I_3_load, i32 0.972591" [HLSfiles/main_core.cpp:64]   --->   Operation 69 'fmul' 'mul_2_3' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.21>
ST_12 : Operation 70 [4/4] (8.21ns)   --->   "%acc_1_0_3 = fadd i32 %acc_1_0_2, i32 %G_vec_I_3_load" [HLSfiles/main_core.cpp:64]   --->   Operation 70 'fadd' 'acc_1_0_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [4/4] (8.21ns)   --->   "%acc_1_1_3 = fadd i32 %acc_1_1_2, i32 %mul_1_3" [HLSfiles/main_core.cpp:64]   --->   Operation 71 'fadd' 'acc_1_1_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [4/4] (8.21ns)   --->   "%acc_1_2_3 = fadd i32 %acc_1_2_2, i32 %mul_2_3" [HLSfiles/main_core.cpp:64]   --->   Operation 72 'fadd' 'acc_1_2_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.21>
ST_13 : Operation 73 [3/4] (8.21ns)   --->   "%acc_1_0_3 = fadd i32 %acc_1_0_2, i32 %G_vec_I_3_load" [HLSfiles/main_core.cpp:64]   --->   Operation 73 'fadd' 'acc_1_0_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [3/4] (8.21ns)   --->   "%acc_1_1_3 = fadd i32 %acc_1_1_2, i32 %mul_1_3" [HLSfiles/main_core.cpp:64]   --->   Operation 74 'fadd' 'acc_1_1_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [3/4] (8.21ns)   --->   "%acc_1_2_3 = fadd i32 %acc_1_2_2, i32 %mul_2_3" [HLSfiles/main_core.cpp:64]   --->   Operation 75 'fadd' 'acc_1_2_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.21>
ST_14 : Operation 76 [2/4] (8.21ns)   --->   "%acc_1_0_3 = fadd i32 %acc_1_0_2, i32 %G_vec_I_3_load" [HLSfiles/main_core.cpp:64]   --->   Operation 76 'fadd' 'acc_1_0_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [2/4] (8.21ns)   --->   "%acc_1_1_3 = fadd i32 %acc_1_1_2, i32 %mul_1_3" [HLSfiles/main_core.cpp:64]   --->   Operation 77 'fadd' 'acc_1_1_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [2/4] (8.21ns)   --->   "%acc_1_2_3 = fadd i32 %acc_1_2_2, i32 %mul_2_3" [HLSfiles/main_core.cpp:64]   --->   Operation 78 'fadd' 'acc_1_2_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.21>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLSfiles/main_core.cpp:61]   --->   Operation 79 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/4] (8.21ns)   --->   "%acc_1_0_3 = fadd i32 %acc_1_0_2, i32 %G_vec_I_3_load" [HLSfiles/main_core.cpp:64]   --->   Operation 80 'fadd' 'acc_1_0_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %acc_1_0_3, i32 %G_vec_V_0" [HLSfiles/main_core.cpp:69]   --->   Operation 81 'store' 'store_ln69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/4] (8.21ns)   --->   "%acc_1_1_3 = fadd i32 %acc_1_1_2, i32 %mul_1_3" [HLSfiles/main_core.cpp:64]   --->   Operation 82 'fadd' 'acc_1_1_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %acc_1_1_3, i32 %G_vec_V_1" [HLSfiles/main_core.cpp:69]   --->   Operation 83 'store' 'store_ln69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/4] (8.21ns)   --->   "%acc_1_2_3 = fadd i32 %acc_1_2_2, i32 %mul_2_3" [HLSfiles/main_core.cpp:64]   --->   Operation 84 'fadd' 'acc_1_2_3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %acc_1_2_3, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:69]   --->   Operation 85 'store' 'store_ln69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [HLSfiles/main_core.cpp:71]   --->   Operation 86 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ G_vec_I_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ G_vec_I_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ G_vec_I_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ G_vec_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ G_vec_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ G_vec_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
G_vec_I_1_load    (load        ) [ 0111000000000000]
store_ln66        (store       ) [ 0000000000000000]
mul_0_1           (fmul        ) [ 0100111100000000]
mul_1_1           (fmul        ) [ 0100111100000000]
mul_2_1           (fmul        ) [ 0100111100000000]
G_vec_I_2_load    (load        ) [ 0100001100000000]
store_ln66        (store       ) [ 0000000000000000]
acc_1_0_1         (fadd        ) [ 0100000011110000]
mul_0_2           (fmul        ) [ 0100000011110000]
acc_1_1_1         (fadd        ) [ 0100000011110000]
mul_1_2           (fmul        ) [ 0100000011110000]
acc_1_2_1         (fadd        ) [ 0100000011110000]
mul_2_2           (fmul        ) [ 0100000011110000]
G_vec_I_3_load    (load        ) [ 0100000000111111]
store_ln66        (store       ) [ 0000000000000000]
acc_1_0_2         (fadd        ) [ 0100000000001111]
acc_1_1_2         (fadd        ) [ 0100000000001111]
mul_1_3           (fmul        ) [ 0100000000001111]
acc_1_2_2         (fadd        ) [ 0100000000001111]
mul_2_3           (fmul        ) [ 0100000000001111]
specpipeline_ln61 (specpipeline) [ 0000000000000000]
acc_1_0_3         (fadd        ) [ 0000000000000000]
store_ln69        (store       ) [ 0000000000000000]
acc_1_1_3         (fadd        ) [ 0000000000000000]
store_ln69        (store       ) [ 0000000000000000]
acc_1_2_3         (fadd        ) [ 0000000000000000]
store_ln69        (store       ) [ 0000000000000000]
ret_ln71          (ret         ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="G_vec_I_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="G_vec_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="G_vec_I_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="G_vec_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="G_vec_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="G_vec_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="grp_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="1"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_0_1/4 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="1"/>
<pin id="39" dir="0" index="1" bw="32" slack="0"/>
<pin id="40" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_1_1/4 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="1"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_2_1/4 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="1"/>
<pin id="49" dir="0" index="1" bw="32" slack="1"/>
<pin id="50" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_0_2/8 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="1"/>
<pin id="53" dir="0" index="1" bw="32" slack="1"/>
<pin id="54" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_1_2/8 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="1"/>
<pin id="57" dir="0" index="1" bw="32" slack="1"/>
<pin id="58" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_2_2/8 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="1"/>
<pin id="61" dir="0" index="1" bw="32" slack="3"/>
<pin id="62" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_0_3/12 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="1"/>
<pin id="65" dir="0" index="1" bw="32" slack="1"/>
<pin id="66" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_1_3/12 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="0" index="1" bw="32" slack="1"/>
<pin id="70" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_2_3/12 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_0_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_1/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_0_2/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_2/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_2/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_3/9 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_3/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="G_vec_I_1_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_I_1_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln66_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="G_vec_I_2_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_I_2_load/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln66_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="G_vec_I_3_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_I_3_load/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln66_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln69_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/15 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln69_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/15 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln69_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/15 "/>
</bind>
</comp>

<comp id="167" class="1005" name="G_vec_I_1_load_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_I_1_load "/>
</bind>
</comp>

<comp id="174" class="1005" name="mul_0_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_0_1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="mul_1_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="mul_2_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="G_vec_I_2_load_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_I_2_load "/>
</bind>
</comp>

<comp id="196" class="1005" name="acc_1_0_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_0_1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="mul_0_2_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_0_2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="acc_1_1_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_1_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="mul_1_2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="acc_1_2_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_2_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="mul_2_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="G_vec_I_3_load_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_I_3_load "/>
</bind>
</comp>

<comp id="233" class="1005" name="acc_1_0_2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_0_2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="acc_1_1_2_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_1_2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="mul_1_3_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="acc_1_2_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_2_2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="mul_2_3_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="59" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="63" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="67" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="111" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="177"><net_src comp="71" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="32" pin=0"/></net>

<net id="182"><net_src comp="76" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="187"><net_src comp="81" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="192"><net_src comp="124" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="199"><net_src comp="32" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="204"><net_src comp="86" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="209"><net_src comp="37" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="214"><net_src comp="91" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="219"><net_src comp="42" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="224"><net_src comp="96" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="229"><net_src comp="137" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="236"><net_src comp="47" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="241"><net_src comp="51" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="246"><net_src comp="101" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="251"><net_src comp="55" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="256"><net_src comp="106" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="67" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: G_vec_I_1 | {1 }
	Port: G_vec_I_2 | {5 }
	Port: G_vec_I_3 | {9 }
	Port: G_vec_V_0 | {15 }
	Port: G_vec_V_1 | {15 }
	Port: G_vec_V_2 | {15 }
 - Input state : 
	Port: vetmat : G_vec_I_1 | {1 }
	Port: vetmat : G_vec_I_2 | {5 }
	Port: vetmat : G_vec_I_3 | {9 }
	Port: vetmat : G_vec_V_0 | {}
	Port: vetmat : G_vec_V_1 | {}
	Port: vetmat : G_vec_V_2 | {}
  - Chain level:
	State 1
		mul_0_1 : 1
		mul_1_1 : 1
		mul_2_1 : 1
	State 2
	State 3
	State 4
	State 5
		mul_0_2 : 1
		mul_1_2 : 1
		mul_2_2 : 1
	State 6
	State 7
	State 8
	State 9
		mul_1_3 : 1
		mul_2_3 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|   DSP   |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|          |    grp_fu_32   |    2    |   227   |   214   |
|          |    grp_fu_37   |    2    |   227   |   214   |
|          |    grp_fu_42   |    2    |   227   |   214   |
|          |    grp_fu_47   |    2    |   227   |   214   |
|   fadd   |    grp_fu_51   |    2    |   227   |   214   |
|          |    grp_fu_55   |    2    |   227   |   214   |
|          |    grp_fu_59   |    2    |   227   |   214   |
|          |    grp_fu_63   |    2    |   227   |   214   |
|          |    grp_fu_67   |    2    |   227   |   214   |
|----------|----------------|---------|---------|---------|
|          |    grp_fu_71   |    3    |   128   |   138   |
|          |    grp_fu_76   |    3    |   128   |   138   |
|          |    grp_fu_81   |    3    |   128   |   138   |
|   fmul   |    grp_fu_86   |    3    |   128   |   138   |
|          |    grp_fu_91   |    3    |   128   |   138   |
|          |    grp_fu_96   |    3    |   128   |   138   |
|          |   grp_fu_101   |    3    |   128   |   138   |
|          |   grp_fu_106   |    3    |   128   |   138   |
|----------|----------------|---------|---------|---------|
|   Total  |                |    42   |   3067  |   3030  |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|G_vec_I_1_load_reg_167|   32   |
|G_vec_I_2_load_reg_189|   32   |
|G_vec_I_3_load_reg_226|   32   |
|   acc_1_0_1_reg_196  |   32   |
|   acc_1_0_2_reg_233  |   32   |
|   acc_1_1_1_reg_206  |   32   |
|   acc_1_1_2_reg_238  |   32   |
|   acc_1_2_1_reg_216  |   32   |
|   acc_1_2_2_reg_248  |   32   |
|    mul_0_1_reg_174   |   32   |
|    mul_0_2_reg_201   |   32   |
|    mul_1_1_reg_179   |   32   |
|    mul_1_2_reg_211   |   32   |
|    mul_1_3_reg_243   |   32   |
|    mul_2_1_reg_184   |   32   |
|    mul_2_2_reg_221   |   32   |
|    mul_2_3_reg_253   |   32   |
+----------------------+--------+
|         Total        |   544  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_71 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_76 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_81 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_86 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_91 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_96 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_101 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_106 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   512  ||  8.304  ||    72   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   42   |    -   |  3067  |  3030  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   72   |
|  Register |    -   |    -   |   544  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   42   |    8   |  3611  |  3102  |
+-----------+--------+--------+--------+--------+
