// Seed: 1298925144
module module_0 ();
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output supply0 id_2,
    output wor id_3
);
  integer id_5;
  assign id_0 = 1;
  wire id_6;
  wire id_7, id_8;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10;
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    output wire id_2,
    output tri0 id_3,
    input wor id_4,
    input wand id_5,
    input tri0 id_6,
    output supply1 id_7,
    input logic id_8,
    output tri1 id_9,
    input uwire id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13,
    input tri id_14,
    input uwire id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri0 id_18,
    output tri1 id_19,
    input wor id_20,
    output tri0 id_21
);
  assign id_13 = id_0;
  assign id_19 = 1;
  always force id_13 = id_8;
  module_0 modCall_1 ();
endmodule
