#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep  3 13:16:29 2019
# Process ID: 11252
# Current directory: C:/SDUP_huffman_encoder_IP_viv18.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2672 C:\SDUP_huffman_encoder_IP_viv18.2\SDUP_huffman_encoder_IP_viv18.2.xpr
# Log file: C:/SDUP_huffman_encoder_IP_viv18.2/vivado.log
# Journal file: C:/SDUP_huffman_encoder_IP_viv18.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]}]]
set_property mark_debug true [get_nets [list {design_1_i/huffman_myip_0_M00_AXIS_TDATA[2]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[4]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[5]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[7]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[8]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[9]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[11]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[13]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[1]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[3]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[6]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[10]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[12]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[14]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[15]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[0]}]]
set_property mark_debug false [get_nets [list {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]}]]
set_property mark_debug true [get_nets [list design_1_i/huffman_myip_0_M00_AXIS_TVALID]]
set_property mark_debug true [get_nets [list design_1_i/axi_dma_0_M_AXIS_MM2S_TREADY]]
set_property mark_debug true [get_nets [list design_1_i/huffman_myip_0_M00_AXIS_TREADY]]
set_property mark_debug true [get_nets [list design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/huffman_myip_0_M00_AXIS_TDATA[0]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[1]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[2]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[3]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[4]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[5]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[6]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[7]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[8]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[9]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[10]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[11]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[12]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[13]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[14]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/axi_dma_0_M_AXIS_MM2S_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/huffman_myip_0_M00_AXIS_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/huffman_myip_0_M00_AXIS_TVALID ]]
file mkdir C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/constrs_1/new
close [ open C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/constrs_1/new/huffman_debug.xdc w ]
add_files -fileset constrs_1 C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/constrs_1/new/huffman_debug.xdc
set_property target_constrs_file C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/constrs_1/new/huffman_debug.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/huffman_myip_0_M00_AXIS_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/huffman_myip_0_M00_AXIS_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/huffman_myip_0_M00_AXIS_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/huffman_myip_0_M00_AXIS_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[9]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[10]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[13]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[23]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[25]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[28]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[29]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[12]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[18]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[19]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[24]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[31]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[27]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[14]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[15]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[20]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[21]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[26]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[30]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[11]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[16]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[17]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[22]}]]
set_property mark_debug false [get_nets [list {design_1_i/huffman_myip_0_M00_AXIS_TDATA[6]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[10]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[12]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[13]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[16]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[20]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[21]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[27]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[0]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[5]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[9]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[23]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[24]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[26]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[3]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[14]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[15]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[18]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[19]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[22]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[28]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[30]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[2]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[1]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[4]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[7]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[8]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[11]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[31]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[17]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[25]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[29]}]]
set_property mark_debug true [get_nets [list {design_1_i/huffman_myip_0_M00_AXIS_TDATA[6]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[10]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[12]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[13]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[16]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[20]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[21]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[27]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[0]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[5]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[9]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[23]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[24]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[26]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[3]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[14]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[15]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[18]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[19]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[22]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[28]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[30]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[2]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[1]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[4]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[7]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[8]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[11]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[31]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[17]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[25]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[29]}]]
set_property mark_debug false [get_nets [list {design_1_i/huffman_myip_0_M00_AXIS_TDATA[16]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[20]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[21]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[27]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[23]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[24]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[26]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[18]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[19]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[22]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[28]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[30]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[17]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[25]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[29]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[31]}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[9]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[10]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[11]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[12]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[13]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[14]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[15]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[16]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[17]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[18]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[19]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[20]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[21]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[22]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[23]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[24]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[25]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[26]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[27]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[28]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[29]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[30]} {design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/huffman_myip_0_M00_AXIS_TDATA[0]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[1]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[2]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[3]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[4]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[5]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[6]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[7]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[8]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[9]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[10]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[11]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[12]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[13]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[14]} {design_1_i/huffman_myip_0_M00_AXIS_TDATA[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/axi_dma_0_M_AXIS_MM2S_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/huffman_myip_0_M00_AXIS_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/huffman_myip_0_M00_AXIS_TVALID ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_sdk -workspace C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.sdk -hwspec C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_ila_0_axi_dma_0_M_AXIS_MM2S_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bB [get_hw_probes u_ila_0_axi_dma_0_M_AXIS_MM2S_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_ila_0_axi_dma_0_M_AXIS_MM2S_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_ila_0_axi_dma_0_M_AXIS_MM2S_TVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210248452676}
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_bd_design {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/design_1.bd}
