Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Nov 16 20:30:39 2017
| Host         : Acer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    32 |
| Minimum Number of register sites lost to control set restrictions |    44 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            2 |
| Yes          | No                    | No                     |             953 |          203 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             205 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                             Enable Signal                                                            |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk1_reg_n_0  |                                                                                                                                      |                                                                                                                                                                     |                1 |              5 |
|  clk1_reg_n_0  | T[20]_i_1_n_0                                                                                                                        |                                                                                                                                                                     |                1 |              7 |
|  clk_IBUF_BUFG |                                                                                                                                      | mult/design_2_i/floating_point_0/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[1]                                                      |                2 |              7 |
|  clk_IBUF_BUFG | add_1_1/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | add_1_1/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                 |                2 |              8 |
|  clk_IBUF_BUFG | add_1_1/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | add_1_1/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]                  |                2 |              8 |
|  clk_IBUF_BUFG | add_1_1/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/RESULT_REG.NORMAL.exp_op_reg[6]                                           | add_1_1/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                |                2 |              8 |
|  clk_IBUF_BUFG | add/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/RESULT_REG.NORMAL.exp_op_reg[6]                                               | add/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                2 |              8 |
|  clk_IBUF_BUFG | add/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              | add/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]                      |                2 |              8 |
|  clk_IBUF_BUFG | add/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              | add/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                     |                2 |              8 |
|  clk_IBUF_BUFG | sub/design_3_i/floating_point_0/U0/i_synth/i_nd_to_rdy/RESULT_REG.NORMAL.exp_op_reg[6]                                               | sub/design_3_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                2 |              8 |
|  clk_IBUF_BUFG | sub/design_3_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              | sub/design_3_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]                      |                2 |              8 |
|  clk_IBUF_BUFG | sub/design_3_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              | sub/design_3_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                     |                2 |              8 |
|  clk_IBUF_BUFG | add/design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1_n_0     |                                                                                                                                                                     |                3 |             12 |
|  clk_IBUF_BUFG | add_1_1/design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1_n_0 |                                                                                                                                                                     |                3 |             12 |
|  clk_IBUF_BUFG | sub/design_3_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                       |                                                                                                                                                                     |                3 |             12 |
|  clk_IBUF_BUFG | mult/design_2_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1_n_0    |                                                                                                                                                                     |                3 |             13 |
|  clk_IBUF_BUFG | add_1_1/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | add_1_1/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                            |                3 |             15 |
|  clk_IBUF_BUFG | add/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              | add/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                2 |             15 |
|  clk_IBUF_BUFG | sub/design_3_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              | sub/design_3_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                2 |             15 |
|  clk_IBUF_BUFG | add_1_1/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | add_1_1/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0] |                5 |             22 |
|  clk_IBUF_BUFG | add/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              | add/design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                3 |             22 |
|  clk_IBUF_BUFG | mult/design_2_i/floating_point_0/U0/i_synth/i_nd_to_rdy/RESULT_REG.NORMAL.mant_op_reg[21]                                            | mult/design_2_i/floating_point_0/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                5 |             22 |
|  clk_IBUF_BUFG | sub/design_3_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              | sub/design_3_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                3 |             22 |
|  clk_IBUF_BUFG | sub/design_3_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1_n_0     |                                                                                                                                                                     |                5 |             24 |
|  clk_IBUF_BUFG | add/design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                       |                                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG | add_1_1/design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                   |                                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG | mult/design_2_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                      |                                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG |                                                                                                                                      |                                                                                                                                                                     |               23 |             58 |
|  clk_IBUF_BUFG | mult/design_2_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             |                                                                                                                                                                     |               38 |            148 |
|  clk_IBUF_BUFG | sub/design_3_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              |                                                                                                                                                                     |               50 |            210 |
|  clk_IBUF_BUFG | add_1_1/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          |                                                                                                                                                                     |               50 |            237 |
|  clk_IBUF_BUFG | add/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                              |                                                                                                                                                                     |               50 |            237 |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


