Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Oct 16 18:27:51 2019
| Host              : compute.eees.dei.unibo.it running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.547        0.000                      0               108277        0.010        0.000                      0               108277        3.498        0.000                       0                 46160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.547        0.000                      0               108085        0.010        0.000                      0               108085        3.498        0.000                       0                 46160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.336        0.000                      0                  192        0.178        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.505ns (39.990%)  route 3.759ns (60.010%))
  Logic Levels:           24  (CARRY8=18 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.265ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.819 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.845    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.961 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     7.987    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[23].Q_XOR.SUM_XOR__0
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.374    11.504    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.135    11.639    
                         clock uncertainty           -0.130    11.509    
    SLICE_X47Y246        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.534    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 2.505ns (39.997%)  route 3.758ns (60.003%))
  Logic Levels:           24  (CARRY8=18 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.265ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.819 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.845    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     7.961 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     7.986    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_3_out
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.374    11.504    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.135    11.639    
                         clock uncertainty           -0.130    11.509    
    SLICE_X47Y246        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.534    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 2.492ns (39.866%)  route 3.759ns (60.134%))
  Logic Levels:           24  (CARRY8=18 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.265ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.819 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.845    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     7.948 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.026     7.974    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_2_out
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.374    11.504    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.135    11.639    
                         clock uncertainty           -0.130    11.509    
    SLICE_X47Y246        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.534    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.460ns (39.398%)  route 3.784ns (60.602%))
  Logic Levels:           25  (CARRY8=19 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.265ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.819 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.845    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.886    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.942 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.025     7.967    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_0_out
    SLICE_X47Y247        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.372    11.502    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y247        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.135    11.637    
                         clock uncertainty           -0.130    11.507    
    SLICE_X47Y247        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.532    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.475ns (39.708%)  route 3.758ns (60.292%))
  Logic Levels:           24  (CARRY8=18 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.265ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.819 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.845    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     7.931 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.025     7.956    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_4_out
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.374    11.504    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.135    11.639    
                         clock uncertainty           -0.130    11.509    
    SLICE_X47Y246        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.534    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 2.471ns (39.663%)  route 3.759ns (60.337%))
  Logic Levels:           24  (CARRY8=18 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.265ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.819 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.845    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.927 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     7.953    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_5_out
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.372    11.502    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.135    11.637    
                         clock uncertainty           -0.130    11.507    
    SLICE_X47Y246        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.532    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 2.465ns (39.611%)  route 3.758ns (60.389%))
  Logic Levels:           24  (CARRY8=18 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.265ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.819 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.845    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.921 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     7.946    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_7_out
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.372    11.502    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.135    11.637    
                         clock uncertainty           -0.130    11.507    
    SLICE_X47Y246        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.532    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 2.490ns (40.013%)  route 3.733ns (59.987%))
  Logic Levels:           23  (CARRY8=17 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.265ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.920 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     7.946    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_9_out
    SLICE_X47Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.374    11.504    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.135    11.639    
                         clock uncertainty           -0.130    11.509    
    SLICE_X47Y245        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.534    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 2.490ns (40.019%)  route 3.732ns (59.981%))
  Logic Levels:           23  (CARRY8=17 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.265ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     7.920 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     7.945    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_11_out
    SLICE_X47Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.374    11.504    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.135    11.639    
                         clock uncertainty           -0.130    11.509    
    SLICE_X47Y245        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.534    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 2.456ns (39.517%)  route 3.759ns (60.483%))
  Logic Levels:           24  (CARRY8=18 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.295ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.265ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.560     1.723    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/ap_clk
    SLICE_X32Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y271        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.803 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/din1_buf1_reg[16]/Q
                         net (fo=48, routed)          1.679     3.482    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[16]
    SLICE_X46Y242        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.632 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.013     3.645    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X46Y242        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.837 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X46Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.919 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.345     4.264    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y240        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.413 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     4.422    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X47Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.694 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.720    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.776 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.293     5.069    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y240        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.217 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.226    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][1]
    SLICE_X45Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.412 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.453 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.494 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.520    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.576 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.359     5.935    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y240        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.059 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.068    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X48Y240        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.258 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.284    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.299 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.325    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.381 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.359     6.740    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[16]
    SLICE_X48Y246        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.830 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.009     6.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[17]
    SLICE_X48Y246        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.025 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.051    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.107 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.435    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y244        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.583 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     7.592    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X47Y244        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.778 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.819 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.845    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X47Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     7.912 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.026     7.938    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_6_out
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.372    11.502    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.135    11.637    
                         clock uncertainty           -0.130    11.507    
    SLICE_X47Y246        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.532    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/tmp_49_reg_2600_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.380ns (routing 0.265ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.295ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.380     1.510    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X46Y324        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.568 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/Q
                         net (fo=1, routed)           0.118     1.686    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/grp_fu_1002_p1[5]
    SLICE_X45Y325        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/tmp_49_reg_2600_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.593     1.756    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_clk
    SLICE_X45Y325        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/tmp_49_reg_2600_reg[5]/C
                         clock pessimism             -0.140     1.616    
    SLICE_X45Y325        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.676    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/tmp_49_reg_2600_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.335ns (routing 0.265ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.295ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.335     1.465    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.523 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/Q
                         net (fo=1, routed)           0.072     1.595    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X43Y65         SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.533     1.696    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X43Y65         SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
                         clock pessimism             -0.131     1.565    
    SLICE_X43Y65         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020     1.585    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p1_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.059ns (24.583%)  route 0.181ns (75.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.345ns (routing 0.265ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.295ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.345     1.475    design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X59Y95         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p1_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.534 r  design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p1_reg[40]/Q
                         net (fo=1, routed)           0.181     1.715    design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/q_reg[63]_0[40]
    SLICE_X62Y95         SRL16E                                       r  design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.623     1.786    design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X62Y95         SRL16E                                       r  design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5/CLK
                         clock pessimism             -0.136     1.650    
    SLICE_X62Y95         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.055     1.705    design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/start_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.323ns (routing 0.265ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.295ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.323     1.453    design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.511 r  design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.616    design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq_n_52
    SLICE_X45Y85         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/start_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.512     1.675    design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/ap_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/start_addr_reg[18]/C
                         clock pessimism             -0.131     1.544    
    SLICE_X45Y85         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.606    design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/start_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.061ns (26.991%)  route 0.165ns (73.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.318ns (routing 0.265ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.295ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.318     1.448    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.509 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/Q
                         net (fo=3, routed)           0.165     1.674    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB1
    SLICE_X41Y79         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.571     1.734    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y79         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.131     1.603    
    SLICE_X41Y79         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     1.663    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/din1_buf1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.393ns (routing 0.265ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.295ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.393     1.523    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/ap_clk
    SLICE_X36Y282        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/din1_buf1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y282        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.584 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/din1_buf1_reg[9]/Q
                         net (fo=4, routed)           0.069     1.653    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[9]
    SLICE_X36Y283        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.603     1.766    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X36Y283        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.186     1.580    
    SLICE_X36Y283        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.642    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.311ns (routing 0.265ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.295ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.311     1.441    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/aclk
    SLICE_X52Y65         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.499 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1087]/Q
                         net (fo=2, routed)           0.117     1.616    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[29]
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.513     1.676    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/aclk
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1087]/C
                         clock pessimism             -0.131     1.545    
    SLICE_X51Y66         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.605    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1087]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.323ns (routing 0.265ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.295ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.323     1.453    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X40Y34         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.513 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][58]/Q
                         net (fo=1, routed)           0.164     1.677    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/DIB0
    SLICE_X40Y26         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.561     1.724    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X40Y26         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB/CLK
                         clock pessimism             -0.136     1.588    
    SLICE_X40Y26         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     1.666    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/din0_buf1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.438ns (routing 0.265ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.295ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.438     1.568    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/ap_clk
    SLICE_X28Y207        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/din0_buf1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y207        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.626 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/din0_buf1_reg[9]/Q
                         net (fo=4, routed)           0.113     1.739    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[9]
    SLICE_X27Y208        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.641     1.804    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X27Y208        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.138     1.666    
    SLICE_X27Y208        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.728    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][14][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.340ns (routing 0.265ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.295ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.340     1.470    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X42Y39         FDRE                                         r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][14][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.529 r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][14][userdata][1]/Q
                         net (fo=1, routed)           0.115     1.644    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIC0
    SLICE_X41Y39         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.586     1.749    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X41Y39         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/CLK
                         clock pessimism             -0.195     1.554    
    SLICE_X41Y39         RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.078     1.632    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y21  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_63/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y22  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_64/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y23  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_65/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y24  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_66/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y25  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_67/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y10  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_68/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y23  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_65/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y25  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_67/CLKARDCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y21  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_63/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y22  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_64/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.229ns (17.697%)  route 1.065ns (82.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.265ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.668     3.011    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y66         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.327    11.457    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y66         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.086    11.543    
                         clock uncertainty           -0.130    11.413    
    SLICE_X38Y66         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    11.347    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.229ns (17.697%)  route 1.065ns (82.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.265ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.668     3.011    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.327    11.457    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.086    11.543    
                         clock uncertainty           -0.130    11.413    
    SLICE_X38Y66         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.347    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.229ns (17.697%)  route 1.065ns (82.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.265ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.668     3.011    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.327    11.457    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.086    11.543    
                         clock uncertainty           -0.130    11.413    
    SLICE_X38Y66         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.347    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.229ns (17.697%)  route 1.065ns (82.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.265ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.668     3.011    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.327    11.457    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.086    11.543    
                         clock uncertainty           -0.130    11.413    
    SLICE_X38Y66         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.347    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.229ns (17.697%)  route 1.065ns (82.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.265ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.668     3.011    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.327    11.457    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.086    11.543    
                         clock uncertainty           -0.130    11.413    
    SLICE_X38Y66         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.347    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.229ns (17.711%)  route 1.064ns (82.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.265ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.667     3.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.329    11.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.086    11.545    
                         clock uncertainty           -0.130    11.415    
    SLICE_X38Y66         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.349    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.229ns (17.711%)  route 1.064ns (82.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.265ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.667     3.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.329    11.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.086    11.545    
                         clock uncertainty           -0.130    11.415    
    SLICE_X38Y66         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.349    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.229ns (17.711%)  route 1.064ns (82.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.265ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.667     3.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.329    11.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.086    11.545    
                         clock uncertainty           -0.130    11.415    
    SLICE_X38Y66         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    11.349    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.229ns (19.195%)  route 0.964ns (80.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.265ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.567     2.910    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y67         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.326    11.456    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y67         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.086    11.542    
                         clock uncertainty           -0.130    11.412    
    SLICE_X39Y67         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066    11.346    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.229ns (19.195%)  route 0.964ns (80.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.295ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.265ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.554     1.717    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.797 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.397     2.194    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.343 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.567     2.910    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y67         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       1.326    11.456    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y67         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.086    11.542    
                         clock uncertainty           -0.130    11.412    
    SLICE_X39Y67         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    11.346    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  8.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.053ns (28.495%)  route 0.133ns (71.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.845ns (routing 0.160ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.180ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.845     0.938    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.977 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y48         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.047 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y48         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.965     1.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y48         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.115     0.966    
    SLICE_X41Y48         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     0.946    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.053ns (28.495%)  route 0.133ns (71.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.845ns (routing 0.160ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.180ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.845     0.938    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.977 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y48         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.047 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X41Y48         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.965     1.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X41Y48         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.115     0.966    
    SLICE_X41Y48         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.946    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.088ns (38.938%)  route 0.138ns (61.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.822ns (routing 0.160ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.180ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.822     0.915    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y106        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.953 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     0.985    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y106        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.035 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.141    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X43Y106        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.936     1.052    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X43Y106        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.084     0.968    
    SLICE_X43Y106        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     0.948    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.088ns (38.938%)  route 0.138ns (61.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.822ns (routing 0.160ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.180ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.822     0.915    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y106        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.953 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     0.985    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y106        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.035 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.141    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X43Y106        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.936     1.052    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X43Y106        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.084     0.968    
    SLICE_X43Y106        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     0.948    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.088ns (38.938%)  route 0.138ns (61.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.822ns (routing 0.160ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.180ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.822     0.915    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y106        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.953 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     0.985    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y106        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.035 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.141    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X43Y106        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.936     1.052    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.084     0.968    
    SLICE_X43Y106        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     0.948    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.088ns (38.938%)  route 0.138ns (61.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.822ns (routing 0.160ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.180ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.822     0.915    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y106        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.953 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     0.985    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y106        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.035 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.141    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X43Y106        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.936     1.052    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.084     0.968    
    SLICE_X43Y106        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     0.948    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.762%)  route 0.137ns (65.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.850ns (routing 0.160ns, distribution 0.690ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.180ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.850     0.943    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.981 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.011    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.046 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.153    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y47         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.965     1.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.115     0.966    
    SLICE_X41Y47         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.946    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.762%)  route 0.137ns (65.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.850ns (routing 0.160ns, distribution 0.690ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.180ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.850     0.943    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.981 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.011    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.046 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.153    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y47         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.965     1.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.115     0.966    
    SLICE_X41Y47         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.946    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.762%)  route 0.137ns (65.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.850ns (routing 0.160ns, distribution 0.690ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.180ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.850     0.943    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.981 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.011    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.046 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.153    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y47         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.965     1.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.115     0.966    
    SLICE_X41Y47         FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.020     0.946    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.762%)  route 0.137ns (65.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.850ns (routing 0.160ns, distribution 0.690ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.180ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.850     0.943    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.981 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.011    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.046 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.153    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y47         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=46364, routed)       0.965     1.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y47         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.115     0.966    
    SLICE_X41Y47         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     0.946    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.207    





