<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openssl-users] BN_MUL_MONT for ARM64 v8
   </TITLE>
   <LINK REL="Index" HREF="https://mta.openssl.org/pipermail/openssl-users/2017-February/index.html" >
   <LINK REL="made" HREF="mailto:openssl-users%40openssl.org?Subject=Re%3A%20%5Bopenssl-users%5D%20BN_MUL_MONT%20for%20ARM64%20v8&In-Reply-To=%3C6d1a14d9-956f-ec0d-e013-24a8457bd54e%40openssl.org%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005246.html">
   <LINK REL="Next"  HREF="005253.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openssl-users] BN_MUL_MONT for ARM64 v8</H1>
    <B>Andy Polyakov</B> 
    <A HREF="mailto:openssl-users%40openssl.org?Subject=Re%3A%20%5Bopenssl-users%5D%20BN_MUL_MONT%20for%20ARM64%20v8&In-Reply-To=%3C6d1a14d9-956f-ec0d-e013-24a8457bd54e%40openssl.org%3E"
       TITLE="[openssl-users] BN_MUL_MONT for ARM64 v8">appro at openssl.org
       </A><BR>
    <I>Tue Feb  7 19:07:37 UTC 2017</I>
    <P><UL>
        <LI>Previous message: <A HREF="005246.html">[openssl-users] BN_MUL_MONT for ARM64 v8
</A></li>
        <LI>Next message: <A HREF="005253.html">[openssl-users] BN_MUL_MONT for ARM64 v8
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5249">[ date ]</a>
              <a href="thread.html#5249">[ thread ]</a>
              <a href="subject.html#5249">[ subject ]</a>
              <a href="author.html#5249">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>&gt;<i> A72 is running 1GHz compared to x86 at 2.1Ghz. So that should hopefully
</I>&gt;<i> get down to -1:5.
</I>
And Mongoose will take you to ~1:2.5 (scaled to same frequency that is).
Which I'd say is a fair result. Well, still could have been a bit
better, but it's not unreasonable given ISA differences. Keep in mind
that presented x86_64 result is for code utilizing Intel-specific code
extensions.

&gt;<i> There is no L3 cache on the A72 eval board and performance counters do
</I>&gt;<i> show 9x more DRAM accesses for ARM compared to x86.
</I>
This is unexpected, because it takes *less* references to memory to
perform it on ARMv8. Because it has larger register bank. And cache
requirement is not that high for L3 to kick in... But at any case memory
is not bottleneck here...

</PRE>


<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005246.html">[openssl-users] BN_MUL_MONT for ARM64 v8
</A></li>
	<LI>Next message: <A HREF="005253.html">[openssl-users] BN_MUL_MONT for ARM64 v8
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5249">[ date ]</a>
              <a href="thread.html#5249">[ thread ]</a>
              <a href="subject.html#5249">[ subject ]</a>
              <a href="author.html#5249">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="../../../mailman/listinfo/openssl-users.html">More information about the openssl-users
mailing list</a><br>
</body></html>
