--
--	Conversion of tcom_displ_test_psoc6.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Apr 30 15:09:47 2021
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LCD_INTERFACE:cmd\ : bit;
SIGNAL \LCD_INTERFACE:data_lsb_1\ : bit;
SIGNAL \LCD_INTERFACE:cmd_ready\ : bit;
SIGNAL \LCD_INTERFACE:cmd_empty\ : bit;
SIGNAL \LCD_INTERFACE:data_ready\ : bit;
SIGNAL \LCD_INTERFACE:data_empty\ : bit;
SIGNAL Net_2 : bit;
SIGNAL one : bit;
SIGNAL \LCD_INTERFACE:op_clk\ : bit;
SIGNAL \LCD_INTERFACE:full\ : bit;
SIGNAL \LCD_INTERFACE:cmd_not_full\ : bit;
SIGNAL \LCD_INTERFACE:data_not_full\ : bit;
SIGNAL \LCD_INTERFACE:status_0\ : bit;
SIGNAL \LCD_INTERFACE:status_1\ : bit;
SIGNAL \LCD_INTERFACE:data_valid\ : bit;
SIGNAL \LCD_INTERFACE:status_7\ : bit;
SIGNAL \LCD_INTERFACE:status_6\ : bit;
SIGNAL \LCD_INTERFACE:status_5\ : bit;
SIGNAL \LCD_INTERFACE:status_4\ : bit;
SIGNAL \LCD_INTERFACE:status_3\ : bit;
SIGNAL \LCD_INTERFACE:status_2\ : bit;
SIGNAL zero : bit;
SIGNAL \LCD_INTERFACE:sts_clk\ : bit;
SIGNAL Net_133_7 : bit;
SIGNAL Net_133_6 : bit;
SIGNAL Net_133_5 : bit;
SIGNAL Net_133_4 : bit;
SIGNAL Net_133_3 : bit;
SIGNAL Net_133_2 : bit;
SIGNAL Net_133_1 : bit;
SIGNAL Net_133_0 : bit;
SIGNAL \LCD_INTERFACE:state_3\ : bit;
SIGNAL \LCD_INTERFACE:state_2\ : bit;
SIGNAL \LCD_INTERFACE:state_1\ : bit;
SIGNAL \LCD_INTERFACE:state_0\ : bit;
SIGNAL \LCD_INTERFACE:z0_detect\ : bit;
SIGNAL \LCD_INTERFACE:z1_detect\ : bit;
SIGNAL Net_132 : bit;
SIGNAL \LCD_INTERFACE:data_lsb_0\ : bit;
SIGNAL Net_129 : bit;
SIGNAL Net_131 : bit;
SIGNAL Net_130 : bit;
SIGNAL Net_127 : bit;
SIGNAL Net_86_7 : bit;
SIGNAL \LCD_INTERFACE:data_lsb_7\ : bit;
SIGNAL Net_86_6 : bit;
SIGNAL \LCD_INTERFACE:data_lsb_6\ : bit;
SIGNAL Net_86_5 : bit;
SIGNAL \LCD_INTERFACE:data_lsb_5\ : bit;
SIGNAL Net_86_4 : bit;
SIGNAL \LCD_INTERFACE:data_lsb_4\ : bit;
SIGNAL Net_86_3 : bit;
SIGNAL \LCD_INTERFACE:data_lsb_3\ : bit;
SIGNAL Net_86_2 : bit;
SIGNAL \LCD_INTERFACE:data_lsb_2\ : bit;
SIGNAL Net_86_1 : bit;
SIGNAL Net_86_0 : bit;
SIGNAL tmpIO_7__d_net_7 : bit;
SIGNAL tmpIO_7__d_net_6 : bit;
SIGNAL tmpIO_7__d_net_5 : bit;
SIGNAL tmpIO_7__d_net_4 : bit;
SIGNAL tmpIO_7__d_net_3 : bit;
SIGNAL tmpIO_7__d_net_2 : bit;
SIGNAL tmpIO_7__d_net_1 : bit;
SIGNAL tmpIO_7__d_net_0 : bit;
TERMINAL tmpSIOVREF__d_net_0 : bit;
SIGNAL tmpFB_0__d_c_net_0 : bit;
SIGNAL tmpIO_0__d_c_net_0 : bit;
TERMINAL tmpSIOVREF__d_c_net_0 : bit;
SIGNAL tmpFB_0__ncs_net_0 : bit;
SIGNAL tmpIO_0__ncs_net_0 : bit;
TERMINAL tmpSIOVREF__ncs_net_0 : bit;
SIGNAL tmpFB_0__nwr_net_0 : bit;
SIGNAL tmpIO_0__nwr_net_0 : bit;
TERMINAL tmpSIOVREF__nwr_net_0 : bit;
SIGNAL tmpFB_0__nrd_net_0 : bit;
SIGNAL tmpIO_0__nrd_net_0 : bit;
TERMINAL tmpSIOVREF__nrd_net_0 : bit;
SIGNAL tmpFB_0__PORT6_PIN2_net_0 : bit;
SIGNAL tmpIO_0__PORT6_PIN2_net_0 : bit;
TERMINAL tmpSIOVREF__PORT6_PIN2_net_0 : bit;
SIGNAL Net_43 : bit;
SIGNAL \DISP_TICK_TIMER:capture\ : bit;
SIGNAL \DISP_TICK_TIMER:count\ : bit;
SIGNAL \DISP_TICK_TIMER:reload\ : bit;
SIGNAL \DISP_TICK_TIMER:stop\ : bit;
SIGNAL \DISP_TICK_TIMER:start\ : bit;
SIGNAL Net_41 : bit;
SIGNAL Net_42 : bit;
SIGNAL Net_40 : bit;
SIGNAL \DISP_TICK_TIMER:Net_1\ : bit;
SIGNAL \DISP_TICK_TIMER:Net_2\ : bit;
SIGNAL Net_54 : bit;
SIGNAL \I2C_MASTER:clock_wire\ : bit;
SIGNAL \I2C_MASTER:Net_283\ : bit;
SIGNAL \I2C_MASTER:Net_1062\ : bit;
SIGNAL \I2C_MASTER:Net_1053\ : bit;
SIGNAL \I2C_MASTER:Net_282\ : bit;
SIGNAL \I2C_MASTER:Net_277\ : bit;
SIGNAL Net_79 : bit;
SIGNAL Net_80 : bit;
SIGNAL \I2C_MASTER:Net_1059\ : bit;
SIGNAL \I2C_MASTER:Net_281\ : bit;
SIGNAL \I2C_MASTER:Net_87_3\ : bit;
SIGNAL \I2C_MASTER:Net_87_2\ : bit;
SIGNAL \I2C_MASTER:Net_87_1\ : bit;
SIGNAL \I2C_MASTER:Net_87_0\ : bit;
SIGNAL \I2C_MASTER:Net_280\ : bit;
SIGNAL \I2C_MASTER:Net_1061\ : bit;
SIGNAL \I2C_MASTER:Net_279\ : bit;
SIGNAL \I2C_MASTER:Net_278\ : bit;
SIGNAL \I2C_MASTER:Net_1055\ : bit;
SIGNAL \I2C_MASTER:intr_wire\ : bit;
SIGNAL \I2C_MASTER:Net_162\ : bit;
SIGNAL \I2C_MASTER:Net_163\ : bit;
SIGNAL Net_47 : bit;
SIGNAL \I2C_MASTER:Net_224\ : bit;
SIGNAL \I2C_MASTER:Net_223\ : bit;
SIGNAL \I2C_MASTER:Net_847\ : bit;
SIGNAL tmpFB_0__PORT9_PIN1_net_0 : bit;
TERMINAL tmpSIOVREF__PORT9_PIN1_net_0 : bit;
SIGNAL tmpFB_0__PORT9_PIN0_net_0 : bit;
TERMINAL tmpSIOVREF__PORT9_PIN0_net_0 : bit;
SIGNAL \SPIM:Net_847\ : bit;
SIGNAL \SPIM:clock_wire\ : bit;
SIGNAL \SPIM:Net_28\ : bit;
SIGNAL \SPIM:Net_29\ : bit;
SIGNAL \SPIM:Net_488\ : bit;
SIGNAL \SPIM:Net_489\ : bit;
SIGNAL \SPIM:Net_490\ : bit;
SIGNAL \SPIM:Net_482\ : bit;
SIGNAL \SPIM:Net_483\ : bit;
SIGNAL \SPIM:sclk_m_wire\ : bit;
SIGNAL \SPIM:sclk_s_wire\ : bit;
SIGNAL \SPIM:select_m_wire_3\ : bit;
SIGNAL \SPIM:select_m_wire_2\ : bit;
SIGNAL \SPIM:select_m_wire_1\ : bit;
SIGNAL \SPIM:select_m_wire_0\ : bit;
SIGNAL \SPIM:select_s_wire\ : bit;
SIGNAL \SPIM:mosi_m_wire\ : bit;
SIGNAL \SPIM:miso_m_wire\ : bit;
SIGNAL \SPIM:mosi_s_wire\ : bit;
SIGNAL \SPIM:miso_s_wire\ : bit;
SIGNAL \SPIM:intr_wire\ : bit;
SIGNAL Net_89 : bit;
SIGNAL Net_88 : bit;
SIGNAL \SPIM:Net_498\ : bit;
SIGNAL Net_93 : bit;
SIGNAL Net_85 : bit;
SIGNAL Net_94 : bit;
SIGNAL Net_95 : bit;
SIGNAL Net_96 : bit;
SIGNAL Net_97 : bit;
SIGNAL Net_98 : bit;
SIGNAL Net_99 : bit;
SIGNAL Net_100 : bit;
SIGNAL tmpFB_0__SPI_MOSI_net_0 : bit;
SIGNAL tmpIO_0__SPI_MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_MOSI_net_0 : bit;
SIGNAL tmpFB_0__SPI_CLK_net_0 : bit;
SIGNAL tmpIO_0__SPI_CLK_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_CLK_net_0 : bit;
SIGNAL tmpFB_0__SPI_Sel_net_0 : bit;
SIGNAL tmpIO_0__SPI_Sel_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_Sel_net_0 : bit;
SIGNAL tmpIO_0__SPI_MISO_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_MISO_net_0 : bit;
SIGNAL tmpFB_0__SEL_PIN_net_0 : bit;
SIGNAL tmpIO_0__SEL_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__SEL_PIN_net_0 : bit;
SIGNAL \LCD_INTERFACE:state_3\\D\ : bit;
SIGNAL \LCD_INTERFACE:state_2\\D\ : bit;
SIGNAL \LCD_INTERFACE:state_1\\D\ : bit;
SIGNAL \LCD_INTERFACE:state_0\\D\ : bit;
SIGNAL Net_132D : bit;
SIGNAL Net_129D : bit;
SIGNAL Net_131D : bit;
SIGNAL Net_130D : bit;
SIGNAL Net_127D : bit;
BEGIN

one <=  ('1') ;

\LCD_INTERFACE:full\ <= (not \LCD_INTERFACE:data_not_full\
	OR not \LCD_INTERFACE:cmd_not_full\);

\LCD_INTERFACE:status_1\ <= ((not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_0\ and \LCD_INTERFACE:state_2\ and \LCD_INTERFACE:state_1\ and \LCD_INTERFACE:z0_detect\));

zero <=  ('0') ;

\LCD_INTERFACE:state_3\\D\ <= ((not \LCD_INTERFACE:state_2\ and not \LCD_INTERFACE:state_1\ and not \LCD_INTERFACE:state_0\ and not Net_86_1 and \LCD_INTERFACE:data_empty\ and \LCD_INTERFACE:state_3\)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_2\ and \LCD_INTERFACE:state_0\));

\LCD_INTERFACE:state_2\\D\ <= ((not \LCD_INTERFACE:state_2\ and not \LCD_INTERFACE:state_1\ and not \LCD_INTERFACE:state_0\ and \LCD_INTERFACE:state_3\ and Net_86_1)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:z1_detect\ and \LCD_INTERFACE:state_2\)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_0\ and \LCD_INTERFACE:state_2\)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_1\ and \LCD_INTERFACE:state_2\));

\LCD_INTERFACE:state_1\\D\ <= ((not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:z1_detect\ and \LCD_INTERFACE:state_1\ and \LCD_INTERFACE:state_0\)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_0\ and not \LCD_INTERFACE:z0_detect\ and \LCD_INTERFACE:state_1\)
	OR (not \LCD_INTERFACE:data_empty\ and not \LCD_INTERFACE:state_2\ and not \LCD_INTERFACE:state_1\ and not \LCD_INTERFACE:state_0\ and not Net_86_1 and \LCD_INTERFACE:state_3\)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_1\ and \LCD_INTERFACE:state_2\)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_2\ and \LCD_INTERFACE:state_1\));

\LCD_INTERFACE:state_0\\D\ <= ((not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:z1_detect\ and \LCD_INTERFACE:state_1\ and \LCD_INTERFACE:state_0\)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_1\ and \LCD_INTERFACE:state_2\ and \LCD_INTERFACE:state_0\)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_0\ and \LCD_INTERFACE:state_1\ and \LCD_INTERFACE:z0_detect\)
	OR (not \LCD_INTERFACE:cmd_empty\ and not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_2\ and not \LCD_INTERFACE:state_0\)
	OR (not \LCD_INTERFACE:cmd_empty\ and not \LCD_INTERFACE:state_2\ and \LCD_INTERFACE:state_1\ and \LCD_INTERFACE:state_0\)
	OR (not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_2\ and \LCD_INTERFACE:state_1\));

Net_132D <= ((not \LCD_INTERFACE:state_2\ and not \LCD_INTERFACE:state_1\ and not \LCD_INTERFACE:state_0\ and \LCD_INTERFACE:state_3\ and Net_86_0)
	OR (\LCD_INTERFACE:state_0\ and Net_132)
	OR (\LCD_INTERFACE:state_1\ and Net_132)
	OR (\LCD_INTERFACE:state_2\ and Net_132)
	OR (not \LCD_INTERFACE:state_3\ and Net_132));

Net_129D <= ((\LCD_INTERFACE:state_2\ and \LCD_INTERFACE:state_0\)
	OR (not \LCD_INTERFACE:state_2\ and not \LCD_INTERFACE:state_1\)
	OR \LCD_INTERFACE:state_3\);

Net_131D <= (\LCD_INTERFACE:state_0\
	OR not \LCD_INTERFACE:state_2\
	OR \LCD_INTERFACE:state_3\);

Net_130D <= (\LCD_INTERFACE:state_0\
	OR not \LCD_INTERFACE:state_1\
	OR \LCD_INTERFACE:state_2\
	OR \LCD_INTERFACE:state_3\);

Net_127D <= ((not \LCD_INTERFACE:state_3\ and not \LCD_INTERFACE:state_2\ and \LCD_INTERFACE:state_1\));

\LCD_INTERFACE:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2,
		enable=>one,
		clock_out=>\LCD_INTERFACE:op_clk\);
\LCD_INTERFACE:StsReg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000010")
	PORT MAP(reset=>zero,
		clock=>\LCD_INTERFACE:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, zero, \LCD_INTERFACE:status_1\, \LCD_INTERFACE:full\));
\LCD_INTERFACE:StsClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2,
		enable=>\LCD_INTERFACE:status_1\,
		clock_out=>\LCD_INTERFACE:sts_clk\);
\LCD_INTERFACE:LsbReg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"11111111")
	PORT MAP(reset=>zero,
		clock=>\LCD_INTERFACE:sts_clk\,
		status=>(Net_133_7, Net_133_6, Net_133_5, Net_133_4,
			Net_133_3, Net_133_2, Net_133_1, Net_133_0));
\LCD_INTERFACE:GraphLcd8:Lsb\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
		d0_init=>"00010000",
		d1_init=>"00000100",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LCD_INTERFACE:op_clk\,
		cs_addr=>(\LCD_INTERFACE:state_2\, \LCD_INTERFACE:state_1\, \LCD_INTERFACE:state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\LCD_INTERFACE:z0_detect\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>\LCD_INTERFACE:z1_detect\,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LCD_INTERFACE:cmd_not_full\,
		f0_blk_stat=>\LCD_INTERFACE:cmd_empty\,
		f1_bus_stat=>\LCD_INTERFACE:data_not_full\,
		f1_blk_stat=>\LCD_INTERFACE:data_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(Net_86_7, Net_86_6, Net_86_5, Net_86_4,
			Net_86_3, Net_86_2, Net_86_1, Net_86_0));
d:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>8,
		sio_grp_cnt=>0,
		id=>"a61270bc-07ec-447d-ac9e-34cfe85c30e9",
		drive_mode=>"6,6,6,6,6,6,6,6",
		ibuf_enabled=>"1,1,1,1,1,1,1,1",
		init_dr_st=>"1,1,1,1,1,1,1,1",
		input_sync=>"0,0,0,0,0,0,0,0",
		intr_mode=>"0,0,0,0,0,0,0,0",
		io_voltage=>",,,,,,,",
		output_conn=>"1,1,1,1,1,1,1,1",
		oe_conn=>"1,1,1,1,1,1,1,1",
		output_sync=>"0,0,0,0,0,0,0,0",
		oe_sync=>"0,0,0,0,0,0,0,0",
		drive_strength=>"0,0,0,0,0,0,0,0",
		max_frequency=>"100,100,100,100,100,100,100,100",
		output_current_cap=>"8,8,8,8,8,8,8,8",
		i2c_mode=>"0,0,0,0,0,0,0,0",
		pin_aliases=>",,,,,,,",
		pin_mode=>"IO,IO,IO,IO,IO,IO,IO,IO",
		slew_rate=>"0,0,0,0,0,0,0,0",
		vtrip=>"0,0,0,0,0,0,0,0",
		use_annotation=>"0,0,0,0,0,0,0,0",
		hotswap_needed=>"0,0,0,0,0,0,0,0")
	PORT MAP(oe=>(Net_127, Net_127, Net_127, Net_127,
			Net_127, Net_127, Net_127, Net_127),
		y=>(Net_86_7, Net_86_6, Net_86_5, Net_86_4,
			Net_86_3, Net_86_2, Net_86_1, Net_86_0),
		fb=>(Net_133_7, Net_133_6, Net_133_5, Net_133_4,
			Net_133_3, Net_133_2, Net_133_1, Net_133_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__d_net_7, tmpIO_7__d_net_6, tmpIO_7__d_net_5, tmpIO_7__d_net_4,
			tmpIO_7__d_net_3, tmpIO_7__d_net_2, tmpIO_7__d_net_1, tmpIO_7__d_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		siovref=>(tmpSIOVREF__d_net_0));
d_c:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"5f722662-09eb-484c-8282-7daba1a78235",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>Net_132,
		fb=>(tmpFB_0__d_c_net_0),
		analog=>(open),
		io=>(tmpIO_0__d_c_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__d_c_net_0));
CLOCK_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bb212b48-3568-49e1-9d8b-2b947d970fae",
		source_clock_id=>"2FB4EC85-8328-4C5A-9ED9-8B63060178EB",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_2,
		dig_domain_out=>open);
ncs:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"f752c72a-0226-4ca8-ab2f-39272ef36684",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>Net_129,
		fb=>(tmpFB_0__ncs_net_0),
		analog=>(open),
		io=>(tmpIO_0__ncs_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__ncs_net_0));
nwr:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"0f29494a-c63e-4158-a298-0050fca8ff03",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>Net_130,
		fb=>(tmpFB_0__nwr_net_0),
		analog=>(open),
		io=>(tmpIO_0__nwr_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__nwr_net_0));
nrd:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"0654abd4-8013-44c2-931a-887ce094a48a",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>Net_131,
		fb=>(tmpFB_0__nrd_net_0),
		analog=>(open),
		io=>(tmpIO_0__nrd_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__nrd_net_0));
PORT6_PIN2:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"c9b124f9-4cf0-4d22-8113-96929508aa62",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PORT6_PIN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__PORT6_PIN2_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__PORT6_PIN2_net_0));
\DISP_TICK_TIMER:TCPWM\:cy_mxs40_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>16,
		exact_width=>'0')
	PORT MAP(clock=>Net_43,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		tr_underflow=>Net_41,
		tr_compare_match=>Net_42,
		tr_overflow=>Net_40,
		line_compl=>\DISP_TICK_TIMER:Net_1\,
		line=>\DISP_TICK_TIMER:Net_2\,
		interrupt=>Net_54);
\I2C_MASTER:SCB\:cy_mxs40_scb_v1_10
	GENERIC MAP(cy_registers=>"",
		requires_io_preconfigure=>'1',
		mode=>0,
		master=>'1')
	PORT MAP(clock=>\I2C_MASTER:clock_wire\,
		uart_rx=>zero,
		uart_tx=>\I2C_MASTER:Net_1062\,
		uart_rts=>\I2C_MASTER:Net_1053\,
		uart_cts=>zero,
		uart_tx_en=>\I2C_MASTER:Net_277\,
		i2c_scl=>Net_79,
		i2c_sda=>Net_80,
		spi_clk_m=>\I2C_MASTER:Net_1059\,
		spi_clk_s=>zero,
		spi_select_m=>(\I2C_MASTER:Net_87_3\, \I2C_MASTER:Net_87_2\, \I2C_MASTER:Net_87_1\, \I2C_MASTER:Net_87_0\),
		spi_select_s=>zero,
		spi_mosi_m=>\I2C_MASTER:Net_1061\,
		spi_miso_m=>zero,
		spi_mosi_s=>zero,
		spi_miso_s=>\I2C_MASTER:Net_1055\,
		interrupt=>\I2C_MASTER:intr_wire\,
		tr_tx_req=>\I2C_MASTER:Net_162\,
		tr_rx_req=>\I2C_MASTER:Net_163\,
		tr_i2c_scl_filtered=>Net_47);
\I2C_MASTER:SCB_IRQ\:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'0',
		int_type=>"10")
	PORT MAP(int_signal=>\I2C_MASTER:intr_wire\);
\I2C_MASTER:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a6ace5f1-56ad-4e7a-8ea6-227fa37dbd84/b68e5b9d-7828-482d-a282-930f990e3b3e",
		source_clock_id=>"",
		divisor=>0,
		period=>"645161290.322581",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\I2C_MASTER:clock_wire\,
		dig_domain_out=>open);
CLOCK_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a2855aba-c831-4349-b81c-292cb29f4479",
		source_clock_id=>"2FB4EC85-8328-4C5A-9ED9-8B63060178EB",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_43,
		dig_domain_out=>open);
DISP_TICK_ISR:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'0',
		int_type=>"10")
	PORT MAP(int_signal=>Net_54);
PORT9_PIN1:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"570396df-2eb9-4462-a5fc-f70f005f8fa3",
		drive_mode=>"2",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"B",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PORT9_PIN1_net_0),
		analog=>(open),
		io=>Net_80,
		annotation=>(open),
		siovref=>(tmpSIOVREF__PORT9_PIN1_net_0));
PORT9_PIN0:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"4cca878b-77b5-471d-8aeb-ad6925202455",
		drive_mode=>"2",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"B",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PORT9_PIN0_net_0),
		analog=>(open),
		io=>Net_79,
		annotation=>(open),
		siovref=>(tmpSIOVREF__PORT9_PIN0_net_0));
\SPIM:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"84d45b05-d23b-4fcd-98cb-414e3a04b3eb/b68e5b9d-7828-482d-a282-930f990e3b3e",
		source_clock_id=>"",
		divisor=>0,
		period=>"25000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\SPIM:Net_847\,
		dig_domain_out=>open);
\SPIM:SCB\:cy_mxs40_scb_v1_10
	GENERIC MAP(cy_registers=>"",
		requires_io_preconfigure=>'0',
		mode=>1,
		master=>'1')
	PORT MAP(clock=>\SPIM:Net_847\,
		uart_rx=>zero,
		uart_tx=>\SPIM:Net_488\,
		uart_rts=>\SPIM:Net_489\,
		uart_cts=>zero,
		uart_tx_en=>\SPIM:Net_490\,
		i2c_scl=>\SPIM:Net_482\,
		i2c_sda=>\SPIM:Net_483\,
		spi_clk_m=>Net_95,
		spi_clk_s=>zero,
		spi_select_m=>(\SPIM:select_m_wire_3\, \SPIM:select_m_wire_2\, \SPIM:select_m_wire_1\, Net_96),
		spi_select_s=>zero,
		spi_mosi_m=>Net_94,
		spi_miso_m=>Net_93,
		spi_mosi_s=>zero,
		spi_miso_s=>\SPIM:miso_s_wire\,
		interrupt=>\SPIM:intr_wire\,
		tr_tx_req=>Net_89,
		tr_rx_req=>Net_88,
		tr_i2c_scl_filtered=>\SPIM:Net_498\);
SPI_MOSI:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"16190a5f-8d93-4c48-9172-c4d1dae3c0f1",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>Net_94,
		fb=>(tmpFB_0__SPI_MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__SPI_MOSI_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__SPI_MOSI_net_0));
SPI_CLK:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"2e5db35c-9902-4642-bb12-ce29fe6b5ef9",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>Net_95,
		fb=>(tmpFB_0__SPI_CLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SPI_CLK_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__SPI_CLK_net_0));
SPI_Sel:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"ab058973-8609-4279-ab29-1256c31b0dd3",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>Net_96,
		fb=>(tmpFB_0__SPI_Sel_net_0),
		analog=>(open),
		io=>(tmpIO_0__SPI_Sel_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__SPI_Sel_net_0));
SPI_MISO:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"546dcbdd-bda1-470b-9a98-28fbf3e704d3",
		drive_mode=>"0",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_93,
		analog=>(open),
		io=>(tmpIO_0__SPI_MISO_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__SPI_MISO_net_0));
SEL_PIN:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"9dccffa9-0f96-4336-8d9b-23c06d4df85c",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SEL_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEL_PIN_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__SEL_PIN_net_0));
\LCD_INTERFACE:state_3\:cy_dff
	PORT MAP(d=>\LCD_INTERFACE:state_3\\D\,
		clk=>\LCD_INTERFACE:op_clk\,
		q=>\LCD_INTERFACE:state_3\);
\LCD_INTERFACE:state_2\:cy_dff
	PORT MAP(d=>\LCD_INTERFACE:state_2\\D\,
		clk=>\LCD_INTERFACE:op_clk\,
		q=>\LCD_INTERFACE:state_2\);
\LCD_INTERFACE:state_1\:cy_dff
	PORT MAP(d=>\LCD_INTERFACE:state_1\\D\,
		clk=>\LCD_INTERFACE:op_clk\,
		q=>\LCD_INTERFACE:state_1\);
\LCD_INTERFACE:state_0\:cy_dff
	PORT MAP(d=>\LCD_INTERFACE:state_0\\D\,
		clk=>\LCD_INTERFACE:op_clk\,
		q=>\LCD_INTERFACE:state_0\);
Net_132:cy_dff
	PORT MAP(d=>Net_132D,
		clk=>\LCD_INTERFACE:op_clk\,
		q=>Net_132);
Net_129:cy_dff
	PORT MAP(d=>Net_129D,
		clk=>\LCD_INTERFACE:op_clk\,
		q=>Net_129);
Net_131:cy_dff
	PORT MAP(d=>Net_131D,
		clk=>\LCD_INTERFACE:op_clk\,
		q=>Net_131);
Net_130:cy_dff
	PORT MAP(d=>Net_130D,
		clk=>\LCD_INTERFACE:op_clk\,
		q=>Net_130);
Net_127:cy_dff
	PORT MAP(d=>Net_127D,
		clk=>\LCD_INTERFACE:op_clk\,
		q=>Net_127);

END R_T_L;
