
Rubiks Cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006764  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08006904  08006904  00007904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006968  08006968  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006968  08006968  00007968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006970  08006970  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006970  08006970  00007970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006974  08006974  00007974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006978  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e04  20000060  080069d8  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004e64  080069d8  00008e64  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac90  00000000  00000000  00008096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e54  00000000  00000000  00022d26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001608  00000000  00000000  00026b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000108d  00000000  00000000  00028188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019057  00000000  00000000  00029215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019652  00000000  00000000  0004226c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099ed8  00000000  00000000  0005b8be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000006f  00000000  00000000  000f5796  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cc4  00000000  00000000  000f5808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000fb4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000740  00000000  00000000  000fb532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080068ec 	.word	0x080068ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	080068ec 	.word	0x080068ec

080001e0 <cube_processor_init>:
#include "uart_cube.h"  // For rx_buffer
#include "cmsis_os.h" // for os_delay

cube_state_t cube_state = {0};

void cube_processor_init(void) {
 80001e0:	b480      	push	{r7}
 80001e2:	af00      	add	r7, sp, #0
    cube_state.cube_ready = false;
 80001e4:	4b08      	ldr	r3, [pc, #32]	@ (8000208 <cube_processor_init+0x28>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	701a      	strb	r2, [r3, #0]
    cube_state.moves_ready = false;
 80001ea:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <cube_processor_init+0x28>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	705a      	strb	r2, [r3, #1]
    cube_state.motors_running = false;
 80001f0:	4b05      	ldr	r3, [pc, #20]	@ (8000208 <cube_processor_init+0x28>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	709a      	strb	r2, [r3, #2]
    cube_state.move_count = 0;
 80001f6:	4b04      	ldr	r3, [pc, #16]	@ (8000208 <cube_processor_init+0x28>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	f8a3 212a 	strh.w	r2, [r3, #298]	@ 0x12a
}
 80001fe:	bf00      	nop
 8000200:	46bd      	mov	sp, r7
 8000202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000206:	4770      	bx	lr
 8000208:	2000007c 	.word	0x2000007c

0800020c <cube_process_uart_packet>:

void cube_process_uart_packet(void) {
 800020c:	b480      	push	{r7}
 800020e:	b083      	sub	sp, #12
 8000210:	af00      	add	r7, sp, #0
    // Copy UART data to cube state
    for (int i = 0; i < 54; i++) {
 8000212:	2300      	movs	r3, #0
 8000214:	607b      	str	r3, [r7, #4]
 8000216:	e00c      	b.n	8000232 <cube_process_uart_packet+0x26>
        cube_state.cube_state[i] = rx_buffer[i];
 8000218:	4a0d      	ldr	r2, [pc, #52]	@ (8000250 <cube_process_uart_packet+0x44>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	4413      	add	r3, r2
 800021e:	7819      	ldrb	r1, [r3, #0]
 8000220:	4a0c      	ldr	r2, [pc, #48]	@ (8000254 <cube_process_uart_packet+0x48>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	4413      	add	r3, r2
 8000226:	3303      	adds	r3, #3
 8000228:	460a      	mov	r2, r1
 800022a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 54; i++) {
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	3301      	adds	r3, #1
 8000230:	607b      	str	r3, [r7, #4]
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	2b35      	cmp	r3, #53	@ 0x35
 8000236:	ddef      	ble.n	8000218 <cube_process_uart_packet+0xc>
    }
    cube_state.cube_ready = true;
 8000238:	4b06      	ldr	r3, [pc, #24]	@ (8000254 <cube_process_uart_packet+0x48>)
 800023a:	2201      	movs	r2, #1
 800023c:	701a      	strb	r2, [r3, #0]
    cube_state.moves_ready = false;  // Invalidate old moves
 800023e:	4b05      	ldr	r3, [pc, #20]	@ (8000254 <cube_process_uart_packet+0x48>)
 8000240:	2200      	movs	r2, #0
 8000242:	705a      	strb	r2, [r3, #1]
}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	20000300 	.word	0x20000300
 8000254:	2000007c 	.word	0x2000007c

08000258 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800025c:	f000 fce0 	bl	8000c20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000260:	f000 f824 	bl	80002ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000264:	f000 f902 	bl	800046c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000268:	f000 f8d6 	bl	8000418 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800026c:	f000 f888 	bl	8000380 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  stepper_tim3_enable_ir();
 8000270:	f000 fad8 	bl	8000824 <stepper_tim3_enable_ir>
  stepper_init_all();
 8000274:	f000 f9e0 	bl	8000638 <stepper_init_all>
  uart_start_reception(&huart2);
 8000278:	4808      	ldr	r0, [pc, #32]	@ (800029c <main+0x44>)
 800027a:	f000 fc47 	bl	8000b0c <uart_start_reception>
//  }

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800027e:	f003 f8e3 	bl	8003448 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CubeProcessTask */
  CubeProcessTaskHandle = osThreadNew(CubeProcessStart, NULL, &CubeProcessTask_attributes);
 8000282:	4a07      	ldr	r2, [pc, #28]	@ (80002a0 <main+0x48>)
 8000284:	2100      	movs	r1, #0
 8000286:	4807      	ldr	r0, [pc, #28]	@ (80002a4 <main+0x4c>)
 8000288:	f003 f928 	bl	80034dc <osThreadNew>
 800028c:	4603      	mov	r3, r0
 800028e:	4a06      	ldr	r2, [pc, #24]	@ (80002a8 <main+0x50>)
 8000290:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000292:	f003 f8fd 	bl	8003490 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000296:	bf00      	nop
 8000298:	e7fd      	b.n	8000296 <main+0x3e>
 800029a:	bf00      	nop
 800029c:	200001f0 	.word	0x200001f0
 80002a0:	0800692c 	.word	0x0800692c
 80002a4:	080005d9 	.word	0x080005d9
 80002a8:	20000238 	.word	0x20000238

080002ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b094      	sub	sp, #80	@ 0x50
 80002b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b2:	f107 0320 	add.w	r3, r7, #32
 80002b6:	2230      	movs	r2, #48	@ 0x30
 80002b8:	2100      	movs	r1, #0
 80002ba:	4618      	mov	r0, r3
 80002bc:	f005 fe74 	bl	8005fa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c0:	f107 030c 	add.w	r3, r7, #12
 80002c4:	2200      	movs	r2, #0
 80002c6:	601a      	str	r2, [r3, #0]
 80002c8:	605a      	str	r2, [r3, #4]
 80002ca:	609a      	str	r2, [r3, #8]
 80002cc:	60da      	str	r2, [r3, #12]
 80002ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80002d0:	2300      	movs	r3, #0
 80002d2:	60bb      	str	r3, [r7, #8]
 80002d4:	4b28      	ldr	r3, [pc, #160]	@ (8000378 <SystemClock_Config+0xcc>)
 80002d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002d8:	4a27      	ldr	r2, [pc, #156]	@ (8000378 <SystemClock_Config+0xcc>)
 80002da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002de:	6413      	str	r3, [r2, #64]	@ 0x40
 80002e0:	4b25      	ldr	r3, [pc, #148]	@ (8000378 <SystemClock_Config+0xcc>)
 80002e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80002e8:	60bb      	str	r3, [r7, #8]
 80002ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80002ec:	2300      	movs	r3, #0
 80002ee:	607b      	str	r3, [r7, #4]
 80002f0:	4b22      	ldr	r3, [pc, #136]	@ (800037c <SystemClock_Config+0xd0>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80002f8:	4a20      	ldr	r2, [pc, #128]	@ (800037c <SystemClock_Config+0xd0>)
 80002fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002fe:	6013      	str	r3, [r2, #0]
 8000300:	4b1e      	ldr	r3, [pc, #120]	@ (800037c <SystemClock_Config+0xd0>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000308:	607b      	str	r3, [r7, #4]
 800030a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800030c:	2301      	movs	r3, #1
 800030e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000310:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000314:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000316:	2302      	movs	r3, #2
 8000318:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800031a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800031e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000320:	2304      	movs	r3, #4
 8000322:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000324:	2348      	movs	r3, #72	@ 0x48
 8000326:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000328:	2302      	movs	r3, #2
 800032a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800032c:	2303      	movs	r3, #3
 800032e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000330:	f107 0320 	add.w	r3, r7, #32
 8000334:	4618      	mov	r0, r3
 8000336:	f000 ffc7 	bl	80012c8 <HAL_RCC_OscConfig>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000340:	f000 f974 	bl	800062c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000344:	230f      	movs	r3, #15
 8000346:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000348:	2302      	movs	r3, #2
 800034a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034c:	2300      	movs	r3, #0
 800034e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000350:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000354:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000356:	2300      	movs	r3, #0
 8000358:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800035a:	f107 030c 	add.w	r3, r7, #12
 800035e:	2102      	movs	r1, #2
 8000360:	4618      	mov	r0, r3
 8000362:	f001 fa29 	bl	80017b8 <HAL_RCC_ClockConfig>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800036c:	f000 f95e 	bl	800062c <Error_Handler>
  }
}
 8000370:	bf00      	nop
 8000372:	3750      	adds	r7, #80	@ 0x50
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	40023800 	.word	0x40023800
 800037c:	40007000 	.word	0x40007000

08000380 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b086      	sub	sp, #24
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000386:	f107 0308 	add.w	r3, r7, #8
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000394:	463b      	mov	r3, r7
 8000396:	2200      	movs	r2, #0
 8000398:	601a      	str	r2, [r3, #0]
 800039a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800039c:	4b1c      	ldr	r3, [pc, #112]	@ (8000410 <MX_TIM3_Init+0x90>)
 800039e:	4a1d      	ldr	r2, [pc, #116]	@ (8000414 <MX_TIM3_Init+0x94>)
 80003a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80003a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000410 <MX_TIM3_Init+0x90>)
 80003a4:	2253      	movs	r2, #83	@ 0x53
 80003a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003a8:	4b19      	ldr	r3, [pc, #100]	@ (8000410 <MX_TIM3_Init+0x90>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 80003ae:	4b18      	ldr	r3, [pc, #96]	@ (8000410 <MX_TIM3_Init+0x90>)
 80003b0:	2231      	movs	r2, #49	@ 0x31
 80003b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003b4:	4b16      	ldr	r3, [pc, #88]	@ (8000410 <MX_TIM3_Init+0x90>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003ba:	4b15      	ldr	r3, [pc, #84]	@ (8000410 <MX_TIM3_Init+0x90>)
 80003bc:	2200      	movs	r2, #0
 80003be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80003c0:	4813      	ldr	r0, [pc, #76]	@ (8000410 <MX_TIM3_Init+0x90>)
 80003c2:	f001 fc4b 	bl	8001c5c <HAL_TIM_Base_Init>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d001      	beq.n	80003d0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80003cc:	f000 f92e 	bl	800062c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80003d6:	f107 0308 	add.w	r3, r7, #8
 80003da:	4619      	mov	r1, r3
 80003dc:	480c      	ldr	r0, [pc, #48]	@ (8000410 <MX_TIM3_Init+0x90>)
 80003de:	f001 fddf 	bl	8001fa0 <HAL_TIM_ConfigClockSource>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80003e8:	f000 f920 	bl	800062c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003ec:	2300      	movs	r3, #0
 80003ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003f0:	2300      	movs	r3, #0
 80003f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80003f4:	463b      	mov	r3, r7
 80003f6:	4619      	mov	r1, r3
 80003f8:	4805      	ldr	r0, [pc, #20]	@ (8000410 <MX_TIM3_Init+0x90>)
 80003fa:	f001 ffe1 	bl	80023c0 <HAL_TIMEx_MasterConfigSynchronization>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000404:	f000 f912 	bl	800062c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000408:	bf00      	nop
 800040a:	3718      	adds	r7, #24
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	200001a8 	.word	0x200001a8
 8000414:	40000400 	.word	0x40000400

08000418 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800041c:	4b11      	ldr	r3, [pc, #68]	@ (8000464 <MX_USART2_UART_Init+0x4c>)
 800041e:	4a12      	ldr	r2, [pc, #72]	@ (8000468 <MX_USART2_UART_Init+0x50>)
 8000420:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000422:	4b10      	ldr	r3, [pc, #64]	@ (8000464 <MX_USART2_UART_Init+0x4c>)
 8000424:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000428:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800042a:	4b0e      	ldr	r3, [pc, #56]	@ (8000464 <MX_USART2_UART_Init+0x4c>)
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000430:	4b0c      	ldr	r3, [pc, #48]	@ (8000464 <MX_USART2_UART_Init+0x4c>)
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000436:	4b0b      	ldr	r3, [pc, #44]	@ (8000464 <MX_USART2_UART_Init+0x4c>)
 8000438:	2200      	movs	r2, #0
 800043a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800043c:	4b09      	ldr	r3, [pc, #36]	@ (8000464 <MX_USART2_UART_Init+0x4c>)
 800043e:	220c      	movs	r2, #12
 8000440:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000442:	4b08      	ldr	r3, [pc, #32]	@ (8000464 <MX_USART2_UART_Init+0x4c>)
 8000444:	2200      	movs	r2, #0
 8000446:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000448:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <MX_USART2_UART_Init+0x4c>)
 800044a:	2200      	movs	r2, #0
 800044c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800044e:	4805      	ldr	r0, [pc, #20]	@ (8000464 <MX_USART2_UART_Init+0x4c>)
 8000450:	f002 f838 	bl	80024c4 <HAL_UART_Init>
 8000454:	4603      	mov	r3, r0
 8000456:	2b00      	cmp	r3, #0
 8000458:	d001      	beq.n	800045e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800045a:	f000 f8e7 	bl	800062c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800045e:	bf00      	nop
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	200001f0 	.word	0x200001f0
 8000468:	40004400 	.word	0x40004400

0800046c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b08a      	sub	sp, #40	@ 0x28
 8000470:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000472:	f107 0314 	add.w	r3, r7, #20
 8000476:	2200      	movs	r2, #0
 8000478:	601a      	str	r2, [r3, #0]
 800047a:	605a      	str	r2, [r3, #4]
 800047c:	609a      	str	r2, [r3, #8]
 800047e:	60da      	str	r2, [r3, #12]
 8000480:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000482:	2300      	movs	r3, #0
 8000484:	613b      	str	r3, [r7, #16]
 8000486:	4b50      	ldr	r3, [pc, #320]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800048a:	4a4f      	ldr	r2, [pc, #316]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 800048c:	f043 0304 	orr.w	r3, r3, #4
 8000490:	6313      	str	r3, [r2, #48]	@ 0x30
 8000492:	4b4d      	ldr	r3, [pc, #308]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 8000494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000496:	f003 0304 	and.w	r3, r3, #4
 800049a:	613b      	str	r3, [r7, #16]
 800049c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800049e:	2300      	movs	r3, #0
 80004a0:	60fb      	str	r3, [r7, #12]
 80004a2:	4b49      	ldr	r3, [pc, #292]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 80004a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a6:	4a48      	ldr	r2, [pc, #288]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 80004a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80004ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80004ae:	4b46      	ldr	r3, [pc, #280]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 80004b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80004b6:	60fb      	str	r3, [r7, #12]
 80004b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ba:	2300      	movs	r3, #0
 80004bc:	60bb      	str	r3, [r7, #8]
 80004be:	4b42      	ldr	r3, [pc, #264]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 80004c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c2:	4a41      	ldr	r2, [pc, #260]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 80004c4:	f043 0301 	orr.w	r3, r3, #1
 80004c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80004ca:	4b3f      	ldr	r3, [pc, #252]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 80004cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ce:	f003 0301 	and.w	r3, r3, #1
 80004d2:	60bb      	str	r3, [r7, #8]
 80004d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d6:	2300      	movs	r3, #0
 80004d8:	607b      	str	r3, [r7, #4]
 80004da:	4b3b      	ldr	r3, [pc, #236]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 80004dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004de:	4a3a      	ldr	r2, [pc, #232]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 80004e0:	f043 0302 	orr.w	r3, r3, #2
 80004e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80004e6:	4b38      	ldr	r3, [pc, #224]	@ (80005c8 <MX_GPIO_Init+0x15c>)
 80004e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ea:	f003 0302 	and.w	r3, r3, #2
 80004ee:	607b      	str	r3, [r7, #4]
 80004f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2183      	movs	r1, #131	@ 0x83
 80004f6:	4835      	ldr	r0, [pc, #212]	@ (80005cc <MX_GPIO_Init+0x160>)
 80004f8:	f000 fecc 	bl	8001294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8
 80004fc:	2200      	movs	r2, #0
 80004fe:	f240 5113 	movw	r1, #1299	@ 0x513
 8000502:	4833      	ldr	r0, [pc, #204]	@ (80005d0 <MX_GPIO_Init+0x164>)
 8000504:	f000 fec6 	bl	8001294 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 8000508:	2200      	movs	r2, #0
 800050a:	f240 4139 	movw	r1, #1081	@ 0x439
 800050e:	4831      	ldr	r0, [pc, #196]	@ (80005d4 <MX_GPIO_Init+0x168>)
 8000510:	f000 fec0 	bl	8001294 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000514:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800051a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800051e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000520:	2300      	movs	r3, #0
 8000522:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000524:	f107 0314 	add.w	r3, r7, #20
 8000528:	4619      	mov	r1, r3
 800052a:	4828      	ldr	r0, [pc, #160]	@ (80005cc <MX_GPIO_Init+0x160>)
 800052c:	f000 fd2e 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
 8000530:	2383      	movs	r3, #131	@ 0x83
 8000532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000534:	2301      	movs	r3, #1
 8000536:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000538:	2300      	movs	r3, #0
 800053a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800053c:	2300      	movs	r3, #0
 800053e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000540:	f107 0314 	add.w	r3, r7, #20
 8000544:	4619      	mov	r1, r3
 8000546:	4821      	ldr	r0, [pc, #132]	@ (80005cc <MX_GPIO_Init+0x160>)
 8000548:	f000 fd20 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800054c:	2303      	movs	r3, #3
 800054e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000550:	2301      	movs	r3, #1
 8000552:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000554:	2300      	movs	r3, #0
 8000556:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000558:	2302      	movs	r3, #2
 800055a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055c:	f107 0314 	add.w	r3, r7, #20
 8000560:	4619      	mov	r1, r3
 8000562:	481b      	ldr	r0, [pc, #108]	@ (80005d0 <MX_GPIO_Init+0x164>)
 8000564:	f000 fd12 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_10;
 8000568:	f44f 63a2 	mov.w	r3, #1296	@ 0x510
 800056c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800056e:	2301      	movs	r3, #1
 8000570:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	2300      	movs	r3, #0
 8000574:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000576:	2300      	movs	r3, #0
 8000578:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800057a:	f107 0314 	add.w	r3, r7, #20
 800057e:	4619      	mov	r1, r3
 8000580:	4813      	ldr	r0, [pc, #76]	@ (80005d0 <MX_GPIO_Init+0x164>)
 8000582:	f000 fd03 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000586:	23c0      	movs	r3, #192	@ 0xc0
 8000588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800058a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800058e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000590:	2300      	movs	r3, #0
 8000592:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000594:	f107 0314 	add.w	r3, r7, #20
 8000598:	4619      	mov	r1, r3
 800059a:	480d      	ldr	r0, [pc, #52]	@ (80005d0 <MX_GPIO_Init+0x164>)
 800059c:	f000 fcf6 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 80005a0:	f240 4339 	movw	r3, #1081	@ 0x439
 80005a4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a6:	2301      	movs	r3, #1
 80005a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005aa:	2300      	movs	r3, #0
 80005ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ae:	2300      	movs	r3, #0
 80005b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005b2:	f107 0314 	add.w	r3, r7, #20
 80005b6:	4619      	mov	r1, r3
 80005b8:	4806      	ldr	r0, [pc, #24]	@ (80005d4 <MX_GPIO_Init+0x168>)
 80005ba:	f000 fce7 	bl	8000f8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005be:	bf00      	nop
 80005c0:	3728      	adds	r7, #40	@ 0x28
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40023800 	.word	0x40023800
 80005cc:	40020800 	.word	0x40020800
 80005d0:	40020000 	.word	0x40020000
 80005d4:	40020400 	.word	0x40020400

080005d8 <CubeProcessStart>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CubeProcessStart */
void CubeProcessStart(void *argument)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	cube_processor_init();
 80005e0:	f7ff fdfe 	bl	80001e0 <cube_processor_init>
	/* Infinite loop */
	for(;;)
	{
		if(rx_ready){
 80005e4:	4b07      	ldr	r3, [pc, #28]	@ (8000604 <CubeProcessStart+0x2c>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d004      	beq.n	80005f8 <CubeProcessStart+0x20>
			rx_ready = 0;
 80005ee:	4b05      	ldr	r3, [pc, #20]	@ (8000604 <CubeProcessStart+0x2c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	701a      	strb	r2, [r3, #0]
			cube_process_uart_packet();
 80005f4:	f7ff fe0a 	bl	800020c <cube_process_uart_packet>
		}
		osDelay(1000);
 80005f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005fc:	f003 f800 	bl	8003600 <osDelay>
		if(rx_ready){
 8000600:	e7f0      	b.n	80005e4 <CubeProcessStart+0xc>
 8000602:	bf00      	nop
 8000604:	20000336 	.word	0x20000336

08000608 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a04      	ldr	r2, [pc, #16]	@ (8000628 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d101      	bne.n	800061e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800061a:	f000 fb23 	bl	8000c64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800061e:	bf00      	nop
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40014400 	.word	0x40014400

0800062c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000630:	b672      	cpsid	i
}
 8000632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000634:	bf00      	nop
 8000636:	e7fd      	b.n	8000634 <Error_Handler+0x8>

08000638 <stepper_init_all>:
#define STEPS_90_DEG ((FULL_STEPS_PER_REV * MICROSTEPS) / 4)

stepper_t steppers[MOTOR_COUNT]; // Define steppers array
volatile motor_id_t active_motor = MOTOR_U;

void stepper_init_all(void){ // Fill steppers array with initialized data
 8000638:	b480      	push	{r7}
 800063a:	b09f      	sub	sp, #124	@ 0x7c
 800063c:	af00      	add	r7, sp, #0

	steppers[MOTOR_U] = (stepper_t){
 800063e:	4b43      	ldr	r3, [pc, #268]	@ (800074c <stepper_init_all+0x114>)
 8000640:	461a      	mov	r2, r3
 8000642:	2300      	movs	r3, #0
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	6053      	str	r3, [r2, #4]
 8000648:	6093      	str	r3, [r2, #8]
 800064a:	60d3      	str	r3, [r2, #12]
 800064c:	6113      	str	r3, [r2, #16]
 800064e:	4b3f      	ldr	r3, [pc, #252]	@ (800074c <stepper_init_all+0x114>)
 8000650:	4a3f      	ldr	r2, [pc, #252]	@ (8000750 <stepper_init_all+0x118>)
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	4b3d      	ldr	r3, [pc, #244]	@ (800074c <stepper_init_all+0x114>)
 8000656:	2201      	movs	r2, #1
 8000658:	809a      	strh	r2, [r3, #4]
 800065a:	4b3c      	ldr	r3, [pc, #240]	@ (800074c <stepper_init_all+0x114>)
 800065c:	4a3c      	ldr	r2, [pc, #240]	@ (8000750 <stepper_init_all+0x118>)
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	4b3a      	ldr	r3, [pc, #232]	@ (800074c <stepper_init_all+0x114>)
 8000662:	2202      	movs	r2, #2
 8000664:	819a      	strh	r2, [r3, #12]
		.step_port = U_STEP_GPIO_Port,
		.step_pin  = U_STEP_Pin,
		.dir_port  = U_DIR_GPIO_Port,
		.dir_pin   = U_DIR_Pin
	};
	steppers[MOTOR_D] = (stepper_t){
 8000666:	4b39      	ldr	r3, [pc, #228]	@ (800074c <stepper_init_all+0x114>)
 8000668:	3314      	adds	r3, #20
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	605a      	str	r2, [r3, #4]
 8000670:	609a      	str	r2, [r3, #8]
 8000672:	60da      	str	r2, [r3, #12]
 8000674:	611a      	str	r2, [r3, #16]
 8000676:	4b35      	ldr	r3, [pc, #212]	@ (800074c <stepper_init_all+0x114>)
 8000678:	4a35      	ldr	r2, [pc, #212]	@ (8000750 <stepper_init_all+0x118>)
 800067a:	615a      	str	r2, [r3, #20]
 800067c:	4b33      	ldr	r3, [pc, #204]	@ (800074c <stepper_init_all+0x114>)
 800067e:	2210      	movs	r2, #16
 8000680:	831a      	strh	r2, [r3, #24]
 8000682:	4b32      	ldr	r3, [pc, #200]	@ (800074c <stepper_init_all+0x114>)
 8000684:	4a33      	ldr	r2, [pc, #204]	@ (8000754 <stepper_init_all+0x11c>)
 8000686:	61da      	str	r2, [r3, #28]
 8000688:	4b30      	ldr	r3, [pc, #192]	@ (800074c <stepper_init_all+0x114>)
 800068a:	2201      	movs	r2, #1
 800068c:	841a      	strh	r2, [r3, #32]
		.step_port = D_STEP_GPIO_Port,
		.step_pin  = D_STEP_Pin,
		.dir_port  = D_DIR_GPIO_Port,
		.dir_pin   = D_DIR_Pin
	};
	steppers[MOTOR_L] = (stepper_t){
 800068e:	4b2f      	ldr	r3, [pc, #188]	@ (800074c <stepper_init_all+0x114>)
 8000690:	3328      	adds	r3, #40	@ 0x28
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
 800069a:	60da      	str	r2, [r3, #12]
 800069c:	611a      	str	r2, [r3, #16]
 800069e:	4b2b      	ldr	r3, [pc, #172]	@ (800074c <stepper_init_all+0x114>)
 80006a0:	4a2d      	ldr	r2, [pc, #180]	@ (8000758 <stepper_init_all+0x120>)
 80006a2:	629a      	str	r2, [r3, #40]	@ 0x28
 80006a4:	4b29      	ldr	r3, [pc, #164]	@ (800074c <stepper_init_all+0x114>)
 80006a6:	2202      	movs	r2, #2
 80006a8:	859a      	strh	r2, [r3, #44]	@ 0x2c
 80006aa:	4b28      	ldr	r3, [pc, #160]	@ (800074c <stepper_init_all+0x114>)
 80006ac:	4a2a      	ldr	r2, [pc, #168]	@ (8000758 <stepper_init_all+0x120>)
 80006ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80006b0:	4b26      	ldr	r3, [pc, #152]	@ (800074c <stepper_init_all+0x114>)
 80006b2:	2201      	movs	r2, #1
 80006b4:	869a      	strh	r2, [r3, #52]	@ 0x34
		.step_port = L_STEP_GPIO_Port,
		.step_pin  = L_STEP_Pin,
		.dir_port  = L_DIR_GPIO_Port,
		.dir_pin   = L_DIR_Pin
	};
	steppers[MOTOR_R] = (stepper_t){
 80006b6:	4b25      	ldr	r3, [pc, #148]	@ (800074c <stepper_init_all+0x114>)
 80006b8:	333c      	adds	r3, #60	@ 0x3c
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
 80006c2:	60da      	str	r2, [r3, #12]
 80006c4:	611a      	str	r2, [r3, #16]
 80006c6:	4b21      	ldr	r3, [pc, #132]	@ (800074c <stepper_init_all+0x114>)
 80006c8:	4a22      	ldr	r2, [pc, #136]	@ (8000754 <stepper_init_all+0x11c>)
 80006ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80006cc:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <stepper_init_all+0x114>)
 80006ce:	2208      	movs	r2, #8
 80006d0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 80006d4:	4b1d      	ldr	r3, [pc, #116]	@ (800074c <stepper_init_all+0x114>)
 80006d6:	4a1e      	ldr	r2, [pc, #120]	@ (8000750 <stepper_init_all+0x118>)
 80006d8:	645a      	str	r2, [r3, #68]	@ 0x44
 80006da:	4b1c      	ldr	r3, [pc, #112]	@ (800074c <stepper_init_all+0x114>)
 80006dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006e0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
		.step_port = R_STEP_GPIO_Port,
		.step_pin  = R_STEP_Pin,
		.dir_port  = R_DIR_GPIO_Port,
		.dir_pin   = R_DIR_Pin
	};
	steppers[MOTOR_F] = (stepper_t){
 80006e4:	4b19      	ldr	r3, [pc, #100]	@ (800074c <stepper_init_all+0x114>)
 80006e6:	3350      	adds	r3, #80	@ 0x50
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]
 80006f4:	4b15      	ldr	r3, [pc, #84]	@ (800074c <stepper_init_all+0x114>)
 80006f6:	4a17      	ldr	r2, [pc, #92]	@ (8000754 <stepper_init_all+0x11c>)
 80006f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80006fa:	4b14      	ldr	r3, [pc, #80]	@ (800074c <stepper_init_all+0x114>)
 80006fc:	2210      	movs	r2, #16
 80006fe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8000702:	4b12      	ldr	r3, [pc, #72]	@ (800074c <stepper_init_all+0x114>)
 8000704:	4a13      	ldr	r2, [pc, #76]	@ (8000754 <stepper_init_all+0x11c>)
 8000706:	659a      	str	r2, [r3, #88]	@ 0x58
 8000708:	4b10      	ldr	r3, [pc, #64]	@ (800074c <stepper_init_all+0x114>)
 800070a:	2220      	movs	r2, #32
 800070c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
		.step_port = F_STEP_GPIO_Port,
		.step_pin  = F_STEP_Pin,
		.dir_port  = F_DIR_GPIO_Port,
		.dir_pin   = F_DIR_Pin
	};
	steppers[MOTOR_B] = (stepper_t){
 8000710:	4b0e      	ldr	r3, [pc, #56]	@ (800074c <stepper_init_all+0x114>)
 8000712:	3364      	adds	r3, #100	@ 0x64
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]
 8000720:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <stepper_init_all+0x114>)
 8000722:	4a0b      	ldr	r2, [pc, #44]	@ (8000750 <stepper_init_all+0x118>)
 8000724:	665a      	str	r2, [r3, #100]	@ 0x64
 8000726:	4b09      	ldr	r3, [pc, #36]	@ (800074c <stepper_init_all+0x114>)
 8000728:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800072c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8000730:	4b06      	ldr	r3, [pc, #24]	@ (800074c <stepper_init_all+0x114>)
 8000732:	4a08      	ldr	r2, [pc, #32]	@ (8000754 <stepper_init_all+0x11c>)
 8000734:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000736:	4b05      	ldr	r3, [pc, #20]	@ (800074c <stepper_init_all+0x114>)
 8000738:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800073c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
		.step_port = B_STEP_GPIO_Port,
		.step_pin  = B_STEP_Pin,
		.dir_port  = B_DIR_GPIO_Port,
		.dir_pin   = B_DIR_Pin
	};
}
 8000740:	bf00      	nop
 8000742:	377c      	adds	r7, #124	@ 0x7c
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	2000023c 	.word	0x2000023c
 8000750:	40020000 	.word	0x40020000
 8000754:	40020400 	.word	0x40020400
 8000758:	40020800 	.word	0x40020800

0800075c <stepper_tim3_irqhandler>:

extern volatile motor_id_t active_motor;

// For TIM3 configuration info, check MX_TIM3_Init() in main.c

void stepper_tim3_irqhandler(void){
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
	static uint8_t step_level = 0; // Tracks rising or falling STEP edge
	if (TIM3->SR & TIM_SR_UIF){ // If Update Interrupt Flag (UIF) bit is set in the status register, then interrupt requested
 8000762:	4b24      	ldr	r3, [pc, #144]	@ (80007f4 <stepper_tim3_irqhandler+0x98>)
 8000764:	691b      	ldr	r3, [r3, #16]
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	2b00      	cmp	r3, #0
 800076c:	d03d      	beq.n	80007ea <stepper_tim3_irqhandler+0x8e>
		TIM3->SR &= ~TIM_SR_UIF; // clears UIF
 800076e:	4b21      	ldr	r3, [pc, #132]	@ (80007f4 <stepper_tim3_irqhandler+0x98>)
 8000770:	691b      	ldr	r3, [r3, #16]
 8000772:	4a20      	ldr	r2, [pc, #128]	@ (80007f4 <stepper_tim3_irqhandler+0x98>)
 8000774:	f023 0301 	bic.w	r3, r3, #1
 8000778:	6113      	str	r3, [r2, #16]

		stepper_t *m = &steppers[active_motor]; // Pointer to active motor
 800077a:	4b1f      	ldr	r3, [pc, #124]	@ (80007f8 <stepper_tim3_irqhandler+0x9c>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	b2db      	uxtb	r3, r3
 8000780:	461a      	mov	r2, r3
 8000782:	4613      	mov	r3, r2
 8000784:	009b      	lsls	r3, r3, #2
 8000786:	4413      	add	r3, r2
 8000788:	009b      	lsls	r3, r3, #2
 800078a:	4a1c      	ldr	r2, [pc, #112]	@ (80007fc <stepper_tim3_irqhandler+0xa0>)
 800078c:	4413      	add	r3, r2
 800078e:	607b      	str	r3, [r7, #4]

		if(m->steps_remaining > 0){ // If the active motor hasn't finished its 90 degree turn
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	691b      	ldr	r3, [r3, #16]
 8000794:	2b00      	cmp	r3, #0
 8000796:	dd1e      	ble.n	80007d6 <stepper_tim3_irqhandler+0x7a>
			/* Toggle STEP pin */
			HAL_GPIO_WritePin(
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	6818      	ldr	r0, [r3, #0]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	8899      	ldrh	r1, [r3, #4]
 80007a0:	4b17      	ldr	r3, [pc, #92]	@ (8000800 <stepper_tim3_irqhandler+0xa4>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	bf0c      	ite	eq
 80007a8:	2301      	moveq	r3, #1
 80007aa:	2300      	movne	r3, #0
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	461a      	mov	r2, r3
 80007b0:	f000 fd70 	bl	8001294 <HAL_GPIO_WritePin>
				m->step_pin,
				step_level ? GPIO_PIN_RESET : GPIO_PIN_SET // If step is high, transition low
			);

			// If step is HIGH, decrement. Do nothing when step is low (this is why step rate is 1/2 TIM3 frequency)
			if(step_level) m->steps_remaining--;
 80007b4:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <stepper_tim3_irqhandler+0xa4>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d004      	beq.n	80007c6 <stepper_tim3_irqhandler+0x6a>
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	691b      	ldr	r3, [r3, #16]
 80007c0:	1e5a      	subs	r2, r3, #1
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	611a      	str	r2, [r3, #16]

			step_level ^= 1; // Invert step_level
 80007c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000800 <stepper_tim3_irqhandler+0xa4>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	f083 0301 	eor.w	r3, r3, #1
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000800 <stepper_tim3_irqhandler+0xa4>)
 80007d2:	701a      	strb	r2, [r3, #0]
			);

			stepper_tim3_stop();
		}
	}
}
 80007d4:	e009      	b.n	80007ea <stepper_tim3_irqhandler+0x8e>
			HAL_GPIO_WritePin(
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6818      	ldr	r0, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	889b      	ldrh	r3, [r3, #4]
 80007de:	2200      	movs	r2, #0
 80007e0:	4619      	mov	r1, r3
 80007e2:	f000 fd57 	bl	8001294 <HAL_GPIO_WritePin>
			stepper_tim3_stop();
 80007e6:	f000 f80d 	bl	8000804 <stepper_tim3_stop>
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	40000400 	.word	0x40000400
 80007f8:	200002b4 	.word	0x200002b4
 80007fc:	2000023c 	.word	0x2000023c
 8000800:	200002b5 	.word	0x200002b5

08000804 <stepper_tim3_stop>:
void stepper_tim3_start(void){
    TIM3->CNT = 0;
    TIM3->CR1 |= TIM_CR1_CEN;
}

void stepper_tim3_stop(void){
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
	TIM3->CR1 &= ~TIM_CR1_CEN;
 8000808:	4b05      	ldr	r3, [pc, #20]	@ (8000820 <stepper_tim3_stop+0x1c>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a04      	ldr	r2, [pc, #16]	@ (8000820 <stepper_tim3_stop+0x1c>)
 800080e:	f023 0301 	bic.w	r3, r3, #1
 8000812:	6013      	str	r3, [r2, #0]
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	40000400 	.word	0x40000400

08000824 <stepper_tim3_enable_ir>:

void stepper_tim3_enable_ir(void){
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
	TIM3->DIER |= TIM_DIER_UIE;  // enable update interrupt
 8000828:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <stepper_tim3_enable_ir+0x1c>)
 800082a:	68db      	ldr	r3, [r3, #12]
 800082c:	4a04      	ldr	r2, [pc, #16]	@ (8000840 <stepper_tim3_enable_ir+0x1c>)
 800082e:	f043 0301 	orr.w	r3, r3, #1
 8000832:	60d3      	str	r3, [r2, #12]
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	40000400 	.word	0x40000400

08000844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <HAL_MspInit+0x54>)
 8000850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000852:	4a11      	ldr	r2, [pc, #68]	@ (8000898 <HAL_MspInit+0x54>)
 8000854:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000858:	6453      	str	r3, [r2, #68]	@ 0x44
 800085a:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <HAL_MspInit+0x54>)
 800085c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800085e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	603b      	str	r3, [r7, #0]
 800086a:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <HAL_MspInit+0x54>)
 800086c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086e:	4a0a      	ldr	r2, [pc, #40]	@ (8000898 <HAL_MspInit+0x54>)
 8000870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000874:	6413      	str	r3, [r2, #64]	@ 0x40
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <HAL_MspInit+0x54>)
 8000878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800087e:	603b      	str	r3, [r7, #0]
 8000880:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000882:	2200      	movs	r2, #0
 8000884:	210f      	movs	r1, #15
 8000886:	f06f 0001 	mvn.w	r0, #1
 800088a:	f000 fac3 	bl	8000e14 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40023800 	.word	0x40023800

0800089c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a0e      	ldr	r2, [pc, #56]	@ (80008e4 <HAL_TIM_Base_MspInit+0x48>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d115      	bne.n	80008da <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
 80008b2:	4b0d      	ldr	r3, [pc, #52]	@ (80008e8 <HAL_TIM_Base_MspInit+0x4c>)
 80008b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b6:	4a0c      	ldr	r2, [pc, #48]	@ (80008e8 <HAL_TIM_Base_MspInit+0x4c>)
 80008b8:	f043 0302 	orr.w	r3, r3, #2
 80008bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80008be:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <HAL_TIM_Base_MspInit+0x4c>)
 80008c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2105      	movs	r1, #5
 80008ce:	201d      	movs	r0, #29
 80008d0:	f000 faa0 	bl	8000e14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80008d4:	201d      	movs	r0, #29
 80008d6:	f000 fab9 	bl	8000e4c <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80008da:	bf00      	nop
 80008dc:	3710      	adds	r7, #16
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40000400 	.word	0x40000400
 80008e8:	40023800 	.word	0x40023800

080008ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08a      	sub	sp, #40	@ 0x28
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f4:	f107 0314 	add.w	r3, r7, #20
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a1d      	ldr	r2, [pc, #116]	@ (8000980 <HAL_UART_MspInit+0x94>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d133      	bne.n	8000976 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
 8000912:	4b1c      	ldr	r3, [pc, #112]	@ (8000984 <HAL_UART_MspInit+0x98>)
 8000914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000916:	4a1b      	ldr	r2, [pc, #108]	@ (8000984 <HAL_UART_MspInit+0x98>)
 8000918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800091c:	6413      	str	r3, [r2, #64]	@ 0x40
 800091e:	4b19      	ldr	r3, [pc, #100]	@ (8000984 <HAL_UART_MspInit+0x98>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	4b15      	ldr	r3, [pc, #84]	@ (8000984 <HAL_UART_MspInit+0x98>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	4a14      	ldr	r2, [pc, #80]	@ (8000984 <HAL_UART_MspInit+0x98>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6313      	str	r3, [r2, #48]	@ 0x30
 800093a:	4b12      	ldr	r3, [pc, #72]	@ (8000984 <HAL_UART_MspInit+0x98>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000946:	230c      	movs	r3, #12
 8000948:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094a:	2302      	movs	r3, #2
 800094c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2300      	movs	r3, #0
 8000954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000956:	2307      	movs	r3, #7
 8000958:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095a:	f107 0314 	add.w	r3, r7, #20
 800095e:	4619      	mov	r1, r3
 8000960:	4809      	ldr	r0, [pc, #36]	@ (8000988 <HAL_UART_MspInit+0x9c>)
 8000962:	f000 fb13 	bl	8000f8c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000966:	2200      	movs	r2, #0
 8000968:	2105      	movs	r1, #5
 800096a:	2026      	movs	r0, #38	@ 0x26
 800096c:	f000 fa52 	bl	8000e14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000970:	2026      	movs	r0, #38	@ 0x26
 8000972:	f000 fa6b 	bl	8000e4c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000976:	bf00      	nop
 8000978:	3728      	adds	r7, #40	@ 0x28
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40004400 	.word	0x40004400
 8000984:	40023800 	.word	0x40023800
 8000988:	40020000 	.word	0x40020000

0800098c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b08c      	sub	sp, #48	@ 0x30
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000994:	2300      	movs	r3, #0
 8000996:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000998:	2300      	movs	r3, #0
 800099a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 800099c:	2300      	movs	r3, #0
 800099e:	60bb      	str	r3, [r7, #8]
 80009a0:	4b2e      	ldr	r3, [pc, #184]	@ (8000a5c <HAL_InitTick+0xd0>)
 80009a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009a4:	4a2d      	ldr	r2, [pc, #180]	@ (8000a5c <HAL_InitTick+0xd0>)
 80009a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009aa:	6453      	str	r3, [r2, #68]	@ 0x44
 80009ac:	4b2b      	ldr	r3, [pc, #172]	@ (8000a5c <HAL_InitTick+0xd0>)
 80009ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009b8:	f107 020c 	add.w	r2, r7, #12
 80009bc:	f107 0310 	add.w	r3, r7, #16
 80009c0:	4611      	mov	r1, r2
 80009c2:	4618      	mov	r0, r3
 80009c4:	f001 f918 	bl	8001bf8 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009c8:	f001 f902 	bl	8001bd0 <HAL_RCC_GetPCLK2Freq>
 80009cc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009d0:	4a23      	ldr	r2, [pc, #140]	@ (8000a60 <HAL_InitTick+0xd4>)
 80009d2:	fba2 2303 	umull	r2, r3, r2, r3
 80009d6:	0c9b      	lsrs	r3, r3, #18
 80009d8:	3b01      	subs	r3, #1
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 80009dc:	4b21      	ldr	r3, [pc, #132]	@ (8000a64 <HAL_InitTick+0xd8>)
 80009de:	4a22      	ldr	r2, [pc, #136]	@ (8000a68 <HAL_InitTick+0xdc>)
 80009e0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 80009e2:	4b20      	ldr	r3, [pc, #128]	@ (8000a64 <HAL_InitTick+0xd8>)
 80009e4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009e8:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 80009ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000a64 <HAL_InitTick+0xd8>)
 80009ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009ee:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 80009f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a64 <HAL_InitTick+0xd8>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a64 <HAL_InitTick+0xd8>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fc:	4b19      	ldr	r3, [pc, #100]	@ (8000a64 <HAL_InitTick+0xd8>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8000a02:	4818      	ldr	r0, [pc, #96]	@ (8000a64 <HAL_InitTick+0xd8>)
 8000a04:	f001 f92a 	bl	8001c5c <HAL_TIM_Base_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000a0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d11b      	bne.n	8000a4e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8000a16:	4813      	ldr	r0, [pc, #76]	@ (8000a64 <HAL_InitTick+0xd8>)
 8000a18:	f001 f970 	bl	8001cfc <HAL_TIM_Base_Start_IT>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000a22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d111      	bne.n	8000a4e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a2a:	2019      	movs	r0, #25
 8000a2c:	f000 fa0e 	bl	8000e4c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b0f      	cmp	r3, #15
 8000a34:	d808      	bhi.n	8000a48 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a36:	2200      	movs	r2, #0
 8000a38:	6879      	ldr	r1, [r7, #4]
 8000a3a:	2019      	movs	r0, #25
 8000a3c:	f000 f9ea 	bl	8000e14 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a40:	4a0a      	ldr	r2, [pc, #40]	@ (8000a6c <HAL_InitTick+0xe0>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6013      	str	r3, [r2, #0]
 8000a46:	e002      	b.n	8000a4e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3730      	adds	r7, #48	@ 0x30
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	431bde83 	.word	0x431bde83
 8000a64:	200002b8 	.word	0x200002b8
 8000a68:	40014400 	.word	0x40014400
 8000a6c:	20000004 	.word	0x20000004

08000a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <NMI_Handler+0x4>

08000a78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <HardFault_Handler+0x4>

08000a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <MemManage_Handler+0x4>

08000a88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <BusFault_Handler+0x4>

08000a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <UsageFault_Handler+0x4>

08000a98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a9c:	bf00      	nop
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
	...

08000aa8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000aac:	4802      	ldr	r0, [pc, #8]	@ (8000ab8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000aae:	f001 f987 	bl	8001dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	200002b8 	.word	0x200002b8

08000abc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	stepper_tim3_irqhandler();
 8000ac0:	f7ff fe4c 	bl	800075c <stepper_tim3_irqhandler>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ac4:	4802      	ldr	r0, [pc, #8]	@ (8000ad0 <TIM3_IRQHandler+0x14>)
 8000ac6:	f001 f97b 	bl	8001dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	200001a8 	.word	0x200001a8

08000ad4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ad8:	4802      	ldr	r0, [pc, #8]	@ (8000ae4 <USART2_IRQHandler+0x10>)
 8000ada:	f001 fd69 	bl	80025b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200001f0 	.word	0x200001f0

08000ae8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000aec:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <SystemInit+0x20>)
 8000aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000af2:	4a05      	ldr	r2, [pc, #20]	@ (8000b08 <SystemInit+0x20>)
 8000af4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000af8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <uart_start_reception>:
uint8_t rx_buffer[PACKET_SIZE] = {0};
volatile uint8_t rx_ready = 0;
uint8_t rx_index = 0;


void uart_start_reception(UART_HandleTypeDef *huart){
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, &rx_buffer[0], 1);
 8000b14:	2201      	movs	r2, #1
 8000b16:	4904      	ldr	r1, [pc, #16]	@ (8000b28 <uart_start_reception+0x1c>)
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f001 fd23 	bl	8002564 <HAL_UART_Receive_IT>
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000300 	.word	0x20000300

08000b2c <HAL_UART_RxCpltCallback>:
void uart_process_packet(uint8_t *cube){
	memcpy(cube, rx_buffer, 54);
}

// called automatically when data arrives
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a10      	ldr	r2, [pc, #64]	@ (8000b7c <HAL_UART_RxCpltCallback+0x50>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d119      	bne.n	8000b72 <HAL_UART_RxCpltCallback+0x46>
        rx_index++;
 8000b3e:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <HAL_UART_RxCpltCallback+0x54>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	3301      	adds	r3, #1
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <HAL_UART_RxCpltCallback+0x54>)
 8000b48:	701a      	strb	r2, [r3, #0]

        if (rx_index >= PACKET_SIZE) {
 8000b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b80 <HAL_UART_RxCpltCallback+0x54>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b35      	cmp	r3, #53	@ 0x35
 8000b50:	d905      	bls.n	8000b5e <HAL_UART_RxCpltCallback+0x32>
            rx_ready = 1;
 8000b52:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <HAL_UART_RxCpltCallback+0x58>)
 8000b54:	2201      	movs	r2, #1
 8000b56:	701a      	strb	r2, [r3, #0]
            rx_index = 0;
 8000b58:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <HAL_UART_RxCpltCallback+0x54>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	701a      	strb	r2, [r3, #0]
        }

        // Listen for next byte
        HAL_UART_Receive_IT(huart, &rx_buffer[rx_index], 1);
 8000b5e:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <HAL_UART_RxCpltCallback+0x54>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	461a      	mov	r2, r3
 8000b64:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <HAL_UART_RxCpltCallback+0x5c>)
 8000b66:	4413      	add	r3, r2
 8000b68:	2201      	movs	r2, #1
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f001 fcf9 	bl	8002564 <HAL_UART_Receive_IT>
    }
}
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40004400 	.word	0x40004400
 8000b80:	20000337 	.word	0x20000337
 8000b84:	20000336 	.word	0x20000336
 8000b88:	20000300 	.word	0x20000300

08000b8c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a09      	ldr	r2, [pc, #36]	@ (8000bc0 <HAL_UART_ErrorCallback+0x34>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d10c      	bne.n	8000bb8 <HAL_UART_ErrorCallback+0x2c>
        rx_index = 0;
 8000b9e:	4b09      	ldr	r3, [pc, #36]	@ (8000bc4 <HAL_UART_ErrorCallback+0x38>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_IT(huart, &rx_buffer[rx_index], 1);
 8000ba4:	4b07      	ldr	r3, [pc, #28]	@ (8000bc4 <HAL_UART_ErrorCallback+0x38>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <HAL_UART_ErrorCallback+0x3c>)
 8000bac:	4413      	add	r3, r2
 8000bae:	2201      	movs	r2, #1
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f001 fcd6 	bl	8002564 <HAL_UART_Receive_IT>
    }
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40004400 	.word	0x40004400
 8000bc4:	20000337 	.word	0x20000337
 8000bc8:	20000300 	.word	0x20000300

08000bcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c04 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000bd0:	f7ff ff8a 	bl	8000ae8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bd4:	480c      	ldr	r0, [pc, #48]	@ (8000c08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bd6:	490d      	ldr	r1, [pc, #52]	@ (8000c0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bdc:	e002      	b.n	8000be4 <LoopCopyDataInit>

08000bde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000be2:	3304      	adds	r3, #4

08000be4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000be6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000be8:	d3f9      	bcc.n	8000bde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bea:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bec:	4c0a      	ldr	r4, [pc, #40]	@ (8000c18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf0:	e001      	b.n	8000bf6 <LoopFillZerobss>

08000bf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf4:	3204      	adds	r2, #4

08000bf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bf8:	d3fb      	bcc.n	8000bf2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000bfa:	f005 fd9d 	bl	8006738 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bfe:	f7ff fb2b 	bl	8000258 <main>
  bx  lr    
 8000c02:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c04:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c0c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000c10:	08006978 	.word	0x08006978
  ldr r2, =_sbss
 8000c14:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000c18:	20004e64 	.word	0x20004e64

08000c1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c1c:	e7fe      	b.n	8000c1c <ADC_IRQHandler>
	...

08000c20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c24:	4b0e      	ldr	r3, [pc, #56]	@ (8000c60 <HAL_Init+0x40>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a0d      	ldr	r2, [pc, #52]	@ (8000c60 <HAL_Init+0x40>)
 8000c2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c30:	4b0b      	ldr	r3, [pc, #44]	@ (8000c60 <HAL_Init+0x40>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a0a      	ldr	r2, [pc, #40]	@ (8000c60 <HAL_Init+0x40>)
 8000c36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c3c:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <HAL_Init+0x40>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a07      	ldr	r2, [pc, #28]	@ (8000c60 <HAL_Init+0x40>)
 8000c42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c48:	2003      	movs	r0, #3
 8000c4a:	f000 f8d8 	bl	8000dfe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c4e:	200f      	movs	r0, #15
 8000c50:	f7ff fe9c 	bl	800098c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c54:	f7ff fdf6 	bl	8000844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c58:	2300      	movs	r3, #0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40023c00 	.word	0x40023c00

08000c64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c68:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <HAL_IncTick+0x20>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <HAL_IncTick+0x24>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4413      	add	r3, r2
 8000c74:	4a04      	ldr	r2, [pc, #16]	@ (8000c88 <HAL_IncTick+0x24>)
 8000c76:	6013      	str	r3, [r2, #0]
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	20000008 	.word	0x20000008
 8000c88:	20000338 	.word	0x20000338

08000c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c90:	4b03      	ldr	r3, [pc, #12]	@ (8000ca0 <HAL_GetTick+0x14>)
 8000c92:	681b      	ldr	r3, [r3, #0]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	20000338 	.word	0x20000338

08000ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cba:	68ba      	ldr	r2, [r7, #8]
 8000cbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ccc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cd6:	4a04      	ldr	r2, [pc, #16]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	60d3      	str	r3, [r2, #12]
}
 8000cdc:	bf00      	nop
 8000cde:	3714      	adds	r7, #20
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cf0:	4b04      	ldr	r3, [pc, #16]	@ (8000d04 <__NVIC_GetPriorityGrouping+0x18>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	0a1b      	lsrs	r3, r3, #8
 8000cf6:	f003 0307 	and.w	r3, r3, #7
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	db0b      	blt.n	8000d32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	f003 021f 	and.w	r2, r3, #31
 8000d20:	4907      	ldr	r1, [pc, #28]	@ (8000d40 <__NVIC_EnableIRQ+0x38>)
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	095b      	lsrs	r3, r3, #5
 8000d28:	2001      	movs	r0, #1
 8000d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d32:	bf00      	nop
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	e000e100 	.word	0xe000e100

08000d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	6039      	str	r1, [r7, #0]
 8000d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	db0a      	blt.n	8000d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	490c      	ldr	r1, [pc, #48]	@ (8000d90 <__NVIC_SetPriority+0x4c>)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	0112      	lsls	r2, r2, #4
 8000d64:	b2d2      	uxtb	r2, r2
 8000d66:	440b      	add	r3, r1
 8000d68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d6c:	e00a      	b.n	8000d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	b2da      	uxtb	r2, r3
 8000d72:	4908      	ldr	r1, [pc, #32]	@ (8000d94 <__NVIC_SetPriority+0x50>)
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	f003 030f 	and.w	r3, r3, #15
 8000d7a:	3b04      	subs	r3, #4
 8000d7c:	0112      	lsls	r2, r2, #4
 8000d7e:	b2d2      	uxtb	r2, r2
 8000d80:	440b      	add	r3, r1
 8000d82:	761a      	strb	r2, [r3, #24]
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000e100 	.word	0xe000e100
 8000d94:	e000ed00 	.word	0xe000ed00

08000d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b089      	sub	sp, #36	@ 0x24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60f8      	str	r0, [r7, #12]
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f003 0307 	and.w	r3, r3, #7
 8000daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	f1c3 0307 	rsb	r3, r3, #7
 8000db2:	2b04      	cmp	r3, #4
 8000db4:	bf28      	it	cs
 8000db6:	2304      	movcs	r3, #4
 8000db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	3304      	adds	r3, #4
 8000dbe:	2b06      	cmp	r3, #6
 8000dc0:	d902      	bls.n	8000dc8 <NVIC_EncodePriority+0x30>
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	3b03      	subs	r3, #3
 8000dc6:	e000      	b.n	8000dca <NVIC_EncodePriority+0x32>
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd6:	43da      	mvns	r2, r3
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	401a      	ands	r2, r3
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000de0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dea:	43d9      	mvns	r1, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df0:	4313      	orrs	r3, r2
         );
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3724      	adds	r7, #36	@ 0x24
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b082      	sub	sp, #8
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff ff4c 	bl	8000ca4 <__NVIC_SetPriorityGrouping>
}
 8000e0c:	bf00      	nop
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	607a      	str	r2, [r7, #4]
 8000e20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e26:	f7ff ff61 	bl	8000cec <__NVIC_GetPriorityGrouping>
 8000e2a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e2c:	687a      	ldr	r2, [r7, #4]
 8000e2e:	68b9      	ldr	r1, [r7, #8]
 8000e30:	6978      	ldr	r0, [r7, #20]
 8000e32:	f7ff ffb1 	bl	8000d98 <NVIC_EncodePriority>
 8000e36:	4602      	mov	r2, r0
 8000e38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3c:	4611      	mov	r1, r2
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff ff80 	bl	8000d44 <__NVIC_SetPriority>
}
 8000e44:	bf00      	nop
 8000e46:	3718      	adds	r7, #24
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff ff54 	bl	8000d08 <__NVIC_EnableIRQ>
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e74:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000e76:	f7ff ff09 	bl	8000c8c <HAL_GetTick>
 8000e7a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d008      	beq.n	8000e9a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2280      	movs	r2, #128	@ 0x80
 8000e8c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2200      	movs	r2, #0
 8000e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	e052      	b.n	8000f40 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f022 0216 	bic.w	r2, r2, #22
 8000ea8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	695a      	ldr	r2, [r3, #20]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000eb8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d103      	bne.n	8000eca <HAL_DMA_Abort+0x62>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d007      	beq.n	8000eda <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f022 0208 	bic.w	r2, r2, #8
 8000ed8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f022 0201 	bic.w	r2, r2, #1
 8000ee8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000eea:	e013      	b.n	8000f14 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000eec:	f7ff fece 	bl	8000c8c <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	2b05      	cmp	r3, #5
 8000ef8:	d90c      	bls.n	8000f14 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2220      	movs	r2, #32
 8000efe:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2203      	movs	r2, #3
 8000f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000f10:	2303      	movs	r3, #3
 8000f12:	e015      	b.n	8000f40 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1e4      	bne.n	8000eec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f26:	223f      	movs	r2, #63	@ 0x3f
 8000f28:	409a      	lsls	r2, r3
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2201      	movs	r2, #1
 8000f32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3710      	adds	r7, #16
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d004      	beq.n	8000f66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2280      	movs	r2, #128	@ 0x80
 8000f60:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e00c      	b.n	8000f80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2205      	movs	r2, #5
 8000f6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f022 0201 	bic.w	r2, r2, #1
 8000f7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f7e:	2300      	movs	r3, #0
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b089      	sub	sp, #36	@ 0x24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
 8000fa6:	e159      	b.n	800125c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fa8:	2201      	movs	r2, #1
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	697a      	ldr	r2, [r7, #20]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	f040 8148 	bne.w	8001256 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f003 0303 	and.w	r3, r3, #3
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d005      	beq.n	8000fde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d130      	bne.n	8001040 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	2203      	movs	r2, #3
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	68da      	ldr	r2, [r3, #12]
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4313      	orrs	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001014:	2201      	movs	r2, #1
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4013      	ands	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	091b      	lsrs	r3, r3, #4
 800102a:	f003 0201 	and.w	r2, r3, #1
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4313      	orrs	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0303 	and.w	r3, r3, #3
 8001048:	2b03      	cmp	r3, #3
 800104a:	d017      	beq.n	800107c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	2203      	movs	r2, #3
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	689a      	ldr	r2, [r3, #8]
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0303 	and.w	r3, r3, #3
 8001084:	2b02      	cmp	r3, #2
 8001086:	d123      	bne.n	80010d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	08da      	lsrs	r2, r3, #3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3208      	adds	r2, #8
 8001090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	f003 0307 	and.w	r3, r3, #7
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	220f      	movs	r2, #15
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4013      	ands	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	691a      	ldr	r2, [r3, #16]
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	f003 0307 	and.w	r3, r3, #7
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	08da      	lsrs	r2, r3, #3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3208      	adds	r2, #8
 80010ca:	69b9      	ldr	r1, [r7, #24]
 80010cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	2203      	movs	r2, #3
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f003 0203 	and.w	r2, r3, #3
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800110c:	2b00      	cmp	r3, #0
 800110e:	f000 80a2 	beq.w	8001256 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	4b57      	ldr	r3, [pc, #348]	@ (8001274 <HAL_GPIO_Init+0x2e8>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	4a56      	ldr	r2, [pc, #344]	@ (8001274 <HAL_GPIO_Init+0x2e8>)
 800111c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001120:	6453      	str	r3, [r2, #68]	@ 0x44
 8001122:	4b54      	ldr	r3, [pc, #336]	@ (8001274 <HAL_GPIO_Init+0x2e8>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001126:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800112e:	4a52      	ldr	r2, [pc, #328]	@ (8001278 <HAL_GPIO_Init+0x2ec>)
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	089b      	lsrs	r3, r3, #2
 8001134:	3302      	adds	r3, #2
 8001136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	220f      	movs	r2, #15
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4013      	ands	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a49      	ldr	r2, [pc, #292]	@ (800127c <HAL_GPIO_Init+0x2f0>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d019      	beq.n	800118e <HAL_GPIO_Init+0x202>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a48      	ldr	r2, [pc, #288]	@ (8001280 <HAL_GPIO_Init+0x2f4>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d013      	beq.n	800118a <HAL_GPIO_Init+0x1fe>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a47      	ldr	r2, [pc, #284]	@ (8001284 <HAL_GPIO_Init+0x2f8>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d00d      	beq.n	8001186 <HAL_GPIO_Init+0x1fa>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a46      	ldr	r2, [pc, #280]	@ (8001288 <HAL_GPIO_Init+0x2fc>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d007      	beq.n	8001182 <HAL_GPIO_Init+0x1f6>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a45      	ldr	r2, [pc, #276]	@ (800128c <HAL_GPIO_Init+0x300>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d101      	bne.n	800117e <HAL_GPIO_Init+0x1f2>
 800117a:	2304      	movs	r3, #4
 800117c:	e008      	b.n	8001190 <HAL_GPIO_Init+0x204>
 800117e:	2307      	movs	r3, #7
 8001180:	e006      	b.n	8001190 <HAL_GPIO_Init+0x204>
 8001182:	2303      	movs	r3, #3
 8001184:	e004      	b.n	8001190 <HAL_GPIO_Init+0x204>
 8001186:	2302      	movs	r3, #2
 8001188:	e002      	b.n	8001190 <HAL_GPIO_Init+0x204>
 800118a:	2301      	movs	r3, #1
 800118c:	e000      	b.n	8001190 <HAL_GPIO_Init+0x204>
 800118e:	2300      	movs	r3, #0
 8001190:	69fa      	ldr	r2, [r7, #28]
 8001192:	f002 0203 	and.w	r2, r2, #3
 8001196:	0092      	lsls	r2, r2, #2
 8001198:	4093      	lsls	r3, r2
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	4313      	orrs	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011a0:	4935      	ldr	r1, [pc, #212]	@ (8001278 <HAL_GPIO_Init+0x2ec>)
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	089b      	lsrs	r3, r3, #2
 80011a6:	3302      	adds	r3, #2
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011ae:	4b38      	ldr	r3, [pc, #224]	@ (8001290 <HAL_GPIO_Init+0x304>)
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	43db      	mvns	r3, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4013      	ands	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d003      	beq.n	80011d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001290 <HAL_GPIO_Init+0x304>)
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001290 <HAL_GPIO_Init+0x304>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d003      	beq.n	80011fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011fc:	4a24      	ldr	r2, [pc, #144]	@ (8001290 <HAL_GPIO_Init+0x304>)
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001202:	4b23      	ldr	r3, [pc, #140]	@ (8001290 <HAL_GPIO_Init+0x304>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	43db      	mvns	r3, r3
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4013      	ands	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4313      	orrs	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001226:	4a1a      	ldr	r2, [pc, #104]	@ (8001290 <HAL_GPIO_Init+0x304>)
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800122c:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <HAL_GPIO_Init+0x304>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	43db      	mvns	r3, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4013      	ands	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d003      	beq.n	8001250 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	4313      	orrs	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001250:	4a0f      	ldr	r2, [pc, #60]	@ (8001290 <HAL_GPIO_Init+0x304>)
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	3301      	adds	r3, #1
 800125a:	61fb      	str	r3, [r7, #28]
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	2b0f      	cmp	r3, #15
 8001260:	f67f aea2 	bls.w	8000fa8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3724      	adds	r7, #36	@ 0x24
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800
 8001278:	40013800 	.word	0x40013800
 800127c:	40020000 	.word	0x40020000
 8001280:	40020400 	.word	0x40020400
 8001284:	40020800 	.word	0x40020800
 8001288:	40020c00 	.word	0x40020c00
 800128c:	40021000 	.word	0x40021000
 8001290:	40013c00 	.word	0x40013c00

08001294 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	807b      	strh	r3, [r7, #2]
 80012a0:	4613      	mov	r3, r2
 80012a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a4:	787b      	ldrb	r3, [r7, #1]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012aa:	887a      	ldrh	r2, [r7, #2]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012b0:	e003      	b.n	80012ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012b2:	887b      	ldrh	r3, [r7, #2]
 80012b4:	041a      	lsls	r2, r3, #16
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	619a      	str	r2, [r3, #24]
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e267      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d075      	beq.n	80013d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012e6:	4b88      	ldr	r3, [pc, #544]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	f003 030c 	and.w	r3, r3, #12
 80012ee:	2b04      	cmp	r3, #4
 80012f0:	d00c      	beq.n	800130c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012f2:	4b85      	ldr	r3, [pc, #532]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012fa:	2b08      	cmp	r3, #8
 80012fc:	d112      	bne.n	8001324 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012fe:	4b82      	ldr	r3, [pc, #520]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001306:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800130a:	d10b      	bne.n	8001324 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800130c:	4b7e      	ldr	r3, [pc, #504]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d05b      	beq.n	80013d0 <HAL_RCC_OscConfig+0x108>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d157      	bne.n	80013d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e242      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800132c:	d106      	bne.n	800133c <HAL_RCC_OscConfig+0x74>
 800132e:	4b76      	ldr	r3, [pc, #472]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a75      	ldr	r2, [pc, #468]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	e01d      	b.n	8001378 <HAL_RCC_OscConfig+0xb0>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001344:	d10c      	bne.n	8001360 <HAL_RCC_OscConfig+0x98>
 8001346:	4b70      	ldr	r3, [pc, #448]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a6f      	ldr	r2, [pc, #444]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 800134c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	4b6d      	ldr	r3, [pc, #436]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a6c      	ldr	r2, [pc, #432]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001358:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	e00b      	b.n	8001378 <HAL_RCC_OscConfig+0xb0>
 8001360:	4b69      	ldr	r3, [pc, #420]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a68      	ldr	r2, [pc, #416]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001366:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800136a:	6013      	str	r3, [r2, #0]
 800136c:	4b66      	ldr	r3, [pc, #408]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a65      	ldr	r2, [pc, #404]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001372:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d013      	beq.n	80013a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fc84 	bl	8000c8c <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001388:	f7ff fc80 	bl	8000c8c <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b64      	cmp	r3, #100	@ 0x64
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e207      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139a:	4b5b      	ldr	r3, [pc, #364]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f0      	beq.n	8001388 <HAL_RCC_OscConfig+0xc0>
 80013a6:	e014      	b.n	80013d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a8:	f7ff fc70 	bl	8000c8c <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013b0:	f7ff fc6c 	bl	8000c8c <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b64      	cmp	r3, #100	@ 0x64
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e1f3      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c2:	4b51      	ldr	r3, [pc, #324]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1f0      	bne.n	80013b0 <HAL_RCC_OscConfig+0xe8>
 80013ce:	e000      	b.n	80013d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d063      	beq.n	80014a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013de:	4b4a      	ldr	r3, [pc, #296]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f003 030c 	and.w	r3, r3, #12
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d00b      	beq.n	8001402 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ea:	4b47      	ldr	r3, [pc, #284]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d11c      	bne.n	8001430 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013f6:	4b44      	ldr	r3, [pc, #272]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d116      	bne.n	8001430 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001402:	4b41      	ldr	r3, [pc, #260]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d005      	beq.n	800141a <HAL_RCC_OscConfig+0x152>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d001      	beq.n	800141a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e1c7      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800141a:	4b3b      	ldr	r3, [pc, #236]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	4937      	ldr	r1, [pc, #220]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 800142a:	4313      	orrs	r3, r2
 800142c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800142e:	e03a      	b.n	80014a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d020      	beq.n	800147a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001438:	4b34      	ldr	r3, [pc, #208]	@ (800150c <HAL_RCC_OscConfig+0x244>)
 800143a:	2201      	movs	r2, #1
 800143c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143e:	f7ff fc25 	bl	8000c8c <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001446:	f7ff fc21 	bl	8000c8c <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e1a8      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001458:	4b2b      	ldr	r3, [pc, #172]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0f0      	beq.n	8001446 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001464:	4b28      	ldr	r3, [pc, #160]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	4925      	ldr	r1, [pc, #148]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 8001474:	4313      	orrs	r3, r2
 8001476:	600b      	str	r3, [r1, #0]
 8001478:	e015      	b.n	80014a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800147a:	4b24      	ldr	r3, [pc, #144]	@ (800150c <HAL_RCC_OscConfig+0x244>)
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001480:	f7ff fc04 	bl	8000c8c <HAL_GetTick>
 8001484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001488:	f7ff fc00 	bl	8000c8c <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e187      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149a:	4b1b      	ldr	r3, [pc, #108]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f0      	bne.n	8001488 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d036      	beq.n	8001520 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d016      	beq.n	80014e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ba:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <HAL_RCC_OscConfig+0x248>)
 80014bc:	2201      	movs	r2, #1
 80014be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c0:	f7ff fbe4 	bl	8000c8c <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014c8:	f7ff fbe0 	bl	8000c8c <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e167      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014da:	4b0b      	ldr	r3, [pc, #44]	@ (8001508 <HAL_RCC_OscConfig+0x240>)
 80014dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f0      	beq.n	80014c8 <HAL_RCC_OscConfig+0x200>
 80014e6:	e01b      	b.n	8001520 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014e8:	4b09      	ldr	r3, [pc, #36]	@ (8001510 <HAL_RCC_OscConfig+0x248>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ee:	f7ff fbcd 	bl	8000c8c <HAL_GetTick>
 80014f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014f4:	e00e      	b.n	8001514 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014f6:	f7ff fbc9 	bl	8000c8c <HAL_GetTick>
 80014fa:	4602      	mov	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d907      	bls.n	8001514 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001504:	2303      	movs	r3, #3
 8001506:	e150      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
 8001508:	40023800 	.word	0x40023800
 800150c:	42470000 	.word	0x42470000
 8001510:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001514:	4b88      	ldr	r3, [pc, #544]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001516:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001518:	f003 0302 	and.w	r3, r3, #2
 800151c:	2b00      	cmp	r3, #0
 800151e:	d1ea      	bne.n	80014f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0304 	and.w	r3, r3, #4
 8001528:	2b00      	cmp	r3, #0
 800152a:	f000 8097 	beq.w	800165c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001532:	4b81      	ldr	r3, [pc, #516]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800153a:	2b00      	cmp	r3, #0
 800153c:	d10f      	bne.n	800155e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	4b7d      	ldr	r3, [pc, #500]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001546:	4a7c      	ldr	r2, [pc, #496]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001548:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800154c:	6413      	str	r3, [r2, #64]	@ 0x40
 800154e:	4b7a      	ldr	r3, [pc, #488]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800155a:	2301      	movs	r3, #1
 800155c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155e:	4b77      	ldr	r3, [pc, #476]	@ (800173c <HAL_RCC_OscConfig+0x474>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001566:	2b00      	cmp	r3, #0
 8001568:	d118      	bne.n	800159c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800156a:	4b74      	ldr	r3, [pc, #464]	@ (800173c <HAL_RCC_OscConfig+0x474>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a73      	ldr	r2, [pc, #460]	@ (800173c <HAL_RCC_OscConfig+0x474>)
 8001570:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001574:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001576:	f7ff fb89 	bl	8000c8c <HAL_GetTick>
 800157a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800157c:	e008      	b.n	8001590 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800157e:	f7ff fb85 	bl	8000c8c <HAL_GetTick>
 8001582:	4602      	mov	r2, r0
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d901      	bls.n	8001590 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800158c:	2303      	movs	r3, #3
 800158e:	e10c      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001590:	4b6a      	ldr	r3, [pc, #424]	@ (800173c <HAL_RCC_OscConfig+0x474>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0f0      	beq.n	800157e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d106      	bne.n	80015b2 <HAL_RCC_OscConfig+0x2ea>
 80015a4:	4b64      	ldr	r3, [pc, #400]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015a8:	4a63      	ldr	r2, [pc, #396]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80015b0:	e01c      	b.n	80015ec <HAL_RCC_OscConfig+0x324>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	2b05      	cmp	r3, #5
 80015b8:	d10c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x30c>
 80015ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015be:	4a5e      	ldr	r2, [pc, #376]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015c0:	f043 0304 	orr.w	r3, r3, #4
 80015c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80015c6:	4b5c      	ldr	r3, [pc, #368]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ca:	4a5b      	ldr	r2, [pc, #364]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80015d2:	e00b      	b.n	80015ec <HAL_RCC_OscConfig+0x324>
 80015d4:	4b58      	ldr	r3, [pc, #352]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015d8:	4a57      	ldr	r2, [pc, #348]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015da:	f023 0301 	bic.w	r3, r3, #1
 80015de:	6713      	str	r3, [r2, #112]	@ 0x70
 80015e0:	4b55      	ldr	r3, [pc, #340]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e4:	4a54      	ldr	r2, [pc, #336]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80015e6:	f023 0304 	bic.w	r3, r3, #4
 80015ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d015      	beq.n	8001620 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f4:	f7ff fb4a 	bl	8000c8c <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015fa:	e00a      	b.n	8001612 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fc:	f7ff fb46 	bl	8000c8c <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e0cb      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001612:	4b49      	ldr	r3, [pc, #292]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d0ee      	beq.n	80015fc <HAL_RCC_OscConfig+0x334>
 800161e:	e014      	b.n	800164a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001620:	f7ff fb34 	bl	8000c8c <HAL_GetTick>
 8001624:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001626:	e00a      	b.n	800163e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001628:	f7ff fb30 	bl	8000c8c <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001636:	4293      	cmp	r3, r2
 8001638:	d901      	bls.n	800163e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e0b5      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800163e:	4b3e      	ldr	r3, [pc, #248]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1ee      	bne.n	8001628 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800164a:	7dfb      	ldrb	r3, [r7, #23]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d105      	bne.n	800165c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001650:	4b39      	ldr	r3, [pc, #228]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001654:	4a38      	ldr	r2, [pc, #224]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800165a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	2b00      	cmp	r3, #0
 8001662:	f000 80a1 	beq.w	80017a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001666:	4b34      	ldr	r3, [pc, #208]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f003 030c 	and.w	r3, r3, #12
 800166e:	2b08      	cmp	r3, #8
 8001670:	d05c      	beq.n	800172c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	2b02      	cmp	r3, #2
 8001678:	d141      	bne.n	80016fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800167a:	4b31      	ldr	r3, [pc, #196]	@ (8001740 <HAL_RCC_OscConfig+0x478>)
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001680:	f7ff fb04 	bl	8000c8c <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001688:	f7ff fb00 	bl	8000c8c <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e087      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800169a:	4b27      	ldr	r3, [pc, #156]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1f0      	bne.n	8001688 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	69da      	ldr	r2, [r3, #28]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a1b      	ldr	r3, [r3, #32]
 80016ae:	431a      	orrs	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b4:	019b      	lsls	r3, r3, #6
 80016b6:	431a      	orrs	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016bc:	085b      	lsrs	r3, r3, #1
 80016be:	3b01      	subs	r3, #1
 80016c0:	041b      	lsls	r3, r3, #16
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c8:	061b      	lsls	r3, r3, #24
 80016ca:	491b      	ldr	r1, [pc, #108]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80016cc:	4313      	orrs	r3, r2
 80016ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001740 <HAL_RCC_OscConfig+0x478>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d6:	f7ff fad9 	bl	8000c8c <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016de:	f7ff fad5 	bl	8000c8c <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e05c      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0f0      	beq.n	80016de <HAL_RCC_OscConfig+0x416>
 80016fc:	e054      	b.n	80017a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016fe:	4b10      	ldr	r3, [pc, #64]	@ (8001740 <HAL_RCC_OscConfig+0x478>)
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001704:	f7ff fac2 	bl	8000c8c <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800170c:	f7ff fabe 	bl	8000c8c <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e045      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800171e:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <HAL_RCC_OscConfig+0x470>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1f0      	bne.n	800170c <HAL_RCC_OscConfig+0x444>
 800172a:	e03d      	b.n	80017a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d107      	bne.n	8001744 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e038      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
 8001738:	40023800 	.word	0x40023800
 800173c:	40007000 	.word	0x40007000
 8001740:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001744:	4b1b      	ldr	r3, [pc, #108]	@ (80017b4 <HAL_RCC_OscConfig+0x4ec>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d028      	beq.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800175c:	429a      	cmp	r2, r3
 800175e:	d121      	bne.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800176a:	429a      	cmp	r2, r3
 800176c:	d11a      	bne.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001774:	4013      	ands	r3, r2
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800177a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800177c:	4293      	cmp	r3, r2
 800177e:	d111      	bne.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800178a:	085b      	lsrs	r3, r3, #1
 800178c:	3b01      	subs	r3, #1
 800178e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001790:	429a      	cmp	r2, r3
 8001792:	d107      	bne.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800179e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d001      	beq.n	80017a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e000      	b.n	80017aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800

080017b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d101      	bne.n	80017cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e0cc      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017cc:	4b68      	ldr	r3, [pc, #416]	@ (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0307 	and.w	r3, r3, #7
 80017d4:	683a      	ldr	r2, [r7, #0]
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d90c      	bls.n	80017f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017da:	4b65      	ldr	r3, [pc, #404]	@ (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80017dc:	683a      	ldr	r2, [r7, #0]
 80017de:	b2d2      	uxtb	r2, r2
 80017e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e2:	4b63      	ldr	r3, [pc, #396]	@ (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0307 	and.w	r3, r3, #7
 80017ea:	683a      	ldr	r2, [r7, #0]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d001      	beq.n	80017f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e0b8      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d020      	beq.n	8001842 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	2b00      	cmp	r3, #0
 800180a:	d005      	beq.n	8001818 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800180c:	4b59      	ldr	r3, [pc, #356]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	4a58      	ldr	r2, [pc, #352]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001812:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001816:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0308 	and.w	r3, r3, #8
 8001820:	2b00      	cmp	r3, #0
 8001822:	d005      	beq.n	8001830 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001824:	4b53      	ldr	r3, [pc, #332]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	4a52      	ldr	r2, [pc, #328]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800182a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800182e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001830:	4b50      	ldr	r3, [pc, #320]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	494d      	ldr	r1, [pc, #308]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	4313      	orrs	r3, r2
 8001840:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	2b00      	cmp	r3, #0
 800184c:	d044      	beq.n	80018d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d107      	bne.n	8001866 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001856:	4b47      	ldr	r3, [pc, #284]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d119      	bne.n	8001896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e07f      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d003      	beq.n	8001876 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001872:	2b03      	cmp	r3, #3
 8001874:	d107      	bne.n	8001886 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001876:	4b3f      	ldr	r3, [pc, #252]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d109      	bne.n	8001896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e06f      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001886:	4b3b      	ldr	r3, [pc, #236]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e067      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001896:	4b37      	ldr	r3, [pc, #220]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f023 0203 	bic.w	r2, r3, #3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	4934      	ldr	r1, [pc, #208]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018a8:	f7ff f9f0 	bl	8000c8c <HAL_GetTick>
 80018ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ae:	e00a      	b.n	80018c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018b0:	f7ff f9ec 	bl	8000c8c <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018be:	4293      	cmp	r3, r2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e04f      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f003 020c 	and.w	r2, r3, #12
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d1eb      	bne.n	80018b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018d8:	4b25      	ldr	r3, [pc, #148]	@ (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0307 	and.w	r3, r3, #7
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d20c      	bcs.n	8001900 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018e6:	4b22      	ldr	r3, [pc, #136]	@ (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80018e8:	683a      	ldr	r2, [r7, #0]
 80018ea:	b2d2      	uxtb	r2, r2
 80018ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ee:	4b20      	ldr	r3, [pc, #128]	@ (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	683a      	ldr	r2, [r7, #0]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d001      	beq.n	8001900 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e032      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0304 	and.w	r3, r3, #4
 8001908:	2b00      	cmp	r3, #0
 800190a:	d008      	beq.n	800191e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800190c:	4b19      	ldr	r3, [pc, #100]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	4916      	ldr	r1, [pc, #88]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	4313      	orrs	r3, r2
 800191c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0308 	and.w	r3, r3, #8
 8001926:	2b00      	cmp	r3, #0
 8001928:	d009      	beq.n	800193e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800192a:	4b12      	ldr	r3, [pc, #72]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	00db      	lsls	r3, r3, #3
 8001938:	490e      	ldr	r1, [pc, #56]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	4313      	orrs	r3, r2
 800193c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800193e:	f000 f821 	bl	8001984 <HAL_RCC_GetSysClockFreq>
 8001942:	4602      	mov	r2, r0
 8001944:	4b0b      	ldr	r3, [pc, #44]	@ (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	091b      	lsrs	r3, r3, #4
 800194a:	f003 030f 	and.w	r3, r3, #15
 800194e:	490a      	ldr	r1, [pc, #40]	@ (8001978 <HAL_RCC_ClockConfig+0x1c0>)
 8001950:	5ccb      	ldrb	r3, [r1, r3]
 8001952:	fa22 f303 	lsr.w	r3, r2, r3
 8001956:	4a09      	ldr	r2, [pc, #36]	@ (800197c <HAL_RCC_ClockConfig+0x1c4>)
 8001958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800195a:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <HAL_RCC_ClockConfig+0x1c8>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff f814 	bl	800098c <HAL_InitTick>

  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40023c00 	.word	0x40023c00
 8001974:	40023800 	.word	0x40023800
 8001978:	08006950 	.word	0x08006950
 800197c:	20000000 	.word	0x20000000
 8001980:	20000004 	.word	0x20000004

08001984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001988:	b094      	sub	sp, #80	@ 0x50
 800198a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800198c:	2300      	movs	r3, #0
 800198e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001990:	2300      	movs	r3, #0
 8001992:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001994:	2300      	movs	r3, #0
 8001996:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001998:	2300      	movs	r3, #0
 800199a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800199c:	4b79      	ldr	r3, [pc, #484]	@ (8001b84 <HAL_RCC_GetSysClockFreq+0x200>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 030c 	and.w	r3, r3, #12
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d00d      	beq.n	80019c4 <HAL_RCC_GetSysClockFreq+0x40>
 80019a8:	2b08      	cmp	r3, #8
 80019aa:	f200 80e1 	bhi.w	8001b70 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <HAL_RCC_GetSysClockFreq+0x34>
 80019b2:	2b04      	cmp	r3, #4
 80019b4:	d003      	beq.n	80019be <HAL_RCC_GetSysClockFreq+0x3a>
 80019b6:	e0db      	b.n	8001b70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019b8:	4b73      	ldr	r3, [pc, #460]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0x204>)
 80019ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019bc:	e0db      	b.n	8001b76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019be:	4b73      	ldr	r3, [pc, #460]	@ (8001b8c <HAL_RCC_GetSysClockFreq+0x208>)
 80019c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019c2:	e0d8      	b.n	8001b76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019c4:	4b6f      	ldr	r3, [pc, #444]	@ (8001b84 <HAL_RCC_GetSysClockFreq+0x200>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019ce:	4b6d      	ldr	r3, [pc, #436]	@ (8001b84 <HAL_RCC_GetSysClockFreq+0x200>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d063      	beq.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019da:	4b6a      	ldr	r3, [pc, #424]	@ (8001b84 <HAL_RCC_GetSysClockFreq+0x200>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	099b      	lsrs	r3, r3, #6
 80019e0:	2200      	movs	r2, #0
 80019e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80019ee:	2300      	movs	r3, #0
 80019f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80019f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80019f6:	4622      	mov	r2, r4
 80019f8:	462b      	mov	r3, r5
 80019fa:	f04f 0000 	mov.w	r0, #0
 80019fe:	f04f 0100 	mov.w	r1, #0
 8001a02:	0159      	lsls	r1, r3, #5
 8001a04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a08:	0150      	lsls	r0, r2, #5
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4621      	mov	r1, r4
 8001a10:	1a51      	subs	r1, r2, r1
 8001a12:	6139      	str	r1, [r7, #16]
 8001a14:	4629      	mov	r1, r5
 8001a16:	eb63 0301 	sbc.w	r3, r3, r1
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	f04f 0200 	mov.w	r2, #0
 8001a20:	f04f 0300 	mov.w	r3, #0
 8001a24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a28:	4659      	mov	r1, fp
 8001a2a:	018b      	lsls	r3, r1, #6
 8001a2c:	4651      	mov	r1, sl
 8001a2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a32:	4651      	mov	r1, sl
 8001a34:	018a      	lsls	r2, r1, #6
 8001a36:	4651      	mov	r1, sl
 8001a38:	ebb2 0801 	subs.w	r8, r2, r1
 8001a3c:	4659      	mov	r1, fp
 8001a3e:	eb63 0901 	sbc.w	r9, r3, r1
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	f04f 0300 	mov.w	r3, #0
 8001a4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a56:	4690      	mov	r8, r2
 8001a58:	4699      	mov	r9, r3
 8001a5a:	4623      	mov	r3, r4
 8001a5c:	eb18 0303 	adds.w	r3, r8, r3
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	462b      	mov	r3, r5
 8001a64:	eb49 0303 	adc.w	r3, r9, r3
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	f04f 0200 	mov.w	r2, #0
 8001a6e:	f04f 0300 	mov.w	r3, #0
 8001a72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a76:	4629      	mov	r1, r5
 8001a78:	024b      	lsls	r3, r1, #9
 8001a7a:	4621      	mov	r1, r4
 8001a7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a80:	4621      	mov	r1, r4
 8001a82:	024a      	lsls	r2, r1, #9
 8001a84:	4610      	mov	r0, r2
 8001a86:	4619      	mov	r1, r3
 8001a88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a94:	f004 fb0a 	bl	80060ac <__aeabi_uldivmod>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001aa0:	e058      	b.n	8001b54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aa2:	4b38      	ldr	r3, [pc, #224]	@ (8001b84 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	099b      	lsrs	r3, r3, #6
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	4611      	mov	r1, r2
 8001aae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ab2:	623b      	str	r3, [r7, #32]
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ab8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001abc:	4642      	mov	r2, r8
 8001abe:	464b      	mov	r3, r9
 8001ac0:	f04f 0000 	mov.w	r0, #0
 8001ac4:	f04f 0100 	mov.w	r1, #0
 8001ac8:	0159      	lsls	r1, r3, #5
 8001aca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ace:	0150      	lsls	r0, r2, #5
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	4641      	mov	r1, r8
 8001ad6:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ada:	4649      	mov	r1, r9
 8001adc:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	f04f 0300 	mov.w	r3, #0
 8001ae8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001aec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001af0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001af4:	ebb2 040a 	subs.w	r4, r2, sl
 8001af8:	eb63 050b 	sbc.w	r5, r3, fp
 8001afc:	f04f 0200 	mov.w	r2, #0
 8001b00:	f04f 0300 	mov.w	r3, #0
 8001b04:	00eb      	lsls	r3, r5, #3
 8001b06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b0a:	00e2      	lsls	r2, r4, #3
 8001b0c:	4614      	mov	r4, r2
 8001b0e:	461d      	mov	r5, r3
 8001b10:	4643      	mov	r3, r8
 8001b12:	18e3      	adds	r3, r4, r3
 8001b14:	603b      	str	r3, [r7, #0]
 8001b16:	464b      	mov	r3, r9
 8001b18:	eb45 0303 	adc.w	r3, r5, r3
 8001b1c:	607b      	str	r3, [r7, #4]
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b2a:	4629      	mov	r1, r5
 8001b2c:	028b      	lsls	r3, r1, #10
 8001b2e:	4621      	mov	r1, r4
 8001b30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b34:	4621      	mov	r1, r4
 8001b36:	028a      	lsls	r2, r1, #10
 8001b38:	4610      	mov	r0, r2
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b3e:	2200      	movs	r2, #0
 8001b40:	61bb      	str	r3, [r7, #24]
 8001b42:	61fa      	str	r2, [r7, #28]
 8001b44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b48:	f004 fab0 	bl	80060ac <__aeabi_uldivmod>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4613      	mov	r3, r2
 8001b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b54:	4b0b      	ldr	r3, [pc, #44]	@ (8001b84 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	0c1b      	lsrs	r3, r3, #16
 8001b5a:	f003 0303 	and.w	r3, r3, #3
 8001b5e:	3301      	adds	r3, #1
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b6e:	e002      	b.n	8001b76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b70:	4b05      	ldr	r3, [pc, #20]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3750      	adds	r7, #80	@ 0x50
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800
 8001b88:	00f42400 	.word	0x00f42400
 8001b8c:	007a1200 	.word	0x007a1200

08001b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b94:	4b03      	ldr	r3, [pc, #12]	@ (8001ba4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b96:	681b      	ldr	r3, [r3, #0]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	20000000 	.word	0x20000000

08001ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bac:	f7ff fff0 	bl	8001b90 <HAL_RCC_GetHCLKFreq>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	4b05      	ldr	r3, [pc, #20]	@ (8001bc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	0a9b      	lsrs	r3, r3, #10
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	4903      	ldr	r1, [pc, #12]	@ (8001bcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bbe:	5ccb      	ldrb	r3, [r1, r3]
 8001bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	08006960 	.word	0x08006960

08001bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001bd4:	f7ff ffdc 	bl	8001b90 <HAL_RCC_GetHCLKFreq>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	4b05      	ldr	r3, [pc, #20]	@ (8001bf0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	0b5b      	lsrs	r3, r3, #13
 8001be0:	f003 0307 	and.w	r3, r3, #7
 8001be4:	4903      	ldr	r1, [pc, #12]	@ (8001bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001be6:	5ccb      	ldrb	r3, [r1, r3]
 8001be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	08006960 	.word	0x08006960

08001bf8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	220f      	movs	r2, #15
 8001c06:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c08:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <HAL_RCC_GetClockConfig+0x5c>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 0203 	and.w	r2, r3, #3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c14:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <HAL_RCC_GetClockConfig+0x5c>)
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c20:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <HAL_RCC_GetClockConfig+0x5c>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c2c:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <HAL_RCC_GetClockConfig+0x5c>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	08db      	lsrs	r3, r3, #3
 8001c32:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c3a:	4b07      	ldr	r3, [pc, #28]	@ (8001c58 <HAL_RCC_GetClockConfig+0x60>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0207 	and.w	r2, r3, #7
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	601a      	str	r2, [r3, #0]
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40023c00 	.word	0x40023c00

08001c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e041      	b.n	8001cf2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d106      	bne.n	8001c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f7fe fe0a 	bl	800089c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3304      	adds	r3, #4
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	f000 fa70 	bl	8002180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
	...

08001cfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d001      	beq.n	8001d14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e044      	b.n	8001d9e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2202      	movs	r2, #2
 8001d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	68da      	ldr	r2, [r3, #12]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f042 0201 	orr.w	r2, r2, #1
 8001d2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a1e      	ldr	r2, [pc, #120]	@ (8001dac <HAL_TIM_Base_Start_IT+0xb0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d018      	beq.n	8001d68 <HAL_TIM_Base_Start_IT+0x6c>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d3e:	d013      	beq.n	8001d68 <HAL_TIM_Base_Start_IT+0x6c>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a1a      	ldr	r2, [pc, #104]	@ (8001db0 <HAL_TIM_Base_Start_IT+0xb4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d00e      	beq.n	8001d68 <HAL_TIM_Base_Start_IT+0x6c>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a19      	ldr	r2, [pc, #100]	@ (8001db4 <HAL_TIM_Base_Start_IT+0xb8>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d009      	beq.n	8001d68 <HAL_TIM_Base_Start_IT+0x6c>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a17      	ldr	r2, [pc, #92]	@ (8001db8 <HAL_TIM_Base_Start_IT+0xbc>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d004      	beq.n	8001d68 <HAL_TIM_Base_Start_IT+0x6c>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a16      	ldr	r2, [pc, #88]	@ (8001dbc <HAL_TIM_Base_Start_IT+0xc0>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d111      	bne.n	8001d8c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2b06      	cmp	r3, #6
 8001d78:	d010      	beq.n	8001d9c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f042 0201 	orr.w	r2, r2, #1
 8001d88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d8a:	e007      	b.n	8001d9c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f042 0201 	orr.w	r2, r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40010000 	.word	0x40010000
 8001db0:	40000400 	.word	0x40000400
 8001db4:	40000800 	.word	0x40000800
 8001db8:	40000c00 	.word	0x40000c00
 8001dbc:	40014000 	.word	0x40014000

08001dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d020      	beq.n	8001e24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d01b      	beq.n	8001e24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f06f 0202 	mvn.w	r2, #2
 8001df4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2201      	movs	r2, #1
 8001dfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	f003 0303 	and.w	r3, r3, #3
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f000 f999 	bl	8002142 <HAL_TIM_IC_CaptureCallback>
 8001e10:	e005      	b.n	8001e1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f98b 	bl	800212e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f000 f99c 	bl	8002156 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d020      	beq.n	8001e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d01b      	beq.n	8001e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f06f 0204 	mvn.w	r2, #4
 8001e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2202      	movs	r2, #2
 8001e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d003      	beq.n	8001e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 f973 	bl	8002142 <HAL_TIM_IC_CaptureCallback>
 8001e5c:	e005      	b.n	8001e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 f965 	bl	800212e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f000 f976 	bl	8002156 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d020      	beq.n	8001ebc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f003 0308 	and.w	r3, r3, #8
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d01b      	beq.n	8001ebc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f06f 0208 	mvn.w	r2, #8
 8001e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2204      	movs	r2, #4
 8001e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	69db      	ldr	r3, [r3, #28]
 8001e9a:	f003 0303 	and.w	r3, r3, #3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 f94d 	bl	8002142 <HAL_TIM_IC_CaptureCallback>
 8001ea8:	e005      	b.n	8001eb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 f93f 	bl	800212e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f000 f950 	bl	8002156 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	f003 0310 	and.w	r3, r3, #16
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d020      	beq.n	8001f08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f003 0310 	and.w	r3, r3, #16
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d01b      	beq.n	8001f08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f06f 0210 	mvn.w	r2, #16
 8001ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2208      	movs	r2, #8
 8001ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 f927 	bl	8002142 <HAL_TIM_IC_CaptureCallback>
 8001ef4:	e005      	b.n	8001f02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f000 f919 	bl	800212e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f000 f92a 	bl	8002156 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00c      	beq.n	8001f2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d007      	beq.n	8001f2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f06f 0201 	mvn.w	r2, #1
 8001f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7fe fb6e 	bl	8000608 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d00c      	beq.n	8001f50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d007      	beq.n	8001f50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 fab0 	bl	80024b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d00c      	beq.n	8001f74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d007      	beq.n	8001f74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f8fb 	bl	800216a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	f003 0320 	and.w	r3, r3, #32
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d00c      	beq.n	8001f98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f003 0320 	and.w	r3, r3, #32
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d007      	beq.n	8001f98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f06f 0220 	mvn.w	r2, #32
 8001f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f000 fa82 	bl	800249c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f98:	bf00      	nop
 8001f9a:	3710      	adds	r7, #16
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001faa:	2300      	movs	r3, #0
 8001fac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d101      	bne.n	8001fbc <HAL_TIM_ConfigClockSource+0x1c>
 8001fb8:	2302      	movs	r3, #2
 8001fba:	e0b4      	b.n	8002126 <HAL_TIM_ConfigClockSource+0x186>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001fda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001fe2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ff4:	d03e      	beq.n	8002074 <HAL_TIM_ConfigClockSource+0xd4>
 8001ff6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ffa:	f200 8087 	bhi.w	800210c <HAL_TIM_ConfigClockSource+0x16c>
 8001ffe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002002:	f000 8086 	beq.w	8002112 <HAL_TIM_ConfigClockSource+0x172>
 8002006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800200a:	d87f      	bhi.n	800210c <HAL_TIM_ConfigClockSource+0x16c>
 800200c:	2b70      	cmp	r3, #112	@ 0x70
 800200e:	d01a      	beq.n	8002046 <HAL_TIM_ConfigClockSource+0xa6>
 8002010:	2b70      	cmp	r3, #112	@ 0x70
 8002012:	d87b      	bhi.n	800210c <HAL_TIM_ConfigClockSource+0x16c>
 8002014:	2b60      	cmp	r3, #96	@ 0x60
 8002016:	d050      	beq.n	80020ba <HAL_TIM_ConfigClockSource+0x11a>
 8002018:	2b60      	cmp	r3, #96	@ 0x60
 800201a:	d877      	bhi.n	800210c <HAL_TIM_ConfigClockSource+0x16c>
 800201c:	2b50      	cmp	r3, #80	@ 0x50
 800201e:	d03c      	beq.n	800209a <HAL_TIM_ConfigClockSource+0xfa>
 8002020:	2b50      	cmp	r3, #80	@ 0x50
 8002022:	d873      	bhi.n	800210c <HAL_TIM_ConfigClockSource+0x16c>
 8002024:	2b40      	cmp	r3, #64	@ 0x40
 8002026:	d058      	beq.n	80020da <HAL_TIM_ConfigClockSource+0x13a>
 8002028:	2b40      	cmp	r3, #64	@ 0x40
 800202a:	d86f      	bhi.n	800210c <HAL_TIM_ConfigClockSource+0x16c>
 800202c:	2b30      	cmp	r3, #48	@ 0x30
 800202e:	d064      	beq.n	80020fa <HAL_TIM_ConfigClockSource+0x15a>
 8002030:	2b30      	cmp	r3, #48	@ 0x30
 8002032:	d86b      	bhi.n	800210c <HAL_TIM_ConfigClockSource+0x16c>
 8002034:	2b20      	cmp	r3, #32
 8002036:	d060      	beq.n	80020fa <HAL_TIM_ConfigClockSource+0x15a>
 8002038:	2b20      	cmp	r3, #32
 800203a:	d867      	bhi.n	800210c <HAL_TIM_ConfigClockSource+0x16c>
 800203c:	2b00      	cmp	r3, #0
 800203e:	d05c      	beq.n	80020fa <HAL_TIM_ConfigClockSource+0x15a>
 8002040:	2b10      	cmp	r3, #16
 8002042:	d05a      	beq.n	80020fa <HAL_TIM_ConfigClockSource+0x15a>
 8002044:	e062      	b.n	800210c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002056:	f000 f993 	bl	8002380 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002068:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	609a      	str	r2, [r3, #8]
      break;
 8002072:	e04f      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002084:	f000 f97c 	bl	8002380 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002096:	609a      	str	r2, [r3, #8]
      break;
 8002098:	e03c      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020a6:	461a      	mov	r2, r3
 80020a8:	f000 f8f0 	bl	800228c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2150      	movs	r1, #80	@ 0x50
 80020b2:	4618      	mov	r0, r3
 80020b4:	f000 f949 	bl	800234a <TIM_ITRx_SetConfig>
      break;
 80020b8:	e02c      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020c6:	461a      	mov	r2, r3
 80020c8:	f000 f90f 	bl	80022ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2160      	movs	r1, #96	@ 0x60
 80020d2:	4618      	mov	r0, r3
 80020d4:	f000 f939 	bl	800234a <TIM_ITRx_SetConfig>
      break;
 80020d8:	e01c      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020e6:	461a      	mov	r2, r3
 80020e8:	f000 f8d0 	bl	800228c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2140      	movs	r1, #64	@ 0x40
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 f929 	bl	800234a <TIM_ITRx_SetConfig>
      break;
 80020f8:	e00c      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4619      	mov	r1, r3
 8002104:	4610      	mov	r0, r2
 8002106:	f000 f920 	bl	800234a <TIM_ITRx_SetConfig>
      break;
 800210a:	e003      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	73fb      	strb	r3, [r7, #15]
      break;
 8002110:	e000      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002112:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002124:	7bfb      	ldrb	r3, [r7, #15]
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800212e:	b480      	push	{r7}
 8002130:	b083      	sub	sp, #12
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002142:	b480      	push	{r7}
 8002144:	b083      	sub	sp, #12
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800216a:	b480      	push	{r7}
 800216c:	b083      	sub	sp, #12
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
	...

08002180 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a37      	ldr	r2, [pc, #220]	@ (8002270 <TIM_Base_SetConfig+0xf0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d00f      	beq.n	80021b8 <TIM_Base_SetConfig+0x38>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800219e:	d00b      	beq.n	80021b8 <TIM_Base_SetConfig+0x38>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a34      	ldr	r2, [pc, #208]	@ (8002274 <TIM_Base_SetConfig+0xf4>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d007      	beq.n	80021b8 <TIM_Base_SetConfig+0x38>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a33      	ldr	r2, [pc, #204]	@ (8002278 <TIM_Base_SetConfig+0xf8>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d003      	beq.n	80021b8 <TIM_Base_SetConfig+0x38>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a32      	ldr	r2, [pc, #200]	@ (800227c <TIM_Base_SetConfig+0xfc>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d108      	bne.n	80021ca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a28      	ldr	r2, [pc, #160]	@ (8002270 <TIM_Base_SetConfig+0xf0>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d01b      	beq.n	800220a <TIM_Base_SetConfig+0x8a>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021d8:	d017      	beq.n	800220a <TIM_Base_SetConfig+0x8a>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a25      	ldr	r2, [pc, #148]	@ (8002274 <TIM_Base_SetConfig+0xf4>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d013      	beq.n	800220a <TIM_Base_SetConfig+0x8a>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a24      	ldr	r2, [pc, #144]	@ (8002278 <TIM_Base_SetConfig+0xf8>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d00f      	beq.n	800220a <TIM_Base_SetConfig+0x8a>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a23      	ldr	r2, [pc, #140]	@ (800227c <TIM_Base_SetConfig+0xfc>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d00b      	beq.n	800220a <TIM_Base_SetConfig+0x8a>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a22      	ldr	r2, [pc, #136]	@ (8002280 <TIM_Base_SetConfig+0x100>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d007      	beq.n	800220a <TIM_Base_SetConfig+0x8a>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a21      	ldr	r2, [pc, #132]	@ (8002284 <TIM_Base_SetConfig+0x104>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d003      	beq.n	800220a <TIM_Base_SetConfig+0x8a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a20      	ldr	r2, [pc, #128]	@ (8002288 <TIM_Base_SetConfig+0x108>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d108      	bne.n	800221c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002210:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	4313      	orrs	r3, r2
 800221a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	4313      	orrs	r3, r2
 8002228:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a0c      	ldr	r2, [pc, #48]	@ (8002270 <TIM_Base_SetConfig+0xf0>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d103      	bne.n	800224a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	691a      	ldr	r2, [r3, #16]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f043 0204 	orr.w	r2, r3, #4
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2201      	movs	r2, #1
 800225a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	601a      	str	r2, [r3, #0]
}
 8002262:	bf00      	nop
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	40010000 	.word	0x40010000
 8002274:	40000400 	.word	0x40000400
 8002278:	40000800 	.word	0x40000800
 800227c:	40000c00 	.word	0x40000c00
 8002280:	40014000 	.word	0x40014000
 8002284:	40014400 	.word	0x40014400
 8002288:	40014800 	.word	0x40014800

0800228c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800228c:	b480      	push	{r7}
 800228e:	b087      	sub	sp, #28
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	f023 0201 	bic.w	r2, r3, #1
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80022b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	011b      	lsls	r3, r3, #4
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	4313      	orrs	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	f023 030a 	bic.w	r3, r3, #10
 80022c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	697a      	ldr	r2, [r7, #20]
 80022dc:	621a      	str	r2, [r3, #32]
}
 80022de:	bf00      	nop
 80022e0:	371c      	adds	r7, #28
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b087      	sub	sp, #28
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	f023 0210 	bic.w	r2, r3, #16
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002314:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	031b      	lsls	r3, r3, #12
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4313      	orrs	r3, r2
 800231e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002326:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	011b      	lsls	r3, r3, #4
 800232c:	697a      	ldr	r2, [r7, #20]
 800232e:	4313      	orrs	r3, r2
 8002330:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	621a      	str	r2, [r3, #32]
}
 800233e:	bf00      	nop
 8002340:	371c      	adds	r7, #28
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800234a:	b480      	push	{r7}
 800234c:	b085      	sub	sp, #20
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
 8002352:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002360:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	4313      	orrs	r3, r2
 8002368:	f043 0307 	orr.w	r3, r3, #7
 800236c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	609a      	str	r2, [r3, #8]
}
 8002374:	bf00      	nop
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002380:	b480      	push	{r7}
 8002382:	b087      	sub	sp, #28
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
 800238c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800239a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	021a      	lsls	r2, r3, #8
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	697a      	ldr	r2, [r7, #20]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	609a      	str	r2, [r3, #8]
}
 80023b4:	bf00      	nop
 80023b6:	371c      	adds	r7, #28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d101      	bne.n	80023d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80023d4:	2302      	movs	r3, #2
 80023d6:	e050      	b.n	800247a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2202      	movs	r2, #2
 80023e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	4313      	orrs	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	68fa      	ldr	r2, [r7, #12]
 8002410:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a1c      	ldr	r2, [pc, #112]	@ (8002488 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d018      	beq.n	800244e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002424:	d013      	beq.n	800244e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a18      	ldr	r2, [pc, #96]	@ (800248c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d00e      	beq.n	800244e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a16      	ldr	r2, [pc, #88]	@ (8002490 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d009      	beq.n	800244e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a15      	ldr	r2, [pc, #84]	@ (8002494 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d004      	beq.n	800244e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a13      	ldr	r2, [pc, #76]	@ (8002498 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d10c      	bne.n	8002468 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002454:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	4313      	orrs	r3, r2
 800245e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68ba      	ldr	r2, [r7, #8]
 8002466:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3714      	adds	r7, #20
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	40010000 	.word	0x40010000
 800248c:	40000400 	.word	0x40000400
 8002490:	40000800 	.word	0x40000800
 8002494:	40000c00 	.word	0x40000c00
 8002498:	40014000 	.word	0x40014000

0800249c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80024a4:	bf00      	nop
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e042      	b.n	800255c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d106      	bne.n	80024f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7fe f9fe 	bl	80008ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2224      	movs	r2, #36	@ 0x24
 80024f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68da      	ldr	r2, [r3, #12]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002506:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 fce5 	bl	8002ed8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	691a      	ldr	r2, [r3, #16]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800251c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	695a      	ldr	r2, [r3, #20]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800252c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800253c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2220      	movs	r2, #32
 8002548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2220      	movs	r2, #32
 8002550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	4613      	mov	r3, r2
 8002570:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b20      	cmp	r3, #32
 800257c:	d112      	bne.n	80025a4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d002      	beq.n	800258a <HAL_UART_Receive_IT+0x26>
 8002584:	88fb      	ldrh	r3, [r7, #6]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e00b      	b.n	80025a6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002594:	88fb      	ldrh	r3, [r7, #6]
 8002596:	461a      	mov	r2, r3
 8002598:	68b9      	ldr	r1, [r7, #8]
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	f000 fac8 	bl	8002b30 <UART_Start_Receive_IT>
 80025a0:	4603      	mov	r3, r0
 80025a2:	e000      	b.n	80025a6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80025a4:	2302      	movs	r3, #2
  }
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
	...

080025b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b0ba      	sub	sp, #232	@ 0xe8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80025dc:	2300      	movs	r3, #0
 80025de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80025e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80025ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10f      	bne.n	8002616 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025fa:	f003 0320 	and.w	r3, r3, #32
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d009      	beq.n	8002616 <HAL_UART_IRQHandler+0x66>
 8002602:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002606:	f003 0320 	and.w	r3, r3, #32
 800260a:	2b00      	cmp	r3, #0
 800260c:	d003      	beq.n	8002616 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 fba4 	bl	8002d5c <UART_Receive_IT>
      return;
 8002614:	e273      	b.n	8002afe <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002616:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 80de 	beq.w	80027dc <HAL_UART_IRQHandler+0x22c>
 8002620:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	2b00      	cmp	r3, #0
 800262a:	d106      	bne.n	800263a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800262c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002630:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002634:	2b00      	cmp	r3, #0
 8002636:	f000 80d1 	beq.w	80027dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800263a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b00      	cmp	r3, #0
 8002644:	d00b      	beq.n	800265e <HAL_UART_IRQHandler+0xae>
 8002646:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800264a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264e:	2b00      	cmp	r3, #0
 8002650:	d005      	beq.n	800265e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002656:	f043 0201 	orr.w	r2, r3, #1
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800265e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002662:	f003 0304 	and.w	r3, r3, #4
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00b      	beq.n	8002682 <HAL_UART_IRQHandler+0xd2>
 800266a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d005      	beq.n	8002682 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800267a:	f043 0202 	orr.w	r2, r3, #2
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00b      	beq.n	80026a6 <HAL_UART_IRQHandler+0xf6>
 800268e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	d005      	beq.n	80026a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269e:	f043 0204 	orr.w	r2, r3, #4
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80026a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026aa:	f003 0308 	and.w	r3, r3, #8
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d011      	beq.n	80026d6 <HAL_UART_IRQHandler+0x126>
 80026b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026b6:	f003 0320 	and.w	r3, r3, #32
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d105      	bne.n	80026ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80026be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ce:	f043 0208 	orr.w	r2, r3, #8
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f000 820a 	beq.w	8002af4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026e4:	f003 0320 	and.w	r3, r3, #32
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d008      	beq.n	80026fe <HAL_UART_IRQHandler+0x14e>
 80026ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026f0:	f003 0320 	and.w	r3, r3, #32
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d002      	beq.n	80026fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f000 fb2f 	bl	8002d5c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	695b      	ldr	r3, [r3, #20]
 8002704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002708:	2b40      	cmp	r3, #64	@ 0x40
 800270a:	bf0c      	ite	eq
 800270c:	2301      	moveq	r3, #1
 800270e:	2300      	movne	r3, #0
 8002710:	b2db      	uxtb	r3, r3
 8002712:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	2b00      	cmp	r3, #0
 8002720:	d103      	bne.n	800272a <HAL_UART_IRQHandler+0x17a>
 8002722:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002726:	2b00      	cmp	r3, #0
 8002728:	d04f      	beq.n	80027ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 fa3a 	bl	8002ba4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800273a:	2b40      	cmp	r3, #64	@ 0x40
 800273c:	d141      	bne.n	80027c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	3314      	adds	r3, #20
 8002744:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002748:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800274c:	e853 3f00 	ldrex	r3, [r3]
 8002750:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002754:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002758:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800275c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	3314      	adds	r3, #20
 8002766:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800276a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800276e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002772:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002776:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800277a:	e841 2300 	strex	r3, r2, [r1]
 800277e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002782:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1d9      	bne.n	800273e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800278e:	2b00      	cmp	r3, #0
 8002790:	d013      	beq.n	80027ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002796:	4a8a      	ldr	r2, [pc, #552]	@ (80029c0 <HAL_UART_IRQHandler+0x410>)
 8002798:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fe fbd2 	bl	8000f48 <HAL_DMA_Abort_IT>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d016      	beq.n	80027d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80027b4:	4610      	mov	r0, r2
 80027b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027b8:	e00e      	b.n	80027d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7fe f9e6 	bl	8000b8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027c0:	e00a      	b.n	80027d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7fe f9e2 	bl	8000b8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027c8:	e006      	b.n	80027d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7fe f9de 	bl	8000b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80027d6:	e18d      	b.n	8002af4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027d8:	bf00      	nop
    return;
 80027da:	e18b      	b.n	8002af4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	f040 8167 	bne.w	8002ab4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80027e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027ea:	f003 0310 	and.w	r3, r3, #16
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f000 8160 	beq.w	8002ab4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80027f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027f8:	f003 0310 	and.w	r3, r3, #16
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f000 8159 	beq.w	8002ab4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	60bb      	str	r3, [r7, #8]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	60bb      	str	r3, [r7, #8]
 8002816:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002822:	2b40      	cmp	r3, #64	@ 0x40
 8002824:	f040 80ce 	bne.w	80029c4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002834:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002838:	2b00      	cmp	r3, #0
 800283a:	f000 80a9 	beq.w	8002990 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002842:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002846:	429a      	cmp	r2, r3
 8002848:	f080 80a2 	bcs.w	8002990 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002852:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800285e:	f000 8088 	beq.w	8002972 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	330c      	adds	r3, #12
 8002868:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800286c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002870:	e853 3f00 	ldrex	r3, [r3]
 8002874:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002878:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800287c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002880:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	330c      	adds	r3, #12
 800288a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800288e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002892:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002896:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800289a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800289e:	e841 2300 	strex	r3, r2, [r1]
 80028a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80028a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1d9      	bne.n	8002862 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	3314      	adds	r3, #20
 80028b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028b8:	e853 3f00 	ldrex	r3, [r3]
 80028bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80028be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80028c0:	f023 0301 	bic.w	r3, r3, #1
 80028c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	3314      	adds	r3, #20
 80028ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80028d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80028d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80028da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80028de:	e841 2300 	strex	r3, r2, [r1]
 80028e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80028e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1e1      	bne.n	80028ae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	3314      	adds	r3, #20
 80028f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80028f4:	e853 3f00 	ldrex	r3, [r3]
 80028f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80028fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002900:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	3314      	adds	r3, #20
 800290a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800290e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002910:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002912:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002914:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002916:	e841 2300 	strex	r3, r2, [r1]
 800291a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800291c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1e3      	bne.n	80028ea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2220      	movs	r2, #32
 8002926:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	330c      	adds	r3, #12
 8002936:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002938:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800293a:	e853 3f00 	ldrex	r3, [r3]
 800293e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002940:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002942:	f023 0310 	bic.w	r3, r3, #16
 8002946:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	330c      	adds	r3, #12
 8002950:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002954:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002956:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002958:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800295a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800295c:	e841 2300 	strex	r3, r2, [r1]
 8002960:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002962:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1e3      	bne.n	8002930 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800296c:	4618      	mov	r0, r3
 800296e:	f7fe fa7b 	bl	8000e68 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2202      	movs	r2, #2
 8002976:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002980:	b29b      	uxth	r3, r3
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	b29b      	uxth	r3, r3
 8002986:	4619      	mov	r1, r3
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f8c5 	bl	8002b18 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800298e:	e0b3      	b.n	8002af8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002994:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002998:	429a      	cmp	r2, r3
 800299a:	f040 80ad 	bne.w	8002af8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a2:	69db      	ldr	r3, [r3, #28]
 80029a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029a8:	f040 80a6 	bne.w	8002af8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2202      	movs	r2, #2
 80029b0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80029b6:	4619      	mov	r1, r3
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 f8ad 	bl	8002b18 <HAL_UARTEx_RxEventCallback>
      return;
 80029be:	e09b      	b.n	8002af8 <HAL_UART_IRQHandler+0x548>
 80029c0:	08002c6b 	.word	0x08002c6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029d8:	b29b      	uxth	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 808e 	beq.w	8002afc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80029e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f000 8089 	beq.w	8002afc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	330c      	adds	r3, #12
 80029f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029f4:	e853 3f00 	ldrex	r3, [r3]
 80029f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80029fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	330c      	adds	r3, #12
 8002a0a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002a0e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002a10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a16:	e841 2300 	strex	r3, r2, [r1]
 8002a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002a1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1e3      	bne.n	80029ea <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	3314      	adds	r3, #20
 8002a28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	e853 3f00 	ldrex	r3, [r3]
 8002a30:	623b      	str	r3, [r7, #32]
   return(result);
 8002a32:	6a3b      	ldr	r3, [r7, #32]
 8002a34:	f023 0301 	bic.w	r3, r3, #1
 8002a38:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3314      	adds	r3, #20
 8002a42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002a46:	633a      	str	r2, [r7, #48]	@ 0x30
 8002a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a4e:	e841 2300 	strex	r3, r2, [r1]
 8002a52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1e3      	bne.n	8002a22 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2220      	movs	r2, #32
 8002a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	330c      	adds	r3, #12
 8002a6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	e853 3f00 	ldrex	r3, [r3]
 8002a76:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f023 0310 	bic.w	r3, r3, #16
 8002a7e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	330c      	adds	r3, #12
 8002a88:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002a8c:	61fa      	str	r2, [r7, #28]
 8002a8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a90:	69b9      	ldr	r1, [r7, #24]
 8002a92:	69fa      	ldr	r2, [r7, #28]
 8002a94:	e841 2300 	strex	r3, r2, [r1]
 8002a98:	617b      	str	r3, [r7, #20]
   return(result);
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1e3      	bne.n	8002a68 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002aa6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002aaa:	4619      	mov	r1, r3
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f000 f833 	bl	8002b18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ab2:	e023      	b.n	8002afc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d009      	beq.n	8002ad4 <HAL_UART_IRQHandler+0x524>
 8002ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ac4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f8dd 	bl	8002c8c <UART_Transmit_IT>
    return;
 8002ad2:	e014      	b.n	8002afe <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00e      	beq.n	8002afe <HAL_UART_IRQHandler+0x54e>
 8002ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d008      	beq.n	8002afe <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 f91d 	bl	8002d2c <UART_EndTransmit_IT>
    return;
 8002af2:	e004      	b.n	8002afe <HAL_UART_IRQHandler+0x54e>
    return;
 8002af4:	bf00      	nop
 8002af6:	e002      	b.n	8002afe <HAL_UART_IRQHandler+0x54e>
      return;
 8002af8:	bf00      	nop
 8002afa:	e000      	b.n	8002afe <HAL_UART_IRQHandler+0x54e>
      return;
 8002afc:	bf00      	nop
  }
}
 8002afe:	37e8      	adds	r7, #232	@ 0xe8
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	460b      	mov	r3, r1
 8002b22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	88fa      	ldrh	r2, [r7, #6]
 8002b48:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	88fa      	ldrh	r2, [r7, #6]
 8002b4e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2222      	movs	r2, #34	@ 0x22
 8002b5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d007      	beq.n	8002b76 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68da      	ldr	r2, [r3, #12]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b74:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	695a      	ldr	r2, [r3, #20]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f042 0201 	orr.w	r2, r2, #1
 8002b84:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f042 0220 	orr.w	r2, r2, #32
 8002b94:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3714      	adds	r7, #20
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b095      	sub	sp, #84	@ 0x54
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	330c      	adds	r3, #12
 8002bb2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bb6:	e853 3f00 	ldrex	r3, [r3]
 8002bba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	330c      	adds	r3, #12
 8002bca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002bcc:	643a      	str	r2, [r7, #64]	@ 0x40
 8002bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002bd2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bd4:	e841 2300 	strex	r3, r2, [r1]
 8002bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e5      	bne.n	8002bac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	3314      	adds	r3, #20
 8002be6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be8:	6a3b      	ldr	r3, [r7, #32]
 8002bea:	e853 3f00 	ldrex	r3, [r3]
 8002bee:	61fb      	str	r3, [r7, #28]
   return(result);
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	f023 0301 	bic.w	r3, r3, #1
 8002bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	3314      	adds	r3, #20
 8002bfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c08:	e841 2300 	strex	r3, r2, [r1]
 8002c0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1e5      	bne.n	8002be0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d119      	bne.n	8002c50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	330c      	adds	r3, #12
 8002c22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	e853 3f00 	ldrex	r3, [r3]
 8002c2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	f023 0310 	bic.w	r3, r3, #16
 8002c32:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	330c      	adds	r3, #12
 8002c3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c3c:	61ba      	str	r2, [r7, #24]
 8002c3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c40:	6979      	ldr	r1, [r7, #20]
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	e841 2300 	strex	r3, r2, [r1]
 8002c48:	613b      	str	r3, [r7, #16]
   return(result);
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1e5      	bne.n	8002c1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2220      	movs	r2, #32
 8002c54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c5e:	bf00      	nop
 8002c60:	3754      	adds	r7, #84	@ 0x54
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b084      	sub	sp, #16
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c7e:	68f8      	ldr	r0, [r7, #12]
 8002c80:	f7fd ff84 	bl	8000b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c84:	bf00      	nop
 8002c86:	3710      	adds	r7, #16
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2b21      	cmp	r3, #33	@ 0x21
 8002c9e:	d13e      	bne.n	8002d1e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ca8:	d114      	bne.n	8002cd4 <UART_Transmit_IT+0x48>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d110      	bne.n	8002cd4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	881b      	ldrh	r3, [r3, #0]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cc6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	1c9a      	adds	r2, r3, #2
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	621a      	str	r2, [r3, #32]
 8002cd2:	e008      	b.n	8002ce6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a1b      	ldr	r3, [r3, #32]
 8002cd8:	1c59      	adds	r1, r3, #1
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6211      	str	r1, [r2, #32]
 8002cde:	781a      	ldrb	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	3b01      	subs	r3, #1
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10f      	bne.n	8002d1a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68da      	ldr	r2, [r3, #12]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d08:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68da      	ldr	r2, [r3, #12]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d18:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	e000      	b.n	8002d20 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002d1e:	2302      	movs	r3, #2
  }
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68da      	ldr	r2, [r3, #12]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d42:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2220      	movs	r2, #32
 8002d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f7ff fed9 	bl	8002b04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08c      	sub	sp, #48	@ 0x30
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002d64:	2300      	movs	r3, #0
 8002d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b22      	cmp	r3, #34	@ 0x22
 8002d76:	f040 80aa 	bne.w	8002ece <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d82:	d115      	bne.n	8002db0 <UART_Receive_IT+0x54>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d111      	bne.n	8002db0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d90:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da8:	1c9a      	adds	r2, r3, #2
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dae:	e024      	b.n	8002dfa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dbe:	d007      	beq.n	8002dd0 <UART_Receive_IT+0x74>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10a      	bne.n	8002dde <UART_Receive_IT+0x82>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d106      	bne.n	8002dde <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	b2da      	uxtb	r2, r3
 8002dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	e008      	b.n	8002df0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df4:	1c5a      	adds	r2, r3, #1
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	4619      	mov	r1, r3
 8002e08:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d15d      	bne.n	8002eca <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 0220 	bic.w	r2, r2, #32
 8002e1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68da      	ldr	r2, [r3, #12]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e2c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	695a      	ldr	r2, [r3, #20]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f022 0201 	bic.w	r2, r2, #1
 8002e3c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2220      	movs	r2, #32
 8002e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d135      	bne.n	8002ec0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	330c      	adds	r3, #12
 8002e60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	e853 3f00 	ldrex	r3, [r3]
 8002e68:	613b      	str	r3, [r7, #16]
   return(result);
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	f023 0310 	bic.w	r3, r3, #16
 8002e70:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	330c      	adds	r3, #12
 8002e78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e7a:	623a      	str	r2, [r7, #32]
 8002e7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e7e:	69f9      	ldr	r1, [r7, #28]
 8002e80:	6a3a      	ldr	r2, [r7, #32]
 8002e82:	e841 2300 	strex	r3, r2, [r1]
 8002e86:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1e5      	bne.n	8002e5a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0310 	and.w	r3, r3, #16
 8002e98:	2b10      	cmp	r3, #16
 8002e9a:	d10a      	bne.n	8002eb2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	60fb      	str	r3, [r7, #12]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f7ff fe2d 	bl	8002b18 <HAL_UARTEx_RxEventCallback>
 8002ebe:	e002      	b.n	8002ec6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f7fd fe33 	bl	8000b2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	e002      	b.n	8002ed0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	e000      	b.n	8002ed0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002ece:	2302      	movs	r3, #2
  }
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3730      	adds	r7, #48	@ 0x30
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ed8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002edc:	b0c0      	sub	sp, #256	@ 0x100
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ef4:	68d9      	ldr	r1, [r3, #12]
 8002ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	ea40 0301 	orr.w	r3, r0, r1
 8002f00:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f06:	689a      	ldr	r2, [r3, #8]
 8002f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	431a      	orrs	r2, r3
 8002f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f30:	f021 010c 	bic.w	r1, r1, #12
 8002f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f3e:	430b      	orrs	r3, r1
 8002f40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f52:	6999      	ldr	r1, [r3, #24]
 8002f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	ea40 0301 	orr.w	r3, r0, r1
 8002f5e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	4b8f      	ldr	r3, [pc, #572]	@ (80031a4 <UART_SetConfig+0x2cc>)
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d005      	beq.n	8002f78 <UART_SetConfig+0xa0>
 8002f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	4b8d      	ldr	r3, [pc, #564]	@ (80031a8 <UART_SetConfig+0x2d0>)
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d104      	bne.n	8002f82 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f78:	f7fe fe2a 	bl	8001bd0 <HAL_RCC_GetPCLK2Freq>
 8002f7c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002f80:	e003      	b.n	8002f8a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f82:	f7fe fe11 	bl	8001ba8 <HAL_RCC_GetPCLK1Freq>
 8002f86:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8e:	69db      	ldr	r3, [r3, #28]
 8002f90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f94:	f040 810c 	bne.w	80031b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002fa2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002fa6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002faa:	4622      	mov	r2, r4
 8002fac:	462b      	mov	r3, r5
 8002fae:	1891      	adds	r1, r2, r2
 8002fb0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002fb2:	415b      	adcs	r3, r3
 8002fb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002fb6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002fba:	4621      	mov	r1, r4
 8002fbc:	eb12 0801 	adds.w	r8, r2, r1
 8002fc0:	4629      	mov	r1, r5
 8002fc2:	eb43 0901 	adc.w	r9, r3, r1
 8002fc6:	f04f 0200 	mov.w	r2, #0
 8002fca:	f04f 0300 	mov.w	r3, #0
 8002fce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fda:	4690      	mov	r8, r2
 8002fdc:	4699      	mov	r9, r3
 8002fde:	4623      	mov	r3, r4
 8002fe0:	eb18 0303 	adds.w	r3, r8, r3
 8002fe4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002fe8:	462b      	mov	r3, r5
 8002fea:	eb49 0303 	adc.w	r3, r9, r3
 8002fee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002ffe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003002:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003006:	460b      	mov	r3, r1
 8003008:	18db      	adds	r3, r3, r3
 800300a:	653b      	str	r3, [r7, #80]	@ 0x50
 800300c:	4613      	mov	r3, r2
 800300e:	eb42 0303 	adc.w	r3, r2, r3
 8003012:	657b      	str	r3, [r7, #84]	@ 0x54
 8003014:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003018:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800301c:	f003 f846 	bl	80060ac <__aeabi_uldivmod>
 8003020:	4602      	mov	r2, r0
 8003022:	460b      	mov	r3, r1
 8003024:	4b61      	ldr	r3, [pc, #388]	@ (80031ac <UART_SetConfig+0x2d4>)
 8003026:	fba3 2302 	umull	r2, r3, r3, r2
 800302a:	095b      	lsrs	r3, r3, #5
 800302c:	011c      	lsls	r4, r3, #4
 800302e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003032:	2200      	movs	r2, #0
 8003034:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003038:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800303c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003040:	4642      	mov	r2, r8
 8003042:	464b      	mov	r3, r9
 8003044:	1891      	adds	r1, r2, r2
 8003046:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003048:	415b      	adcs	r3, r3
 800304a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800304c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003050:	4641      	mov	r1, r8
 8003052:	eb12 0a01 	adds.w	sl, r2, r1
 8003056:	4649      	mov	r1, r9
 8003058:	eb43 0b01 	adc.w	fp, r3, r1
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	f04f 0300 	mov.w	r3, #0
 8003064:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003068:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800306c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003070:	4692      	mov	sl, r2
 8003072:	469b      	mov	fp, r3
 8003074:	4643      	mov	r3, r8
 8003076:	eb1a 0303 	adds.w	r3, sl, r3
 800307a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800307e:	464b      	mov	r3, r9
 8003080:	eb4b 0303 	adc.w	r3, fp, r3
 8003084:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003094:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003098:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800309c:	460b      	mov	r3, r1
 800309e:	18db      	adds	r3, r3, r3
 80030a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80030a2:	4613      	mov	r3, r2
 80030a4:	eb42 0303 	adc.w	r3, r2, r3
 80030a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80030aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80030ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80030b2:	f002 fffb 	bl	80060ac <__aeabi_uldivmod>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	4611      	mov	r1, r2
 80030bc:	4b3b      	ldr	r3, [pc, #236]	@ (80031ac <UART_SetConfig+0x2d4>)
 80030be:	fba3 2301 	umull	r2, r3, r3, r1
 80030c2:	095b      	lsrs	r3, r3, #5
 80030c4:	2264      	movs	r2, #100	@ 0x64
 80030c6:	fb02 f303 	mul.w	r3, r2, r3
 80030ca:	1acb      	subs	r3, r1, r3
 80030cc:	00db      	lsls	r3, r3, #3
 80030ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80030d2:	4b36      	ldr	r3, [pc, #216]	@ (80031ac <UART_SetConfig+0x2d4>)
 80030d4:	fba3 2302 	umull	r2, r3, r3, r2
 80030d8:	095b      	lsrs	r3, r3, #5
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80030e0:	441c      	add	r4, r3
 80030e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030e6:	2200      	movs	r2, #0
 80030e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80030f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80030f4:	4642      	mov	r2, r8
 80030f6:	464b      	mov	r3, r9
 80030f8:	1891      	adds	r1, r2, r2
 80030fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80030fc:	415b      	adcs	r3, r3
 80030fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003100:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003104:	4641      	mov	r1, r8
 8003106:	1851      	adds	r1, r2, r1
 8003108:	6339      	str	r1, [r7, #48]	@ 0x30
 800310a:	4649      	mov	r1, r9
 800310c:	414b      	adcs	r3, r1
 800310e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003110:	f04f 0200 	mov.w	r2, #0
 8003114:	f04f 0300 	mov.w	r3, #0
 8003118:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800311c:	4659      	mov	r1, fp
 800311e:	00cb      	lsls	r3, r1, #3
 8003120:	4651      	mov	r1, sl
 8003122:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003126:	4651      	mov	r1, sl
 8003128:	00ca      	lsls	r2, r1, #3
 800312a:	4610      	mov	r0, r2
 800312c:	4619      	mov	r1, r3
 800312e:	4603      	mov	r3, r0
 8003130:	4642      	mov	r2, r8
 8003132:	189b      	adds	r3, r3, r2
 8003134:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003138:	464b      	mov	r3, r9
 800313a:	460a      	mov	r2, r1
 800313c:	eb42 0303 	adc.w	r3, r2, r3
 8003140:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003150:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003154:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003158:	460b      	mov	r3, r1
 800315a:	18db      	adds	r3, r3, r3
 800315c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800315e:	4613      	mov	r3, r2
 8003160:	eb42 0303 	adc.w	r3, r2, r3
 8003164:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003166:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800316a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800316e:	f002 ff9d 	bl	80060ac <__aeabi_uldivmod>
 8003172:	4602      	mov	r2, r0
 8003174:	460b      	mov	r3, r1
 8003176:	4b0d      	ldr	r3, [pc, #52]	@ (80031ac <UART_SetConfig+0x2d4>)
 8003178:	fba3 1302 	umull	r1, r3, r3, r2
 800317c:	095b      	lsrs	r3, r3, #5
 800317e:	2164      	movs	r1, #100	@ 0x64
 8003180:	fb01 f303 	mul.w	r3, r1, r3
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	00db      	lsls	r3, r3, #3
 8003188:	3332      	adds	r3, #50	@ 0x32
 800318a:	4a08      	ldr	r2, [pc, #32]	@ (80031ac <UART_SetConfig+0x2d4>)
 800318c:	fba2 2303 	umull	r2, r3, r2, r3
 8003190:	095b      	lsrs	r3, r3, #5
 8003192:	f003 0207 	and.w	r2, r3, #7
 8003196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4422      	add	r2, r4
 800319e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80031a0:	e106      	b.n	80033b0 <UART_SetConfig+0x4d8>
 80031a2:	bf00      	nop
 80031a4:	40011000 	.word	0x40011000
 80031a8:	40011400 	.word	0x40011400
 80031ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031b4:	2200      	movs	r2, #0
 80031b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80031ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80031be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80031c2:	4642      	mov	r2, r8
 80031c4:	464b      	mov	r3, r9
 80031c6:	1891      	adds	r1, r2, r2
 80031c8:	6239      	str	r1, [r7, #32]
 80031ca:	415b      	adcs	r3, r3
 80031cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80031ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80031d2:	4641      	mov	r1, r8
 80031d4:	1854      	adds	r4, r2, r1
 80031d6:	4649      	mov	r1, r9
 80031d8:	eb43 0501 	adc.w	r5, r3, r1
 80031dc:	f04f 0200 	mov.w	r2, #0
 80031e0:	f04f 0300 	mov.w	r3, #0
 80031e4:	00eb      	lsls	r3, r5, #3
 80031e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031ea:	00e2      	lsls	r2, r4, #3
 80031ec:	4614      	mov	r4, r2
 80031ee:	461d      	mov	r5, r3
 80031f0:	4643      	mov	r3, r8
 80031f2:	18e3      	adds	r3, r4, r3
 80031f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80031f8:	464b      	mov	r3, r9
 80031fa:	eb45 0303 	adc.w	r3, r5, r3
 80031fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800320e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003212:	f04f 0200 	mov.w	r2, #0
 8003216:	f04f 0300 	mov.w	r3, #0
 800321a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800321e:	4629      	mov	r1, r5
 8003220:	008b      	lsls	r3, r1, #2
 8003222:	4621      	mov	r1, r4
 8003224:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003228:	4621      	mov	r1, r4
 800322a:	008a      	lsls	r2, r1, #2
 800322c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003230:	f002 ff3c 	bl	80060ac <__aeabi_uldivmod>
 8003234:	4602      	mov	r2, r0
 8003236:	460b      	mov	r3, r1
 8003238:	4b60      	ldr	r3, [pc, #384]	@ (80033bc <UART_SetConfig+0x4e4>)
 800323a:	fba3 2302 	umull	r2, r3, r3, r2
 800323e:	095b      	lsrs	r3, r3, #5
 8003240:	011c      	lsls	r4, r3, #4
 8003242:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003246:	2200      	movs	r2, #0
 8003248:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800324c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003250:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003254:	4642      	mov	r2, r8
 8003256:	464b      	mov	r3, r9
 8003258:	1891      	adds	r1, r2, r2
 800325a:	61b9      	str	r1, [r7, #24]
 800325c:	415b      	adcs	r3, r3
 800325e:	61fb      	str	r3, [r7, #28]
 8003260:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003264:	4641      	mov	r1, r8
 8003266:	1851      	adds	r1, r2, r1
 8003268:	6139      	str	r1, [r7, #16]
 800326a:	4649      	mov	r1, r9
 800326c:	414b      	adcs	r3, r1
 800326e:	617b      	str	r3, [r7, #20]
 8003270:	f04f 0200 	mov.w	r2, #0
 8003274:	f04f 0300 	mov.w	r3, #0
 8003278:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800327c:	4659      	mov	r1, fp
 800327e:	00cb      	lsls	r3, r1, #3
 8003280:	4651      	mov	r1, sl
 8003282:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003286:	4651      	mov	r1, sl
 8003288:	00ca      	lsls	r2, r1, #3
 800328a:	4610      	mov	r0, r2
 800328c:	4619      	mov	r1, r3
 800328e:	4603      	mov	r3, r0
 8003290:	4642      	mov	r2, r8
 8003292:	189b      	adds	r3, r3, r2
 8003294:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003298:	464b      	mov	r3, r9
 800329a:	460a      	mov	r2, r1
 800329c:	eb42 0303 	adc.w	r3, r2, r3
 80032a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80032b0:	f04f 0200 	mov.w	r2, #0
 80032b4:	f04f 0300 	mov.w	r3, #0
 80032b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80032bc:	4649      	mov	r1, r9
 80032be:	008b      	lsls	r3, r1, #2
 80032c0:	4641      	mov	r1, r8
 80032c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032c6:	4641      	mov	r1, r8
 80032c8:	008a      	lsls	r2, r1, #2
 80032ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80032ce:	f002 feed 	bl	80060ac <__aeabi_uldivmod>
 80032d2:	4602      	mov	r2, r0
 80032d4:	460b      	mov	r3, r1
 80032d6:	4611      	mov	r1, r2
 80032d8:	4b38      	ldr	r3, [pc, #224]	@ (80033bc <UART_SetConfig+0x4e4>)
 80032da:	fba3 2301 	umull	r2, r3, r3, r1
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	2264      	movs	r2, #100	@ 0x64
 80032e2:	fb02 f303 	mul.w	r3, r2, r3
 80032e6:	1acb      	subs	r3, r1, r3
 80032e8:	011b      	lsls	r3, r3, #4
 80032ea:	3332      	adds	r3, #50	@ 0x32
 80032ec:	4a33      	ldr	r2, [pc, #204]	@ (80033bc <UART_SetConfig+0x4e4>)
 80032ee:	fba2 2303 	umull	r2, r3, r2, r3
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032f8:	441c      	add	r4, r3
 80032fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032fe:	2200      	movs	r2, #0
 8003300:	673b      	str	r3, [r7, #112]	@ 0x70
 8003302:	677a      	str	r2, [r7, #116]	@ 0x74
 8003304:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003308:	4642      	mov	r2, r8
 800330a:	464b      	mov	r3, r9
 800330c:	1891      	adds	r1, r2, r2
 800330e:	60b9      	str	r1, [r7, #8]
 8003310:	415b      	adcs	r3, r3
 8003312:	60fb      	str	r3, [r7, #12]
 8003314:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003318:	4641      	mov	r1, r8
 800331a:	1851      	adds	r1, r2, r1
 800331c:	6039      	str	r1, [r7, #0]
 800331e:	4649      	mov	r1, r9
 8003320:	414b      	adcs	r3, r1
 8003322:	607b      	str	r3, [r7, #4]
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	f04f 0300 	mov.w	r3, #0
 800332c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003330:	4659      	mov	r1, fp
 8003332:	00cb      	lsls	r3, r1, #3
 8003334:	4651      	mov	r1, sl
 8003336:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800333a:	4651      	mov	r1, sl
 800333c:	00ca      	lsls	r2, r1, #3
 800333e:	4610      	mov	r0, r2
 8003340:	4619      	mov	r1, r3
 8003342:	4603      	mov	r3, r0
 8003344:	4642      	mov	r2, r8
 8003346:	189b      	adds	r3, r3, r2
 8003348:	66bb      	str	r3, [r7, #104]	@ 0x68
 800334a:	464b      	mov	r3, r9
 800334c:	460a      	mov	r2, r1
 800334e:	eb42 0303 	adc.w	r3, r2, r3
 8003352:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	663b      	str	r3, [r7, #96]	@ 0x60
 800335e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800336c:	4649      	mov	r1, r9
 800336e:	008b      	lsls	r3, r1, #2
 8003370:	4641      	mov	r1, r8
 8003372:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003376:	4641      	mov	r1, r8
 8003378:	008a      	lsls	r2, r1, #2
 800337a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800337e:	f002 fe95 	bl	80060ac <__aeabi_uldivmod>
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	4b0d      	ldr	r3, [pc, #52]	@ (80033bc <UART_SetConfig+0x4e4>)
 8003388:	fba3 1302 	umull	r1, r3, r3, r2
 800338c:	095b      	lsrs	r3, r3, #5
 800338e:	2164      	movs	r1, #100	@ 0x64
 8003390:	fb01 f303 	mul.w	r3, r1, r3
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	3332      	adds	r3, #50	@ 0x32
 800339a:	4a08      	ldr	r2, [pc, #32]	@ (80033bc <UART_SetConfig+0x4e4>)
 800339c:	fba2 2303 	umull	r2, r3, r2, r3
 80033a0:	095b      	lsrs	r3, r3, #5
 80033a2:	f003 020f 	and.w	r2, r3, #15
 80033a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4422      	add	r2, r4
 80033ae:	609a      	str	r2, [r3, #8]
}
 80033b0:	bf00      	nop
 80033b2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80033b6:	46bd      	mov	sp, r7
 80033b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033bc:	51eb851f 	.word	0x51eb851f

080033c0 <__NVIC_SetPriority>:
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	6039      	str	r1, [r7, #0]
 80033ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	db0a      	blt.n	80033ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	b2da      	uxtb	r2, r3
 80033d8:	490c      	ldr	r1, [pc, #48]	@ (800340c <__NVIC_SetPriority+0x4c>)
 80033da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033de:	0112      	lsls	r2, r2, #4
 80033e0:	b2d2      	uxtb	r2, r2
 80033e2:	440b      	add	r3, r1
 80033e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80033e8:	e00a      	b.n	8003400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	b2da      	uxtb	r2, r3
 80033ee:	4908      	ldr	r1, [pc, #32]	@ (8003410 <__NVIC_SetPriority+0x50>)
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	f003 030f 	and.w	r3, r3, #15
 80033f6:	3b04      	subs	r3, #4
 80033f8:	0112      	lsls	r2, r2, #4
 80033fa:	b2d2      	uxtb	r2, r2
 80033fc:	440b      	add	r3, r1
 80033fe:	761a      	strb	r2, [r3, #24]
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	e000e100 	.word	0xe000e100
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003418:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <SysTick_Handler+0x1c>)
 800341a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800341c:	f001 fd46 	bl	8004eac <xTaskGetSchedulerState>
 8003420:	4603      	mov	r3, r0
 8003422:	2b01      	cmp	r3, #1
 8003424:	d001      	beq.n	800342a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003426:	f002 fb3f 	bl	8005aa8 <xPortSysTickHandler>
  }
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	e000e010 	.word	0xe000e010

08003434 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003438:	2100      	movs	r1, #0
 800343a:	f06f 0004 	mvn.w	r0, #4
 800343e:	f7ff ffbf 	bl	80033c0 <__NVIC_SetPriority>
#endif
}
 8003442:	bf00      	nop
 8003444:	bd80      	pop	{r7, pc}
	...

08003448 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800344e:	f3ef 8305 	mrs	r3, IPSR
 8003452:	603b      	str	r3, [r7, #0]
  return(result);
 8003454:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003456:	2b00      	cmp	r3, #0
 8003458:	d003      	beq.n	8003462 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800345a:	f06f 0305 	mvn.w	r3, #5
 800345e:	607b      	str	r3, [r7, #4]
 8003460:	e00c      	b.n	800347c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003462:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <osKernelInitialize+0x44>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d105      	bne.n	8003476 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800346a:	4b08      	ldr	r3, [pc, #32]	@ (800348c <osKernelInitialize+0x44>)
 800346c:	2201      	movs	r2, #1
 800346e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003470:	2300      	movs	r3, #0
 8003472:	607b      	str	r3, [r7, #4]
 8003474:	e002      	b.n	800347c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003476:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800347a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800347c:	687b      	ldr	r3, [r7, #4]
}
 800347e:	4618      	mov	r0, r3
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	2000033c 	.word	0x2000033c

08003490 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003496:	f3ef 8305 	mrs	r3, IPSR
 800349a:	603b      	str	r3, [r7, #0]
  return(result);
 800349c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <osKernelStart+0x1a>
    stat = osErrorISR;
 80034a2:	f06f 0305 	mvn.w	r3, #5
 80034a6:	607b      	str	r3, [r7, #4]
 80034a8:	e010      	b.n	80034cc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80034aa:	4b0b      	ldr	r3, [pc, #44]	@ (80034d8 <osKernelStart+0x48>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d109      	bne.n	80034c6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80034b2:	f7ff ffbf 	bl	8003434 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80034b6:	4b08      	ldr	r3, [pc, #32]	@ (80034d8 <osKernelStart+0x48>)
 80034b8:	2202      	movs	r2, #2
 80034ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80034bc:	f001 f892 	bl	80045e4 <vTaskStartScheduler>
      stat = osOK;
 80034c0:	2300      	movs	r3, #0
 80034c2:	607b      	str	r3, [r7, #4]
 80034c4:	e002      	b.n	80034cc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80034c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80034cc:	687b      	ldr	r3, [r7, #4]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3708      	adds	r7, #8
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	2000033c 	.word	0x2000033c

080034dc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80034dc:	b580      	push	{r7, lr}
 80034de:	b08e      	sub	sp, #56	@ 0x38
 80034e0:	af04      	add	r7, sp, #16
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034ec:	f3ef 8305 	mrs	r3, IPSR
 80034f0:	617b      	str	r3, [r7, #20]
  return(result);
 80034f2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d17e      	bne.n	80035f6 <osThreadNew+0x11a>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d07b      	beq.n	80035f6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80034fe:	2380      	movs	r3, #128	@ 0x80
 8003500:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003502:	2318      	movs	r3, #24
 8003504:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003506:	2300      	movs	r3, #0
 8003508:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800350a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800350e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d045      	beq.n	80035a2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d002      	beq.n	8003524 <osThreadNew+0x48>
        name = attr->name;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d008      	beq.n	800354a <osThreadNew+0x6e>
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	2b38      	cmp	r3, #56	@ 0x38
 800353c:	d805      	bhi.n	800354a <osThreadNew+0x6e>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <osThreadNew+0x72>
        return (NULL);
 800354a:	2300      	movs	r3, #0
 800354c:	e054      	b.n	80035f8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	089b      	lsrs	r3, r3, #2
 800355c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00e      	beq.n	8003584 <osThreadNew+0xa8>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	2ba7      	cmp	r3, #167	@ 0xa7
 800356c:	d90a      	bls.n	8003584 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003572:	2b00      	cmp	r3, #0
 8003574:	d006      	beq.n	8003584 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d002      	beq.n	8003584 <osThreadNew+0xa8>
        mem = 1;
 800357e:	2301      	movs	r3, #1
 8003580:	61bb      	str	r3, [r7, #24]
 8003582:	e010      	b.n	80035a6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d10c      	bne.n	80035a6 <osThreadNew+0xca>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d108      	bne.n	80035a6 <osThreadNew+0xca>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d104      	bne.n	80035a6 <osThreadNew+0xca>
          mem = 0;
 800359c:	2300      	movs	r3, #0
 800359e:	61bb      	str	r3, [r7, #24]
 80035a0:	e001      	b.n	80035a6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80035a2:	2300      	movs	r3, #0
 80035a4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d110      	bne.n	80035ce <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80035b4:	9202      	str	r2, [sp, #8]
 80035b6:	9301      	str	r3, [sp, #4]
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	9300      	str	r3, [sp, #0]
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	6a3a      	ldr	r2, [r7, #32]
 80035c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 fe1a 	bl	80041fc <xTaskCreateStatic>
 80035c8:	4603      	mov	r3, r0
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	e013      	b.n	80035f6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d110      	bne.n	80035f6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80035d4:	6a3b      	ldr	r3, [r7, #32]
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	f107 0310 	add.w	r3, r7, #16
 80035dc:	9301      	str	r3, [sp, #4]
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	9300      	str	r3, [sp, #0]
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 fe68 	bl	80042bc <xTaskCreate>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d001      	beq.n	80035f6 <osThreadNew+0x11a>
            hTask = NULL;
 80035f2:	2300      	movs	r3, #0
 80035f4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80035f6:	693b      	ldr	r3, [r7, #16]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3728      	adds	r7, #40	@ 0x28
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003608:	f3ef 8305 	mrs	r3, IPSR
 800360c:	60bb      	str	r3, [r7, #8]
  return(result);
 800360e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <osDelay+0x1c>
    stat = osErrorISR;
 8003614:	f06f 0305 	mvn.w	r3, #5
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	e007      	b.n	800362c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800361c:	2300      	movs	r3, #0
 800361e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d002      	beq.n	800362c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 ffa6 	bl	8004578 <vTaskDelay>
    }
  }

  return (stat);
 800362c:	68fb      	ldr	r3, [r7, #12]
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	4a07      	ldr	r2, [pc, #28]	@ (8003664 <vApplicationGetIdleTaskMemory+0x2c>)
 8003648:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	4a06      	ldr	r2, [pc, #24]	@ (8003668 <vApplicationGetIdleTaskMemory+0x30>)
 800364e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2280      	movs	r2, #128	@ 0x80
 8003654:	601a      	str	r2, [r3, #0]
}
 8003656:	bf00      	nop
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	20000340 	.word	0x20000340
 8003668:	200003e8 	.word	0x200003e8

0800366c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	4a07      	ldr	r2, [pc, #28]	@ (8003698 <vApplicationGetTimerTaskMemory+0x2c>)
 800367c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	4a06      	ldr	r2, [pc, #24]	@ (800369c <vApplicationGetTimerTaskMemory+0x30>)
 8003682:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800368a:	601a      	str	r2, [r3, #0]
}
 800368c:	bf00      	nop
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	200005e8 	.word	0x200005e8
 800369c:	20000690 	.word	0x20000690

080036a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f103 0208 	add.w	r2, r3, #8
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80036b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f103 0208 	add.w	r2, r3, #8
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f103 0208 	add.w	r2, r3, #8
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80036fa:	b480      	push	{r7}
 80036fc:	b085      	sub	sp, #20
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
 8003702:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	601a      	str	r2, [r3, #0]
}
 8003736:	bf00      	nop
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003742:	b480      	push	{r7}
 8003744:	b085      	sub	sp, #20
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
 800374a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003758:	d103      	bne.n	8003762 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	e00c      	b.n	800377c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	3308      	adds	r3, #8
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	e002      	b.n	8003770 <vListInsert+0x2e>
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	60fb      	str	r3, [r7, #12]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	429a      	cmp	r2, r3
 800377a:	d2f6      	bcs.n	800376a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	1c5a      	adds	r2, r3, #1
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	601a      	str	r2, [r3, #0]
}
 80037a8:	bf00      	nop
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6892      	ldr	r2, [r2, #8]
 80037ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6852      	ldr	r2, [r2, #4]
 80037d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d103      	bne.n	80037e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689a      	ldr	r2, [r3, #8]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	1e5a      	subs	r2, r3, #1
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10b      	bne.n	8003834 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800381c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003820:	f383 8811 	msr	BASEPRI, r3
 8003824:	f3bf 8f6f 	isb	sy
 8003828:	f3bf 8f4f 	dsb	sy
 800382c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800382e:	bf00      	nop
 8003830:	bf00      	nop
 8003832:	e7fd      	b.n	8003830 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003834:	f002 f8a8 	bl	8005988 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003840:	68f9      	ldr	r1, [r7, #12]
 8003842:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003844:	fb01 f303 	mul.w	r3, r1, r3
 8003848:	441a      	add	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003864:	3b01      	subs	r3, #1
 8003866:	68f9      	ldr	r1, [r7, #12]
 8003868:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800386a:	fb01 f303 	mul.w	r3, r1, r3
 800386e:	441a      	add	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	22ff      	movs	r2, #255	@ 0xff
 8003878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	22ff      	movs	r2, #255	@ 0xff
 8003880:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d114      	bne.n	80038b4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d01a      	beq.n	80038c8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	3310      	adds	r3, #16
 8003896:	4618      	mov	r0, r3
 8003898:	f001 f942 	bl	8004b20 <xTaskRemoveFromEventList>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d012      	beq.n	80038c8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80038a2:	4b0d      	ldr	r3, [pc, #52]	@ (80038d8 <xQueueGenericReset+0xd0>)
 80038a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	f3bf 8f4f 	dsb	sy
 80038ae:	f3bf 8f6f 	isb	sy
 80038b2:	e009      	b.n	80038c8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	3310      	adds	r3, #16
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff fef1 	bl	80036a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	3324      	adds	r3, #36	@ 0x24
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7ff feec 	bl	80036a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80038c8:	f002 f890 	bl	80059ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80038cc:	2301      	movs	r3, #1
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	e000ed04 	.word	0xe000ed04

080038dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08e      	sub	sp, #56	@ 0x38
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10b      	bne.n	8003908 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80038f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038f4:	f383 8811 	msr	BASEPRI, r3
 80038f8:	f3bf 8f6f 	isb	sy
 80038fc:	f3bf 8f4f 	dsb	sy
 8003900:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003902:	bf00      	nop
 8003904:	bf00      	nop
 8003906:	e7fd      	b.n	8003904 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10b      	bne.n	8003926 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800390e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003912:	f383 8811 	msr	BASEPRI, r3
 8003916:	f3bf 8f6f 	isb	sy
 800391a:	f3bf 8f4f 	dsb	sy
 800391e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003920:	bf00      	nop
 8003922:	bf00      	nop
 8003924:	e7fd      	b.n	8003922 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <xQueueGenericCreateStatic+0x56>
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <xQueueGenericCreateStatic+0x5a>
 8003932:	2301      	movs	r3, #1
 8003934:	e000      	b.n	8003938 <xQueueGenericCreateStatic+0x5c>
 8003936:	2300      	movs	r3, #0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10b      	bne.n	8003954 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800393c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003940:	f383 8811 	msr	BASEPRI, r3
 8003944:	f3bf 8f6f 	isb	sy
 8003948:	f3bf 8f4f 	dsb	sy
 800394c:	623b      	str	r3, [r7, #32]
}
 800394e:	bf00      	nop
 8003950:	bf00      	nop
 8003952:	e7fd      	b.n	8003950 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d102      	bne.n	8003960 <xQueueGenericCreateStatic+0x84>
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <xQueueGenericCreateStatic+0x88>
 8003960:	2301      	movs	r3, #1
 8003962:	e000      	b.n	8003966 <xQueueGenericCreateStatic+0x8a>
 8003964:	2300      	movs	r3, #0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10b      	bne.n	8003982 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800396a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800396e:	f383 8811 	msr	BASEPRI, r3
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	f3bf 8f4f 	dsb	sy
 800397a:	61fb      	str	r3, [r7, #28]
}
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	e7fd      	b.n	800397e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003982:	2350      	movs	r3, #80	@ 0x50
 8003984:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	2b50      	cmp	r3, #80	@ 0x50
 800398a:	d00b      	beq.n	80039a4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800398c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003990:	f383 8811 	msr	BASEPRI, r3
 8003994:	f3bf 8f6f 	isb	sy
 8003998:	f3bf 8f4f 	dsb	sy
 800399c:	61bb      	str	r3, [r7, #24]
}
 800399e:	bf00      	nop
 80039a0:	bf00      	nop
 80039a2:	e7fd      	b.n	80039a0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80039a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80039aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00d      	beq.n	80039cc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80039b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80039bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	4613      	mov	r3, r2
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	68b9      	ldr	r1, [r7, #8]
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f805 	bl	80039d6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80039cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3730      	adds	r7, #48	@ 0x30
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b084      	sub	sp, #16
 80039da:	af00      	add	r7, sp, #0
 80039dc:	60f8      	str	r0, [r7, #12]
 80039de:	60b9      	str	r1, [r7, #8]
 80039e0:	607a      	str	r2, [r7, #4]
 80039e2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d103      	bne.n	80039f2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	e002      	b.n	80039f8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003a04:	2101      	movs	r1, #1
 8003a06:	69b8      	ldr	r0, [r7, #24]
 8003a08:	f7ff fefe 	bl	8003808 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003a14:	bf00      	nop
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b08e      	sub	sp, #56	@ 0x38
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
 8003a28:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10b      	bne.n	8003a50 <xQueueGenericSend+0x34>
	__asm volatile
 8003a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a3c:	f383 8811 	msr	BASEPRI, r3
 8003a40:	f3bf 8f6f 	isb	sy
 8003a44:	f3bf 8f4f 	dsb	sy
 8003a48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003a4a:	bf00      	nop
 8003a4c:	bf00      	nop
 8003a4e:	e7fd      	b.n	8003a4c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d103      	bne.n	8003a5e <xQueueGenericSend+0x42>
 8003a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <xQueueGenericSend+0x46>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e000      	b.n	8003a64 <xQueueGenericSend+0x48>
 8003a62:	2300      	movs	r3, #0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10b      	bne.n	8003a80 <xQueueGenericSend+0x64>
	__asm volatile
 8003a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a6c:	f383 8811 	msr	BASEPRI, r3
 8003a70:	f3bf 8f6f 	isb	sy
 8003a74:	f3bf 8f4f 	dsb	sy
 8003a78:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003a7a:	bf00      	nop
 8003a7c:	bf00      	nop
 8003a7e:	e7fd      	b.n	8003a7c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d103      	bne.n	8003a8e <xQueueGenericSend+0x72>
 8003a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d101      	bne.n	8003a92 <xQueueGenericSend+0x76>
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e000      	b.n	8003a94 <xQueueGenericSend+0x78>
 8003a92:	2300      	movs	r3, #0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10b      	bne.n	8003ab0 <xQueueGenericSend+0x94>
	__asm volatile
 8003a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a9c:	f383 8811 	msr	BASEPRI, r3
 8003aa0:	f3bf 8f6f 	isb	sy
 8003aa4:	f3bf 8f4f 	dsb	sy
 8003aa8:	623b      	str	r3, [r7, #32]
}
 8003aaa:	bf00      	nop
 8003aac:	bf00      	nop
 8003aae:	e7fd      	b.n	8003aac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ab0:	f001 f9fc 	bl	8004eac <xTaskGetSchedulerState>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d102      	bne.n	8003ac0 <xQueueGenericSend+0xa4>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <xQueueGenericSend+0xa8>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e000      	b.n	8003ac6 <xQueueGenericSend+0xaa>
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10b      	bne.n	8003ae2 <xQueueGenericSend+0xc6>
	__asm volatile
 8003aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ace:	f383 8811 	msr	BASEPRI, r3
 8003ad2:	f3bf 8f6f 	isb	sy
 8003ad6:	f3bf 8f4f 	dsb	sy
 8003ada:	61fb      	str	r3, [r7, #28]
}
 8003adc:	bf00      	nop
 8003ade:	bf00      	nop
 8003ae0:	e7fd      	b.n	8003ade <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ae2:	f001 ff51 	bl	8005988 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d302      	bcc.n	8003af8 <xQueueGenericSend+0xdc>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d129      	bne.n	8003b4c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	68b9      	ldr	r1, [r7, #8]
 8003afc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003afe:	f000 fa0f 	bl	8003f20 <prvCopyDataToQueue>
 8003b02:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d010      	beq.n	8003b2e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0e:	3324      	adds	r3, #36	@ 0x24
 8003b10:	4618      	mov	r0, r3
 8003b12:	f001 f805 	bl	8004b20 <xTaskRemoveFromEventList>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d013      	beq.n	8003b44 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003b1c:	4b3f      	ldr	r3, [pc, #252]	@ (8003c1c <xQueueGenericSend+0x200>)
 8003b1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	f3bf 8f4f 	dsb	sy
 8003b28:	f3bf 8f6f 	isb	sy
 8003b2c:	e00a      	b.n	8003b44 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d007      	beq.n	8003b44 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003b34:	4b39      	ldr	r3, [pc, #228]	@ (8003c1c <xQueueGenericSend+0x200>)
 8003b36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b3a:	601a      	str	r2, [r3, #0]
 8003b3c:	f3bf 8f4f 	dsb	sy
 8003b40:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003b44:	f001 ff52 	bl	80059ec <vPortExitCritical>
				return pdPASS;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e063      	b.n	8003c14 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d103      	bne.n	8003b5a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003b52:	f001 ff4b 	bl	80059ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003b56:	2300      	movs	r3, #0
 8003b58:	e05c      	b.n	8003c14 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d106      	bne.n	8003b6e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b60:	f107 0314 	add.w	r3, r7, #20
 8003b64:	4618      	mov	r0, r3
 8003b66:	f001 f83f 	bl	8004be8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b6e:	f001 ff3d 	bl	80059ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b72:	f000 fda7 	bl	80046c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b76:	f001 ff07 	bl	8005988 <vPortEnterCritical>
 8003b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b80:	b25b      	sxtb	r3, r3
 8003b82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b86:	d103      	bne.n	8003b90 <xQueueGenericSend+0x174>
 8003b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b96:	b25b      	sxtb	r3, r3
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b9c:	d103      	bne.n	8003ba6 <xQueueGenericSend+0x18a>
 8003b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ba6:	f001 ff21 	bl	80059ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003baa:	1d3a      	adds	r2, r7, #4
 8003bac:	f107 0314 	add.w	r3, r7, #20
 8003bb0:	4611      	mov	r1, r2
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f001 f82e 	bl	8004c14 <xTaskCheckForTimeOut>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d124      	bne.n	8003c08 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003bbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003bc0:	f000 faa6 	bl	8004110 <prvIsQueueFull>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d018      	beq.n	8003bfc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bcc:	3310      	adds	r3, #16
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	4611      	mov	r1, r2
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f000 ff52 	bl	8004a7c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003bd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003bda:	f000 fa31 	bl	8004040 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003bde:	f000 fd7f 	bl	80046e0 <xTaskResumeAll>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f47f af7c 	bne.w	8003ae2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003bea:	4b0c      	ldr	r3, [pc, #48]	@ (8003c1c <xQueueGenericSend+0x200>)
 8003bec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	f3bf 8f4f 	dsb	sy
 8003bf6:	f3bf 8f6f 	isb	sy
 8003bfa:	e772      	b.n	8003ae2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003bfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003bfe:	f000 fa1f 	bl	8004040 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c02:	f000 fd6d 	bl	80046e0 <xTaskResumeAll>
 8003c06:	e76c      	b.n	8003ae2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003c08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c0a:	f000 fa19 	bl	8004040 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c0e:	f000 fd67 	bl	80046e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003c12:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3738      	adds	r7, #56	@ 0x38
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	e000ed04 	.word	0xe000ed04

08003c20 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b090      	sub	sp, #64	@ 0x40
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
 8003c2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10b      	bne.n	8003c50 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c3c:	f383 8811 	msr	BASEPRI, r3
 8003c40:	f3bf 8f6f 	isb	sy
 8003c44:	f3bf 8f4f 	dsb	sy
 8003c48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003c4a:	bf00      	nop
 8003c4c:	bf00      	nop
 8003c4e:	e7fd      	b.n	8003c4c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d103      	bne.n	8003c5e <xQueueGenericSendFromISR+0x3e>
 8003c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <xQueueGenericSendFromISR+0x42>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <xQueueGenericSendFromISR+0x44>
 8003c62:	2300      	movs	r3, #0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10b      	bne.n	8003c80 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6c:	f383 8811 	msr	BASEPRI, r3
 8003c70:	f3bf 8f6f 	isb	sy
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003c7a:	bf00      	nop
 8003c7c:	bf00      	nop
 8003c7e:	e7fd      	b.n	8003c7c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d103      	bne.n	8003c8e <xQueueGenericSendFromISR+0x6e>
 8003c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d101      	bne.n	8003c92 <xQueueGenericSendFromISR+0x72>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <xQueueGenericSendFromISR+0x74>
 8003c92:	2300      	movs	r3, #0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10b      	bne.n	8003cb0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c9c:	f383 8811 	msr	BASEPRI, r3
 8003ca0:	f3bf 8f6f 	isb	sy
 8003ca4:	f3bf 8f4f 	dsb	sy
 8003ca8:	623b      	str	r3, [r7, #32]
}
 8003caa:	bf00      	nop
 8003cac:	bf00      	nop
 8003cae:	e7fd      	b.n	8003cac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003cb0:	f001 ff4a 	bl	8005b48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003cb4:	f3ef 8211 	mrs	r2, BASEPRI
 8003cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	61fa      	str	r2, [r7, #28]
 8003cca:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003ccc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003cce:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d302      	bcc.n	8003ce2 <xQueueGenericSendFromISR+0xc2>
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d12f      	bne.n	8003d42 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ce8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	68b9      	ldr	r1, [r7, #8]
 8003cf6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003cf8:	f000 f912 	bl	8003f20 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003cfc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003d00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d04:	d112      	bne.n	8003d2c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d016      	beq.n	8003d3c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d10:	3324      	adds	r3, #36	@ 0x24
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 ff04 	bl	8004b20 <xTaskRemoveFromEventList>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00e      	beq.n	8003d3c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00b      	beq.n	8003d3c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	601a      	str	r2, [r3, #0]
 8003d2a:	e007      	b.n	8003d3c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003d2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003d30:	3301      	adds	r3, #1
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	b25a      	sxtb	r2, r3
 8003d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003d40:	e001      	b.n	8003d46 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003d42:	2300      	movs	r3, #0
 8003d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d48:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003d50:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3740      	adds	r7, #64	@ 0x40
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b08c      	sub	sp, #48	@ 0x30
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10b      	bne.n	8003d8e <xQueueReceive+0x32>
	__asm volatile
 8003d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d7a:	f383 8811 	msr	BASEPRI, r3
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	f3bf 8f4f 	dsb	sy
 8003d86:	623b      	str	r3, [r7, #32]
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	e7fd      	b.n	8003d8a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d103      	bne.n	8003d9c <xQueueReceive+0x40>
 8003d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <xQueueReceive+0x44>
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e000      	b.n	8003da2 <xQueueReceive+0x46>
 8003da0:	2300      	movs	r3, #0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10b      	bne.n	8003dbe <xQueueReceive+0x62>
	__asm volatile
 8003da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003daa:	f383 8811 	msr	BASEPRI, r3
 8003dae:	f3bf 8f6f 	isb	sy
 8003db2:	f3bf 8f4f 	dsb	sy
 8003db6:	61fb      	str	r3, [r7, #28]
}
 8003db8:	bf00      	nop
 8003dba:	bf00      	nop
 8003dbc:	e7fd      	b.n	8003dba <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003dbe:	f001 f875 	bl	8004eac <xTaskGetSchedulerState>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d102      	bne.n	8003dce <xQueueReceive+0x72>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <xQueueReceive+0x76>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e000      	b.n	8003dd4 <xQueueReceive+0x78>
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d10b      	bne.n	8003df0 <xQueueReceive+0x94>
	__asm volatile
 8003dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ddc:	f383 8811 	msr	BASEPRI, r3
 8003de0:	f3bf 8f6f 	isb	sy
 8003de4:	f3bf 8f4f 	dsb	sy
 8003de8:	61bb      	str	r3, [r7, #24]
}
 8003dea:	bf00      	nop
 8003dec:	bf00      	nop
 8003dee:	e7fd      	b.n	8003dec <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003df0:	f001 fdca 	bl	8005988 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d01f      	beq.n	8003e40 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003e00:	68b9      	ldr	r1, [r7, #8]
 8003e02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e04:	f000 f8f6 	bl	8003ff4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0a:	1e5a      	subs	r2, r3, #1
 8003e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e0e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00f      	beq.n	8003e38 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e1a:	3310      	adds	r3, #16
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f000 fe7f 	bl	8004b20 <xTaskRemoveFromEventList>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d007      	beq.n	8003e38 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003e28:	4b3c      	ldr	r3, [pc, #240]	@ (8003f1c <xQueueReceive+0x1c0>)
 8003e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	f3bf 8f4f 	dsb	sy
 8003e34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003e38:	f001 fdd8 	bl	80059ec <vPortExitCritical>
				return pdPASS;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e069      	b.n	8003f14 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d103      	bne.n	8003e4e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e46:	f001 fdd1 	bl	80059ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	e062      	b.n	8003f14 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d106      	bne.n	8003e62 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e54:	f107 0310 	add.w	r3, r7, #16
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f000 fec5 	bl	8004be8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003e62:	f001 fdc3 	bl	80059ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e66:	f000 fc2d 	bl	80046c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e6a:	f001 fd8d 	bl	8005988 <vPortEnterCritical>
 8003e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e74:	b25b      	sxtb	r3, r3
 8003e76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e7a:	d103      	bne.n	8003e84 <xQueueReceive+0x128>
 8003e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e8a:	b25b      	sxtb	r3, r3
 8003e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e90:	d103      	bne.n	8003e9a <xQueueReceive+0x13e>
 8003e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e9a:	f001 fda7 	bl	80059ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e9e:	1d3a      	adds	r2, r7, #4
 8003ea0:	f107 0310 	add.w	r3, r7, #16
 8003ea4:	4611      	mov	r1, r2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 feb4 	bl	8004c14 <xTaskCheckForTimeOut>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d123      	bne.n	8003efa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003eb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003eb4:	f000 f916 	bl	80040e4 <prvIsQueueEmpty>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d017      	beq.n	8003eee <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec0:	3324      	adds	r3, #36	@ 0x24
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	4611      	mov	r1, r2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 fdd8 	bl	8004a7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003ecc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ece:	f000 f8b7 	bl	8004040 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003ed2:	f000 fc05 	bl	80046e0 <xTaskResumeAll>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d189      	bne.n	8003df0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003edc:	4b0f      	ldr	r3, [pc, #60]	@ (8003f1c <xQueueReceive+0x1c0>)
 8003ede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	f3bf 8f4f 	dsb	sy
 8003ee8:	f3bf 8f6f 	isb	sy
 8003eec:	e780      	b.n	8003df0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003eee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ef0:	f000 f8a6 	bl	8004040 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ef4:	f000 fbf4 	bl	80046e0 <xTaskResumeAll>
 8003ef8:	e77a      	b.n	8003df0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003efa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003efc:	f000 f8a0 	bl	8004040 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f00:	f000 fbee 	bl	80046e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f06:	f000 f8ed 	bl	80040e4 <prvIsQueueEmpty>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f43f af6f 	beq.w	8003df0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003f12:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3730      	adds	r7, #48	@ 0x30
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	e000ed04 	.word	0xe000ed04

08003f20 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f34:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10d      	bne.n	8003f5a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d14d      	bne.n	8003fe2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f000 ffcc 	bl	8004ee8 <xTaskPriorityDisinherit>
 8003f50:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	609a      	str	r2, [r3, #8]
 8003f58:	e043      	b.n	8003fe2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d119      	bne.n	8003f94 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6858      	ldr	r0, [r3, #4]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f68:	461a      	mov	r2, r3
 8003f6a:	68b9      	ldr	r1, [r7, #8]
 8003f6c:	f002 f898 	bl	80060a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f78:	441a      	add	r2, r3
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d32b      	bcc.n	8003fe2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	605a      	str	r2, [r3, #4]
 8003f92:	e026      	b.n	8003fe2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	68d8      	ldr	r0, [r3, #12]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	68b9      	ldr	r1, [r7, #8]
 8003fa0:	f002 f87e 	bl	80060a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	68da      	ldr	r2, [r3, #12]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fac:	425b      	negs	r3, r3
 8003fae:	441a      	add	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	68da      	ldr	r2, [r3, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d207      	bcs.n	8003fd0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	425b      	negs	r3, r3
 8003fca:	441a      	add	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d105      	bne.n	8003fe2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003fea:	697b      	ldr	r3, [r7, #20]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3718      	adds	r7, #24
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004002:	2b00      	cmp	r3, #0
 8004004:	d018      	beq.n	8004038 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400e:	441a      	add	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	429a      	cmp	r2, r3
 800401e:	d303      	bcc.n	8004028 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68d9      	ldr	r1, [r3, #12]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	461a      	mov	r2, r3
 8004032:	6838      	ldr	r0, [r7, #0]
 8004034:	f002 f834 	bl	80060a0 <memcpy>
	}
}
 8004038:	bf00      	nop
 800403a:	3708      	adds	r7, #8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004048:	f001 fc9e 	bl	8005988 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004052:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004054:	e011      	b.n	800407a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	2b00      	cmp	r3, #0
 800405c:	d012      	beq.n	8004084 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	3324      	adds	r3, #36	@ 0x24
 8004062:	4618      	mov	r0, r3
 8004064:	f000 fd5c 	bl	8004b20 <xTaskRemoveFromEventList>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800406e:	f000 fe35 	bl	8004cdc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004072:	7bfb      	ldrb	r3, [r7, #15]
 8004074:	3b01      	subs	r3, #1
 8004076:	b2db      	uxtb	r3, r3
 8004078:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800407a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800407e:	2b00      	cmp	r3, #0
 8004080:	dce9      	bgt.n	8004056 <prvUnlockQueue+0x16>
 8004082:	e000      	b.n	8004086 <prvUnlockQueue+0x46>
					break;
 8004084:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	22ff      	movs	r2, #255	@ 0xff
 800408a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800408e:	f001 fcad 	bl	80059ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004092:	f001 fc79 	bl	8005988 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800409c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800409e:	e011      	b.n	80040c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d012      	beq.n	80040ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	3310      	adds	r3, #16
 80040ac:	4618      	mov	r0, r3
 80040ae:	f000 fd37 	bl	8004b20 <xTaskRemoveFromEventList>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80040b8:	f000 fe10 	bl	8004cdc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80040bc:	7bbb      	ldrb	r3, [r7, #14]
 80040be:	3b01      	subs	r3, #1
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80040c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	dce9      	bgt.n	80040a0 <prvUnlockQueue+0x60>
 80040cc:	e000      	b.n	80040d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80040ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	22ff      	movs	r2, #255	@ 0xff
 80040d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80040d8:	f001 fc88 	bl	80059ec <vPortExitCritical>
}
 80040dc:	bf00      	nop
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80040ec:	f001 fc4c 	bl	8005988 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d102      	bne.n	80040fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80040f8:	2301      	movs	r3, #1
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	e001      	b.n	8004102 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004102:	f001 fc73 	bl	80059ec <vPortExitCritical>

	return xReturn;
 8004106:	68fb      	ldr	r3, [r7, #12]
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004118:	f001 fc36 	bl	8005988 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004124:	429a      	cmp	r2, r3
 8004126:	d102      	bne.n	800412e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004128:	2301      	movs	r3, #1
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	e001      	b.n	8004132 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800412e:	2300      	movs	r3, #0
 8004130:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004132:	f001 fc5b 	bl	80059ec <vPortExitCritical>

	return xReturn;
 8004136:	68fb      	ldr	r3, [r7, #12]
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800414a:	2300      	movs	r3, #0
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	e014      	b.n	800417a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004150:	4a0f      	ldr	r2, [pc, #60]	@ (8004190 <vQueueAddToRegistry+0x50>)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10b      	bne.n	8004174 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800415c:	490c      	ldr	r1, [pc, #48]	@ (8004190 <vQueueAddToRegistry+0x50>)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004166:	4a0a      	ldr	r2, [pc, #40]	@ (8004190 <vQueueAddToRegistry+0x50>)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	4413      	add	r3, r2
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004172:	e006      	b.n	8004182 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	3301      	adds	r3, #1
 8004178:	60fb      	str	r3, [r7, #12]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2b07      	cmp	r3, #7
 800417e:	d9e7      	bls.n	8004150 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004180:	bf00      	nop
 8004182:	bf00      	nop
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	20000a90 	.word	0x20000a90

08004194 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80041a4:	f001 fbf0 	bl	8005988 <vPortEnterCritical>
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80041ae:	b25b      	sxtb	r3, r3
 80041b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041b4:	d103      	bne.n	80041be <vQueueWaitForMessageRestricted+0x2a>
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041c4:	b25b      	sxtb	r3, r3
 80041c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041ca:	d103      	bne.n	80041d4 <vQueueWaitForMessageRestricted+0x40>
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80041d4:	f001 fc0a 	bl	80059ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d106      	bne.n	80041ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	3324      	adds	r3, #36	@ 0x24
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	68b9      	ldr	r1, [r7, #8]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 fc6d 	bl	8004ac8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80041ee:	6978      	ldr	r0, [r7, #20]
 80041f0:	f7ff ff26 	bl	8004040 <prvUnlockQueue>
	}
 80041f4:	bf00      	nop
 80041f6:	3718      	adds	r7, #24
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b08e      	sub	sp, #56	@ 0x38
 8004200:	af04      	add	r7, sp, #16
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
 8004208:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800420a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10b      	bne.n	8004228 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004214:	f383 8811 	msr	BASEPRI, r3
 8004218:	f3bf 8f6f 	isb	sy
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	623b      	str	r3, [r7, #32]
}
 8004222:	bf00      	nop
 8004224:	bf00      	nop
 8004226:	e7fd      	b.n	8004224 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800422a:	2b00      	cmp	r3, #0
 800422c:	d10b      	bne.n	8004246 <xTaskCreateStatic+0x4a>
	__asm volatile
 800422e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004232:	f383 8811 	msr	BASEPRI, r3
 8004236:	f3bf 8f6f 	isb	sy
 800423a:	f3bf 8f4f 	dsb	sy
 800423e:	61fb      	str	r3, [r7, #28]
}
 8004240:	bf00      	nop
 8004242:	bf00      	nop
 8004244:	e7fd      	b.n	8004242 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004246:	23a8      	movs	r3, #168	@ 0xa8
 8004248:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	2ba8      	cmp	r3, #168	@ 0xa8
 800424e:	d00b      	beq.n	8004268 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004254:	f383 8811 	msr	BASEPRI, r3
 8004258:	f3bf 8f6f 	isb	sy
 800425c:	f3bf 8f4f 	dsb	sy
 8004260:	61bb      	str	r3, [r7, #24]
}
 8004262:	bf00      	nop
 8004264:	bf00      	nop
 8004266:	e7fd      	b.n	8004264 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004268:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800426a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01e      	beq.n	80042ae <xTaskCreateStatic+0xb2>
 8004270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004272:	2b00      	cmp	r3, #0
 8004274:	d01b      	beq.n	80042ae <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004278:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800427e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004282:	2202      	movs	r2, #2
 8004284:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004288:	2300      	movs	r3, #0
 800428a:	9303      	str	r3, [sp, #12]
 800428c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428e:	9302      	str	r3, [sp, #8]
 8004290:	f107 0314 	add.w	r3, r7, #20
 8004294:	9301      	str	r3, [sp, #4]
 8004296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004298:	9300      	str	r3, [sp, #0]
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	68b9      	ldr	r1, [r7, #8]
 80042a0:	68f8      	ldr	r0, [r7, #12]
 80042a2:	f000 f851 	bl	8004348 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80042a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80042a8:	f000 f8f6 	bl	8004498 <prvAddNewTaskToReadyList>
 80042ac:	e001      	b.n	80042b2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80042ae:	2300      	movs	r3, #0
 80042b0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80042b2:	697b      	ldr	r3, [r7, #20]
	}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3728      	adds	r7, #40	@ 0x28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b08c      	sub	sp, #48	@ 0x30
 80042c0:	af04      	add	r7, sp, #16
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	603b      	str	r3, [r7, #0]
 80042c8:	4613      	mov	r3, r2
 80042ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80042cc:	88fb      	ldrh	r3, [r7, #6]
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4618      	mov	r0, r3
 80042d2:	f001 fc7b 	bl	8005bcc <pvPortMalloc>
 80042d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00e      	beq.n	80042fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80042de:	20a8      	movs	r0, #168	@ 0xa8
 80042e0:	f001 fc74 	bl	8005bcc <pvPortMalloc>
 80042e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80042f2:	e005      	b.n	8004300 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80042f4:	6978      	ldr	r0, [r7, #20]
 80042f6:	f001 fd37 	bl	8005d68 <vPortFree>
 80042fa:	e001      	b.n	8004300 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d017      	beq.n	8004336 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800430e:	88fa      	ldrh	r2, [r7, #6]
 8004310:	2300      	movs	r3, #0
 8004312:	9303      	str	r3, [sp, #12]
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	9302      	str	r3, [sp, #8]
 8004318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800431a:	9301      	str	r3, [sp, #4]
 800431c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	68b9      	ldr	r1, [r7, #8]
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	f000 f80f 	bl	8004348 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800432a:	69f8      	ldr	r0, [r7, #28]
 800432c:	f000 f8b4 	bl	8004498 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004330:	2301      	movs	r3, #1
 8004332:	61bb      	str	r3, [r7, #24]
 8004334:	e002      	b.n	800433c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004336:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800433a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800433c:	69bb      	ldr	r3, [r7, #24]
	}
 800433e:	4618      	mov	r0, r3
 8004340:	3720      	adds	r7, #32
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
	...

08004348 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b088      	sub	sp, #32
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
 8004354:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004358:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	461a      	mov	r2, r3
 8004360:	21a5      	movs	r1, #165	@ 0xa5
 8004362:	f001 fe21 	bl	8005fa8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004368:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004370:	3b01      	subs	r3, #1
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	f023 0307 	bic.w	r3, r3, #7
 800437e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	f003 0307 	and.w	r3, r3, #7
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00b      	beq.n	80043a2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800438a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800438e:	f383 8811 	msr	BASEPRI, r3
 8004392:	f3bf 8f6f 	isb	sy
 8004396:	f3bf 8f4f 	dsb	sy
 800439a:	617b      	str	r3, [r7, #20]
}
 800439c:	bf00      	nop
 800439e:	bf00      	nop
 80043a0:	e7fd      	b.n	800439e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d01f      	beq.n	80043e8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043a8:	2300      	movs	r3, #0
 80043aa:	61fb      	str	r3, [r7, #28]
 80043ac:	e012      	b.n	80043d4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	4413      	add	r3, r2
 80043b4:	7819      	ldrb	r1, [r3, #0]
 80043b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	4413      	add	r3, r2
 80043bc:	3334      	adds	r3, #52	@ 0x34
 80043be:	460a      	mov	r2, r1
 80043c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	4413      	add	r3, r2
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d006      	beq.n	80043dc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	3301      	adds	r3, #1
 80043d2:	61fb      	str	r3, [r7, #28]
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	2b0f      	cmp	r3, #15
 80043d8:	d9e9      	bls.n	80043ae <prvInitialiseNewTask+0x66>
 80043da:	e000      	b.n	80043de <prvInitialiseNewTask+0x96>
			{
				break;
 80043dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80043de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043e6:	e003      	b.n	80043f0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80043e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80043f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f2:	2b37      	cmp	r3, #55	@ 0x37
 80043f4:	d901      	bls.n	80043fa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80043f6:	2337      	movs	r3, #55	@ 0x37
 80043f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80043fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004402:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004404:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004408:	2200      	movs	r2, #0
 800440a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800440c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440e:	3304      	adds	r3, #4
 8004410:	4618      	mov	r0, r3
 8004412:	f7ff f965 	bl	80036e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004418:	3318      	adds	r3, #24
 800441a:	4618      	mov	r0, r3
 800441c:	f7ff f960 	bl	80036e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004422:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004424:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004428:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800442c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004438:	2200      	movs	r2, #0
 800443a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800443e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004440:	2200      	movs	r2, #0
 8004442:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004448:	3354      	adds	r3, #84	@ 0x54
 800444a:	224c      	movs	r2, #76	@ 0x4c
 800444c:	2100      	movs	r1, #0
 800444e:	4618      	mov	r0, r3
 8004450:	f001 fdaa 	bl	8005fa8 <memset>
 8004454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004456:	4a0d      	ldr	r2, [pc, #52]	@ (800448c <prvInitialiseNewTask+0x144>)
 8004458:	659a      	str	r2, [r3, #88]	@ 0x58
 800445a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445c:	4a0c      	ldr	r2, [pc, #48]	@ (8004490 <prvInitialiseNewTask+0x148>)
 800445e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004462:	4a0c      	ldr	r2, [pc, #48]	@ (8004494 <prvInitialiseNewTask+0x14c>)
 8004464:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	68f9      	ldr	r1, [r7, #12]
 800446a:	69b8      	ldr	r0, [r7, #24]
 800446c:	f001 f95a 	bl	8005724 <pxPortInitialiseStack>
 8004470:	4602      	mov	r2, r0
 8004472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004474:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004478:	2b00      	cmp	r3, #0
 800447a:	d002      	beq.n	8004482 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800447c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800447e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004482:	bf00      	nop
 8004484:	3720      	adds	r7, #32
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	20004d24 	.word	0x20004d24
 8004490:	20004d8c 	.word	0x20004d8c
 8004494:	20004df4 	.word	0x20004df4

08004498 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80044a0:	f001 fa72 	bl	8005988 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80044a4:	4b2d      	ldr	r3, [pc, #180]	@ (800455c <prvAddNewTaskToReadyList+0xc4>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3301      	adds	r3, #1
 80044aa:	4a2c      	ldr	r2, [pc, #176]	@ (800455c <prvAddNewTaskToReadyList+0xc4>)
 80044ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80044ae:	4b2c      	ldr	r3, [pc, #176]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d109      	bne.n	80044ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80044b6:	4a2a      	ldr	r2, [pc, #168]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80044bc:	4b27      	ldr	r3, [pc, #156]	@ (800455c <prvAddNewTaskToReadyList+0xc4>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d110      	bne.n	80044e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80044c4:	f000 fc2e 	bl	8004d24 <prvInitialiseTaskLists>
 80044c8:	e00d      	b.n	80044e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80044ca:	4b26      	ldr	r3, [pc, #152]	@ (8004564 <prvAddNewTaskToReadyList+0xcc>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d109      	bne.n	80044e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80044d2:	4b23      	ldr	r3, [pc, #140]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044dc:	429a      	cmp	r2, r3
 80044de:	d802      	bhi.n	80044e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80044e0:	4a1f      	ldr	r2, [pc, #124]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80044e6:	4b20      	ldr	r3, [pc, #128]	@ (8004568 <prvAddNewTaskToReadyList+0xd0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	3301      	adds	r3, #1
 80044ec:	4a1e      	ldr	r2, [pc, #120]	@ (8004568 <prvAddNewTaskToReadyList+0xd0>)
 80044ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80044f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004568 <prvAddNewTaskToReadyList+0xd0>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044fc:	4b1b      	ldr	r3, [pc, #108]	@ (800456c <prvAddNewTaskToReadyList+0xd4>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d903      	bls.n	800450c <prvAddNewTaskToReadyList+0x74>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004508:	4a18      	ldr	r2, [pc, #96]	@ (800456c <prvAddNewTaskToReadyList+0xd4>)
 800450a:	6013      	str	r3, [r2, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004510:	4613      	mov	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	4a15      	ldr	r2, [pc, #84]	@ (8004570 <prvAddNewTaskToReadyList+0xd8>)
 800451a:	441a      	add	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	3304      	adds	r3, #4
 8004520:	4619      	mov	r1, r3
 8004522:	4610      	mov	r0, r2
 8004524:	f7ff f8e9 	bl	80036fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004528:	f001 fa60 	bl	80059ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800452c:	4b0d      	ldr	r3, [pc, #52]	@ (8004564 <prvAddNewTaskToReadyList+0xcc>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00e      	beq.n	8004552 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004534:	4b0a      	ldr	r3, [pc, #40]	@ (8004560 <prvAddNewTaskToReadyList+0xc8>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453e:	429a      	cmp	r2, r3
 8004540:	d207      	bcs.n	8004552 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004542:	4b0c      	ldr	r3, [pc, #48]	@ (8004574 <prvAddNewTaskToReadyList+0xdc>)
 8004544:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004548:	601a      	str	r2, [r3, #0]
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004552:	bf00      	nop
 8004554:	3708      	adds	r7, #8
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	20000fa4 	.word	0x20000fa4
 8004560:	20000ad0 	.word	0x20000ad0
 8004564:	20000fb0 	.word	0x20000fb0
 8004568:	20000fc0 	.word	0x20000fc0
 800456c:	20000fac 	.word	0x20000fac
 8004570:	20000ad4 	.word	0x20000ad4
 8004574:	e000ed04 	.word	0xe000ed04

08004578 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004580:	2300      	movs	r3, #0
 8004582:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d018      	beq.n	80045bc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800458a:	4b14      	ldr	r3, [pc, #80]	@ (80045dc <vTaskDelay+0x64>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00b      	beq.n	80045aa <vTaskDelay+0x32>
	__asm volatile
 8004592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004596:	f383 8811 	msr	BASEPRI, r3
 800459a:	f3bf 8f6f 	isb	sy
 800459e:	f3bf 8f4f 	dsb	sy
 80045a2:	60bb      	str	r3, [r7, #8]
}
 80045a4:	bf00      	nop
 80045a6:	bf00      	nop
 80045a8:	e7fd      	b.n	80045a6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80045aa:	f000 f88b 	bl	80046c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80045ae:	2100      	movs	r1, #0
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 fd09 	bl	8004fc8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80045b6:	f000 f893 	bl	80046e0 <xTaskResumeAll>
 80045ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d107      	bne.n	80045d2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80045c2:	4b07      	ldr	r3, [pc, #28]	@ (80045e0 <vTaskDelay+0x68>)
 80045c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	f3bf 8f4f 	dsb	sy
 80045ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80045d2:	bf00      	nop
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	20000fcc 	.word	0x20000fcc
 80045e0:	e000ed04 	.word	0xe000ed04

080045e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b08a      	sub	sp, #40	@ 0x28
 80045e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80045ea:	2300      	movs	r3, #0
 80045ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80045ee:	2300      	movs	r3, #0
 80045f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80045f2:	463a      	mov	r2, r7
 80045f4:	1d39      	adds	r1, r7, #4
 80045f6:	f107 0308 	add.w	r3, r7, #8
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7ff f81c 	bl	8003638 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004600:	6839      	ldr	r1, [r7, #0]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	9202      	str	r2, [sp, #8]
 8004608:	9301      	str	r3, [sp, #4]
 800460a:	2300      	movs	r3, #0
 800460c:	9300      	str	r3, [sp, #0]
 800460e:	2300      	movs	r3, #0
 8004610:	460a      	mov	r2, r1
 8004612:	4924      	ldr	r1, [pc, #144]	@ (80046a4 <vTaskStartScheduler+0xc0>)
 8004614:	4824      	ldr	r0, [pc, #144]	@ (80046a8 <vTaskStartScheduler+0xc4>)
 8004616:	f7ff fdf1 	bl	80041fc <xTaskCreateStatic>
 800461a:	4603      	mov	r3, r0
 800461c:	4a23      	ldr	r2, [pc, #140]	@ (80046ac <vTaskStartScheduler+0xc8>)
 800461e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004620:	4b22      	ldr	r3, [pc, #136]	@ (80046ac <vTaskStartScheduler+0xc8>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d002      	beq.n	800462e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004628:	2301      	movs	r3, #1
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	e001      	b.n	8004632 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800462e:	2300      	movs	r3, #0
 8004630:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d102      	bne.n	800463e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004638:	f000 fd1a 	bl	8005070 <xTimerCreateTimerTask>
 800463c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d11b      	bne.n	800467c <vTaskStartScheduler+0x98>
	__asm volatile
 8004644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004648:	f383 8811 	msr	BASEPRI, r3
 800464c:	f3bf 8f6f 	isb	sy
 8004650:	f3bf 8f4f 	dsb	sy
 8004654:	613b      	str	r3, [r7, #16]
}
 8004656:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004658:	4b15      	ldr	r3, [pc, #84]	@ (80046b0 <vTaskStartScheduler+0xcc>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	3354      	adds	r3, #84	@ 0x54
 800465e:	4a15      	ldr	r2, [pc, #84]	@ (80046b4 <vTaskStartScheduler+0xd0>)
 8004660:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004662:	4b15      	ldr	r3, [pc, #84]	@ (80046b8 <vTaskStartScheduler+0xd4>)
 8004664:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004668:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800466a:	4b14      	ldr	r3, [pc, #80]	@ (80046bc <vTaskStartScheduler+0xd8>)
 800466c:	2201      	movs	r2, #1
 800466e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004670:	4b13      	ldr	r3, [pc, #76]	@ (80046c0 <vTaskStartScheduler+0xdc>)
 8004672:	2200      	movs	r2, #0
 8004674:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004676:	f001 f8e3 	bl	8005840 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800467a:	e00f      	b.n	800469c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004682:	d10b      	bne.n	800469c <vTaskStartScheduler+0xb8>
	__asm volatile
 8004684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004688:	f383 8811 	msr	BASEPRI, r3
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	f3bf 8f4f 	dsb	sy
 8004694:	60fb      	str	r3, [r7, #12]
}
 8004696:	bf00      	nop
 8004698:	bf00      	nop
 800469a:	e7fd      	b.n	8004698 <vTaskStartScheduler+0xb4>
}
 800469c:	bf00      	nop
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	08006914 	.word	0x08006914
 80046a8:	08004cf5 	.word	0x08004cf5
 80046ac:	20000fc8 	.word	0x20000fc8
 80046b0:	20000ad0 	.word	0x20000ad0
 80046b4:	20000010 	.word	0x20000010
 80046b8:	20000fc4 	.word	0x20000fc4
 80046bc:	20000fb0 	.word	0x20000fb0
 80046c0:	20000fa8 	.word	0x20000fa8

080046c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80046c8:	4b04      	ldr	r3, [pc, #16]	@ (80046dc <vTaskSuspendAll+0x18>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3301      	adds	r3, #1
 80046ce:	4a03      	ldr	r2, [pc, #12]	@ (80046dc <vTaskSuspendAll+0x18>)
 80046d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80046d2:	bf00      	nop
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr
 80046dc:	20000fcc 	.word	0x20000fcc

080046e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80046e6:	2300      	movs	r3, #0
 80046e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80046ea:	2300      	movs	r3, #0
 80046ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80046ee:	4b42      	ldr	r3, [pc, #264]	@ (80047f8 <xTaskResumeAll+0x118>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10b      	bne.n	800470e <xTaskResumeAll+0x2e>
	__asm volatile
 80046f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046fa:	f383 8811 	msr	BASEPRI, r3
 80046fe:	f3bf 8f6f 	isb	sy
 8004702:	f3bf 8f4f 	dsb	sy
 8004706:	603b      	str	r3, [r7, #0]
}
 8004708:	bf00      	nop
 800470a:	bf00      	nop
 800470c:	e7fd      	b.n	800470a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800470e:	f001 f93b 	bl	8005988 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004712:	4b39      	ldr	r3, [pc, #228]	@ (80047f8 <xTaskResumeAll+0x118>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	3b01      	subs	r3, #1
 8004718:	4a37      	ldr	r2, [pc, #220]	@ (80047f8 <xTaskResumeAll+0x118>)
 800471a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800471c:	4b36      	ldr	r3, [pc, #216]	@ (80047f8 <xTaskResumeAll+0x118>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d162      	bne.n	80047ea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004724:	4b35      	ldr	r3, [pc, #212]	@ (80047fc <xTaskResumeAll+0x11c>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d05e      	beq.n	80047ea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800472c:	e02f      	b.n	800478e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800472e:	4b34      	ldr	r3, [pc, #208]	@ (8004800 <xTaskResumeAll+0x120>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	3318      	adds	r3, #24
 800473a:	4618      	mov	r0, r3
 800473c:	f7ff f83a 	bl	80037b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	3304      	adds	r3, #4
 8004744:	4618      	mov	r0, r3
 8004746:	f7ff f835 	bl	80037b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800474e:	4b2d      	ldr	r3, [pc, #180]	@ (8004804 <xTaskResumeAll+0x124>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	429a      	cmp	r2, r3
 8004754:	d903      	bls.n	800475e <xTaskResumeAll+0x7e>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475a:	4a2a      	ldr	r2, [pc, #168]	@ (8004804 <xTaskResumeAll+0x124>)
 800475c:	6013      	str	r3, [r2, #0]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004762:	4613      	mov	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4413      	add	r3, r2
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	4a27      	ldr	r2, [pc, #156]	@ (8004808 <xTaskResumeAll+0x128>)
 800476c:	441a      	add	r2, r3
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	3304      	adds	r3, #4
 8004772:	4619      	mov	r1, r3
 8004774:	4610      	mov	r0, r2
 8004776:	f7fe ffc0 	bl	80036fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800477e:	4b23      	ldr	r3, [pc, #140]	@ (800480c <xTaskResumeAll+0x12c>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004784:	429a      	cmp	r2, r3
 8004786:	d302      	bcc.n	800478e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004788:	4b21      	ldr	r3, [pc, #132]	@ (8004810 <xTaskResumeAll+0x130>)
 800478a:	2201      	movs	r2, #1
 800478c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800478e:	4b1c      	ldr	r3, [pc, #112]	@ (8004800 <xTaskResumeAll+0x120>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1cb      	bne.n	800472e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800479c:	f000 fb66 	bl	8004e6c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80047a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004814 <xTaskResumeAll+0x134>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d010      	beq.n	80047ce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80047ac:	f000 f846 	bl	800483c <xTaskIncrementTick>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80047b6:	4b16      	ldr	r3, [pc, #88]	@ (8004810 <xTaskResumeAll+0x130>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	3b01      	subs	r3, #1
 80047c0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1f1      	bne.n	80047ac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80047c8:	4b12      	ldr	r3, [pc, #72]	@ (8004814 <xTaskResumeAll+0x134>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80047ce:	4b10      	ldr	r3, [pc, #64]	@ (8004810 <xTaskResumeAll+0x130>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d009      	beq.n	80047ea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80047d6:	2301      	movs	r3, #1
 80047d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80047da:	4b0f      	ldr	r3, [pc, #60]	@ (8004818 <xTaskResumeAll+0x138>)
 80047dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	f3bf 8f4f 	dsb	sy
 80047e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80047ea:	f001 f8ff 	bl	80059ec <vPortExitCritical>

	return xAlreadyYielded;
 80047ee:	68bb      	ldr	r3, [r7, #8]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	20000fcc 	.word	0x20000fcc
 80047fc:	20000fa4 	.word	0x20000fa4
 8004800:	20000f64 	.word	0x20000f64
 8004804:	20000fac 	.word	0x20000fac
 8004808:	20000ad4 	.word	0x20000ad4
 800480c:	20000ad0 	.word	0x20000ad0
 8004810:	20000fb8 	.word	0x20000fb8
 8004814:	20000fb4 	.word	0x20000fb4
 8004818:	e000ed04 	.word	0xe000ed04

0800481c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004822:	4b05      	ldr	r3, [pc, #20]	@ (8004838 <xTaskGetTickCount+0x1c>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004828:	687b      	ldr	r3, [r7, #4]
}
 800482a:	4618      	mov	r0, r3
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	20000fa8 	.word	0x20000fa8

0800483c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004842:	2300      	movs	r3, #0
 8004844:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004846:	4b4f      	ldr	r3, [pc, #316]	@ (8004984 <xTaskIncrementTick+0x148>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	f040 8090 	bne.w	8004970 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004850:	4b4d      	ldr	r3, [pc, #308]	@ (8004988 <xTaskIncrementTick+0x14c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	3301      	adds	r3, #1
 8004856:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004858:	4a4b      	ldr	r2, [pc, #300]	@ (8004988 <xTaskIncrementTick+0x14c>)
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d121      	bne.n	80048a8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004864:	4b49      	ldr	r3, [pc, #292]	@ (800498c <xTaskIncrementTick+0x150>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00b      	beq.n	8004886 <xTaskIncrementTick+0x4a>
	__asm volatile
 800486e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004872:	f383 8811 	msr	BASEPRI, r3
 8004876:	f3bf 8f6f 	isb	sy
 800487a:	f3bf 8f4f 	dsb	sy
 800487e:	603b      	str	r3, [r7, #0]
}
 8004880:	bf00      	nop
 8004882:	bf00      	nop
 8004884:	e7fd      	b.n	8004882 <xTaskIncrementTick+0x46>
 8004886:	4b41      	ldr	r3, [pc, #260]	@ (800498c <xTaskIncrementTick+0x150>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	60fb      	str	r3, [r7, #12]
 800488c:	4b40      	ldr	r3, [pc, #256]	@ (8004990 <xTaskIncrementTick+0x154>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a3e      	ldr	r2, [pc, #248]	@ (800498c <xTaskIncrementTick+0x150>)
 8004892:	6013      	str	r3, [r2, #0]
 8004894:	4a3e      	ldr	r2, [pc, #248]	@ (8004990 <xTaskIncrementTick+0x154>)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6013      	str	r3, [r2, #0]
 800489a:	4b3e      	ldr	r3, [pc, #248]	@ (8004994 <xTaskIncrementTick+0x158>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3301      	adds	r3, #1
 80048a0:	4a3c      	ldr	r2, [pc, #240]	@ (8004994 <xTaskIncrementTick+0x158>)
 80048a2:	6013      	str	r3, [r2, #0]
 80048a4:	f000 fae2 	bl	8004e6c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80048a8:	4b3b      	ldr	r3, [pc, #236]	@ (8004998 <xTaskIncrementTick+0x15c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d349      	bcc.n	8004946 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048b2:	4b36      	ldr	r3, [pc, #216]	@ (800498c <xTaskIncrementTick+0x150>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d104      	bne.n	80048c6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048bc:	4b36      	ldr	r3, [pc, #216]	@ (8004998 <xTaskIncrementTick+0x15c>)
 80048be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80048c2:	601a      	str	r2, [r3, #0]
					break;
 80048c4:	e03f      	b.n	8004946 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048c6:	4b31      	ldr	r3, [pc, #196]	@ (800498c <xTaskIncrementTick+0x150>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	429a      	cmp	r2, r3
 80048dc:	d203      	bcs.n	80048e6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80048de:	4a2e      	ldr	r2, [pc, #184]	@ (8004998 <xTaskIncrementTick+0x15c>)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80048e4:	e02f      	b.n	8004946 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	3304      	adds	r3, #4
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fe ff62 	bl	80037b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d004      	beq.n	8004902 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	3318      	adds	r3, #24
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7fe ff59 	bl	80037b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004906:	4b25      	ldr	r3, [pc, #148]	@ (800499c <xTaskIncrementTick+0x160>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	429a      	cmp	r2, r3
 800490c:	d903      	bls.n	8004916 <xTaskIncrementTick+0xda>
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004912:	4a22      	ldr	r2, [pc, #136]	@ (800499c <xTaskIncrementTick+0x160>)
 8004914:	6013      	str	r3, [r2, #0]
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800491a:	4613      	mov	r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	4413      	add	r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4a1f      	ldr	r2, [pc, #124]	@ (80049a0 <xTaskIncrementTick+0x164>)
 8004924:	441a      	add	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	3304      	adds	r3, #4
 800492a:	4619      	mov	r1, r3
 800492c:	4610      	mov	r0, r2
 800492e:	f7fe fee4 	bl	80036fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004936:	4b1b      	ldr	r3, [pc, #108]	@ (80049a4 <xTaskIncrementTick+0x168>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493c:	429a      	cmp	r2, r3
 800493e:	d3b8      	bcc.n	80048b2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004940:	2301      	movs	r3, #1
 8004942:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004944:	e7b5      	b.n	80048b2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004946:	4b17      	ldr	r3, [pc, #92]	@ (80049a4 <xTaskIncrementTick+0x168>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800494c:	4914      	ldr	r1, [pc, #80]	@ (80049a0 <xTaskIncrementTick+0x164>)
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d901      	bls.n	8004962 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800495e:	2301      	movs	r3, #1
 8004960:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004962:	4b11      	ldr	r3, [pc, #68]	@ (80049a8 <xTaskIncrementTick+0x16c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d007      	beq.n	800497a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800496a:	2301      	movs	r3, #1
 800496c:	617b      	str	r3, [r7, #20]
 800496e:	e004      	b.n	800497a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004970:	4b0e      	ldr	r3, [pc, #56]	@ (80049ac <xTaskIncrementTick+0x170>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	3301      	adds	r3, #1
 8004976:	4a0d      	ldr	r2, [pc, #52]	@ (80049ac <xTaskIncrementTick+0x170>)
 8004978:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800497a:	697b      	ldr	r3, [r7, #20]
}
 800497c:	4618      	mov	r0, r3
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	20000fcc 	.word	0x20000fcc
 8004988:	20000fa8 	.word	0x20000fa8
 800498c:	20000f5c 	.word	0x20000f5c
 8004990:	20000f60 	.word	0x20000f60
 8004994:	20000fbc 	.word	0x20000fbc
 8004998:	20000fc4 	.word	0x20000fc4
 800499c:	20000fac 	.word	0x20000fac
 80049a0:	20000ad4 	.word	0x20000ad4
 80049a4:	20000ad0 	.word	0x20000ad0
 80049a8:	20000fb8 	.word	0x20000fb8
 80049ac:	20000fb4 	.word	0x20000fb4

080049b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80049b6:	4b2b      	ldr	r3, [pc, #172]	@ (8004a64 <vTaskSwitchContext+0xb4>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80049be:	4b2a      	ldr	r3, [pc, #168]	@ (8004a68 <vTaskSwitchContext+0xb8>)
 80049c0:	2201      	movs	r2, #1
 80049c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80049c4:	e047      	b.n	8004a56 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80049c6:	4b28      	ldr	r3, [pc, #160]	@ (8004a68 <vTaskSwitchContext+0xb8>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049cc:	4b27      	ldr	r3, [pc, #156]	@ (8004a6c <vTaskSwitchContext+0xbc>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	60fb      	str	r3, [r7, #12]
 80049d2:	e011      	b.n	80049f8 <vTaskSwitchContext+0x48>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10b      	bne.n	80049f2 <vTaskSwitchContext+0x42>
	__asm volatile
 80049da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049de:	f383 8811 	msr	BASEPRI, r3
 80049e2:	f3bf 8f6f 	isb	sy
 80049e6:	f3bf 8f4f 	dsb	sy
 80049ea:	607b      	str	r3, [r7, #4]
}
 80049ec:	bf00      	nop
 80049ee:	bf00      	nop
 80049f0:	e7fd      	b.n	80049ee <vTaskSwitchContext+0x3e>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	3b01      	subs	r3, #1
 80049f6:	60fb      	str	r3, [r7, #12]
 80049f8:	491d      	ldr	r1, [pc, #116]	@ (8004a70 <vTaskSwitchContext+0xc0>)
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	4613      	mov	r3, r2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	440b      	add	r3, r1
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d0e3      	beq.n	80049d4 <vTaskSwitchContext+0x24>
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	4413      	add	r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4a16      	ldr	r2, [pc, #88]	@ (8004a70 <vTaskSwitchContext+0xc0>)
 8004a18:	4413      	add	r3, r2
 8004a1a:	60bb      	str	r3, [r7, #8]
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	605a      	str	r2, [r3, #4]
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	3308      	adds	r3, #8
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d104      	bne.n	8004a3c <vTaskSwitchContext+0x8c>
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	605a      	str	r2, [r3, #4]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	4a0c      	ldr	r2, [pc, #48]	@ (8004a74 <vTaskSwitchContext+0xc4>)
 8004a44:	6013      	str	r3, [r2, #0]
 8004a46:	4a09      	ldr	r2, [pc, #36]	@ (8004a6c <vTaskSwitchContext+0xbc>)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a4c:	4b09      	ldr	r3, [pc, #36]	@ (8004a74 <vTaskSwitchContext+0xc4>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	3354      	adds	r3, #84	@ 0x54
 8004a52:	4a09      	ldr	r2, [pc, #36]	@ (8004a78 <vTaskSwitchContext+0xc8>)
 8004a54:	6013      	str	r3, [r2, #0]
}
 8004a56:	bf00      	nop
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	20000fcc 	.word	0x20000fcc
 8004a68:	20000fb8 	.word	0x20000fb8
 8004a6c:	20000fac 	.word	0x20000fac
 8004a70:	20000ad4 	.word	0x20000ad4
 8004a74:	20000ad0 	.word	0x20000ad0
 8004a78:	20000010 	.word	0x20000010

08004a7c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d10b      	bne.n	8004aa4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a90:	f383 8811 	msr	BASEPRI, r3
 8004a94:	f3bf 8f6f 	isb	sy
 8004a98:	f3bf 8f4f 	dsb	sy
 8004a9c:	60fb      	str	r3, [r7, #12]
}
 8004a9e:	bf00      	nop
 8004aa0:	bf00      	nop
 8004aa2:	e7fd      	b.n	8004aa0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004aa4:	4b07      	ldr	r3, [pc, #28]	@ (8004ac4 <vTaskPlaceOnEventList+0x48>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	3318      	adds	r3, #24
 8004aaa:	4619      	mov	r1, r3
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7fe fe48 	bl	8003742 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ab2:	2101      	movs	r1, #1
 8004ab4:	6838      	ldr	r0, [r7, #0]
 8004ab6:	f000 fa87 	bl	8004fc8 <prvAddCurrentTaskToDelayedList>
}
 8004aba:	bf00      	nop
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	20000ad0 	.word	0x20000ad0

08004ac8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10b      	bne.n	8004af2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ade:	f383 8811 	msr	BASEPRI, r3
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	617b      	str	r3, [r7, #20]
}
 8004aec:	bf00      	nop
 8004aee:	bf00      	nop
 8004af0:	e7fd      	b.n	8004aee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004af2:	4b0a      	ldr	r3, [pc, #40]	@ (8004b1c <vTaskPlaceOnEventListRestricted+0x54>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	3318      	adds	r3, #24
 8004af8:	4619      	mov	r1, r3
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f7fe fdfd 	bl	80036fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004b06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b0a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	68b8      	ldr	r0, [r7, #8]
 8004b10:	f000 fa5a 	bl	8004fc8 <prvAddCurrentTaskToDelayedList>
	}
 8004b14:	bf00      	nop
 8004b16:	3718      	adds	r7, #24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	20000ad0 	.word	0x20000ad0

08004b20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10b      	bne.n	8004b4e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b3a:	f383 8811 	msr	BASEPRI, r3
 8004b3e:	f3bf 8f6f 	isb	sy
 8004b42:	f3bf 8f4f 	dsb	sy
 8004b46:	60fb      	str	r3, [r7, #12]
}
 8004b48:	bf00      	nop
 8004b4a:	bf00      	nop
 8004b4c:	e7fd      	b.n	8004b4a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	3318      	adds	r3, #24
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fe fe2e 	bl	80037b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b58:	4b1d      	ldr	r3, [pc, #116]	@ (8004bd0 <xTaskRemoveFromEventList+0xb0>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d11d      	bne.n	8004b9c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	3304      	adds	r3, #4
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7fe fe25 	bl	80037b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b6e:	4b19      	ldr	r3, [pc, #100]	@ (8004bd4 <xTaskRemoveFromEventList+0xb4>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d903      	bls.n	8004b7e <xTaskRemoveFromEventList+0x5e>
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b7a:	4a16      	ldr	r2, [pc, #88]	@ (8004bd4 <xTaskRemoveFromEventList+0xb4>)
 8004b7c:	6013      	str	r3, [r2, #0]
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b82:	4613      	mov	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	4413      	add	r3, r2
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4a13      	ldr	r2, [pc, #76]	@ (8004bd8 <xTaskRemoveFromEventList+0xb8>)
 8004b8c:	441a      	add	r2, r3
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	3304      	adds	r3, #4
 8004b92:	4619      	mov	r1, r3
 8004b94:	4610      	mov	r0, r2
 8004b96:	f7fe fdb0 	bl	80036fa <vListInsertEnd>
 8004b9a:	e005      	b.n	8004ba8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	3318      	adds	r3, #24
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	480e      	ldr	r0, [pc, #56]	@ (8004bdc <xTaskRemoveFromEventList+0xbc>)
 8004ba4:	f7fe fda9 	bl	80036fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bac:	4b0c      	ldr	r3, [pc, #48]	@ (8004be0 <xTaskRemoveFromEventList+0xc0>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d905      	bls.n	8004bc2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004bba:	4b0a      	ldr	r3, [pc, #40]	@ (8004be4 <xTaskRemoveFromEventList+0xc4>)
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	601a      	str	r2, [r3, #0]
 8004bc0:	e001      	b.n	8004bc6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004bc6:	697b      	ldr	r3, [r7, #20]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3718      	adds	r7, #24
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	20000fcc 	.word	0x20000fcc
 8004bd4:	20000fac 	.word	0x20000fac
 8004bd8:	20000ad4 	.word	0x20000ad4
 8004bdc:	20000f64 	.word	0x20000f64
 8004be0:	20000ad0 	.word	0x20000ad0
 8004be4:	20000fb8 	.word	0x20000fb8

08004be8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004bf0:	4b06      	ldr	r3, [pc, #24]	@ (8004c0c <vTaskInternalSetTimeOutState+0x24>)
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004bf8:	4b05      	ldr	r3, [pc, #20]	@ (8004c10 <vTaskInternalSetTimeOutState+0x28>)
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	605a      	str	r2, [r3, #4]
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr
 8004c0c:	20000fbc 	.word	0x20000fbc
 8004c10:	20000fa8 	.word	0x20000fa8

08004c14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b088      	sub	sp, #32
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d10b      	bne.n	8004c3c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c28:	f383 8811 	msr	BASEPRI, r3
 8004c2c:	f3bf 8f6f 	isb	sy
 8004c30:	f3bf 8f4f 	dsb	sy
 8004c34:	613b      	str	r3, [r7, #16]
}
 8004c36:	bf00      	nop
 8004c38:	bf00      	nop
 8004c3a:	e7fd      	b.n	8004c38 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10b      	bne.n	8004c5a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c46:	f383 8811 	msr	BASEPRI, r3
 8004c4a:	f3bf 8f6f 	isb	sy
 8004c4e:	f3bf 8f4f 	dsb	sy
 8004c52:	60fb      	str	r3, [r7, #12]
}
 8004c54:	bf00      	nop
 8004c56:	bf00      	nop
 8004c58:	e7fd      	b.n	8004c56 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004c5a:	f000 fe95 	bl	8005988 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004c5e:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd4 <xTaskCheckForTimeOut+0xc0>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c76:	d102      	bne.n	8004c7e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61fb      	str	r3, [r7, #28]
 8004c7c:	e023      	b.n	8004cc6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	4b15      	ldr	r3, [pc, #84]	@ (8004cd8 <xTaskCheckForTimeOut+0xc4>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d007      	beq.n	8004c9a <xTaskCheckForTimeOut+0x86>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d302      	bcc.n	8004c9a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004c94:	2301      	movs	r3, #1
 8004c96:	61fb      	str	r3, [r7, #28]
 8004c98:	e015      	b.n	8004cc6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d20b      	bcs.n	8004cbc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	1ad2      	subs	r2, r2, r3
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f7ff ff99 	bl	8004be8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	61fb      	str	r3, [r7, #28]
 8004cba:	e004      	b.n	8004cc6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004cc6:	f000 fe91 	bl	80059ec <vPortExitCritical>

	return xReturn;
 8004cca:	69fb      	ldr	r3, [r7, #28]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3720      	adds	r7, #32
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	20000fa8 	.word	0x20000fa8
 8004cd8:	20000fbc 	.word	0x20000fbc

08004cdc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004ce0:	4b03      	ldr	r3, [pc, #12]	@ (8004cf0 <vTaskMissedYield+0x14>)
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	601a      	str	r2, [r3, #0]
}
 8004ce6:	bf00      	nop
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	20000fb8 	.word	0x20000fb8

08004cf4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004cfc:	f000 f852 	bl	8004da4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004d00:	4b06      	ldr	r3, [pc, #24]	@ (8004d1c <prvIdleTask+0x28>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d9f9      	bls.n	8004cfc <prvIdleTask+0x8>
			{
				taskYIELD();
 8004d08:	4b05      	ldr	r3, [pc, #20]	@ (8004d20 <prvIdleTask+0x2c>)
 8004d0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d0e:	601a      	str	r2, [r3, #0]
 8004d10:	f3bf 8f4f 	dsb	sy
 8004d14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004d18:	e7f0      	b.n	8004cfc <prvIdleTask+0x8>
 8004d1a:	bf00      	nop
 8004d1c:	20000ad4 	.word	0x20000ad4
 8004d20:	e000ed04 	.word	0xe000ed04

08004d24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	607b      	str	r3, [r7, #4]
 8004d2e:	e00c      	b.n	8004d4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	4613      	mov	r3, r2
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	4413      	add	r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	4a12      	ldr	r2, [pc, #72]	@ (8004d84 <prvInitialiseTaskLists+0x60>)
 8004d3c:	4413      	add	r3, r2
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7fe fcae 	bl	80036a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	3301      	adds	r3, #1
 8004d48:	607b      	str	r3, [r7, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b37      	cmp	r3, #55	@ 0x37
 8004d4e:	d9ef      	bls.n	8004d30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004d50:	480d      	ldr	r0, [pc, #52]	@ (8004d88 <prvInitialiseTaskLists+0x64>)
 8004d52:	f7fe fca5 	bl	80036a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004d56:	480d      	ldr	r0, [pc, #52]	@ (8004d8c <prvInitialiseTaskLists+0x68>)
 8004d58:	f7fe fca2 	bl	80036a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004d5c:	480c      	ldr	r0, [pc, #48]	@ (8004d90 <prvInitialiseTaskLists+0x6c>)
 8004d5e:	f7fe fc9f 	bl	80036a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004d62:	480c      	ldr	r0, [pc, #48]	@ (8004d94 <prvInitialiseTaskLists+0x70>)
 8004d64:	f7fe fc9c 	bl	80036a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004d68:	480b      	ldr	r0, [pc, #44]	@ (8004d98 <prvInitialiseTaskLists+0x74>)
 8004d6a:	f7fe fc99 	bl	80036a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004d9c <prvInitialiseTaskLists+0x78>)
 8004d70:	4a05      	ldr	r2, [pc, #20]	@ (8004d88 <prvInitialiseTaskLists+0x64>)
 8004d72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004d74:	4b0a      	ldr	r3, [pc, #40]	@ (8004da0 <prvInitialiseTaskLists+0x7c>)
 8004d76:	4a05      	ldr	r2, [pc, #20]	@ (8004d8c <prvInitialiseTaskLists+0x68>)
 8004d78:	601a      	str	r2, [r3, #0]
}
 8004d7a:	bf00      	nop
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	20000ad4 	.word	0x20000ad4
 8004d88:	20000f34 	.word	0x20000f34
 8004d8c:	20000f48 	.word	0x20000f48
 8004d90:	20000f64 	.word	0x20000f64
 8004d94:	20000f78 	.word	0x20000f78
 8004d98:	20000f90 	.word	0x20000f90
 8004d9c:	20000f5c 	.word	0x20000f5c
 8004da0:	20000f60 	.word	0x20000f60

08004da4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004daa:	e019      	b.n	8004de0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004dac:	f000 fdec 	bl	8005988 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004db0:	4b10      	ldr	r3, [pc, #64]	@ (8004df4 <prvCheckTasksWaitingTermination+0x50>)
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	3304      	adds	r3, #4
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7fe fcf9 	bl	80037b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8004df8 <prvCheckTasksWaitingTermination+0x54>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	4a0b      	ldr	r2, [pc, #44]	@ (8004df8 <prvCheckTasksWaitingTermination+0x54>)
 8004dca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8004dfc <prvCheckTasksWaitingTermination+0x58>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8004dfc <prvCheckTasksWaitingTermination+0x58>)
 8004dd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004dd6:	f000 fe09 	bl	80059ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 f810 	bl	8004e00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004de0:	4b06      	ldr	r3, [pc, #24]	@ (8004dfc <prvCheckTasksWaitingTermination+0x58>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d1e1      	bne.n	8004dac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004de8:	bf00      	nop
 8004dea:	bf00      	nop
 8004dec:	3708      	adds	r7, #8
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	20000f78 	.word	0x20000f78
 8004df8:	20000fa4 	.word	0x20000fa4
 8004dfc:	20000f8c 	.word	0x20000f8c

08004e00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	3354      	adds	r3, #84	@ 0x54
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f001 fcb9 	bl	8006784 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d108      	bne.n	8004e2e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e20:	4618      	mov	r0, r3
 8004e22:	f000 ffa1 	bl	8005d68 <vPortFree>
				vPortFree( pxTCB );
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 ff9e 	bl	8005d68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004e2c:	e019      	b.n	8004e62 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d103      	bne.n	8004e40 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 ff95 	bl	8005d68 <vPortFree>
	}
 8004e3e:	e010      	b.n	8004e62 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d00b      	beq.n	8004e62 <prvDeleteTCB+0x62>
	__asm volatile
 8004e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e4e:	f383 8811 	msr	BASEPRI, r3
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	f3bf 8f4f 	dsb	sy
 8004e5a:	60fb      	str	r3, [r7, #12]
}
 8004e5c:	bf00      	nop
 8004e5e:	bf00      	nop
 8004e60:	e7fd      	b.n	8004e5e <prvDeleteTCB+0x5e>
	}
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
	...

08004e6c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e72:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea4 <prvResetNextTaskUnblockTime+0x38>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d104      	bne.n	8004e86 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea8 <prvResetNextTaskUnblockTime+0x3c>)
 8004e7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e82:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004e84:	e008      	b.n	8004e98 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e86:	4b07      	ldr	r3, [pc, #28]	@ (8004ea4 <prvResetNextTaskUnblockTime+0x38>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	4a04      	ldr	r2, [pc, #16]	@ (8004ea8 <prvResetNextTaskUnblockTime+0x3c>)
 8004e96:	6013      	str	r3, [r2, #0]
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr
 8004ea4:	20000f5c 	.word	0x20000f5c
 8004ea8:	20000fc4 	.word	0x20000fc4

08004eac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee0 <xTaskGetSchedulerState+0x34>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d102      	bne.n	8004ec0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	607b      	str	r3, [r7, #4]
 8004ebe:	e008      	b.n	8004ed2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ec0:	4b08      	ldr	r3, [pc, #32]	@ (8004ee4 <xTaskGetSchedulerState+0x38>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d102      	bne.n	8004ece <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004ec8:	2302      	movs	r3, #2
 8004eca:	607b      	str	r3, [r7, #4]
 8004ecc:	e001      	b.n	8004ed2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004ed2:	687b      	ldr	r3, [r7, #4]
	}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr
 8004ee0:	20000fb0 	.word	0x20000fb0
 8004ee4:	20000fcc 	.word	0x20000fcc

08004ee8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d058      	beq.n	8004fb0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004efe:	4b2f      	ldr	r3, [pc, #188]	@ (8004fbc <xTaskPriorityDisinherit+0xd4>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d00b      	beq.n	8004f20 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	60fb      	str	r3, [r7, #12]
}
 8004f1a:	bf00      	nop
 8004f1c:	bf00      	nop
 8004f1e:	e7fd      	b.n	8004f1c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10b      	bne.n	8004f40 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2c:	f383 8811 	msr	BASEPRI, r3
 8004f30:	f3bf 8f6f 	isb	sy
 8004f34:	f3bf 8f4f 	dsb	sy
 8004f38:	60bb      	str	r3, [r7, #8]
}
 8004f3a:	bf00      	nop
 8004f3c:	bf00      	nop
 8004f3e:	e7fd      	b.n	8004f3c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f44:	1e5a      	subs	r2, r3, #1
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d02c      	beq.n	8004fb0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d128      	bne.n	8004fb0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	3304      	adds	r3, #4
 8004f62:	4618      	mov	r0, r3
 8004f64:	f7fe fc26 	bl	80037b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f74:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f80:	4b0f      	ldr	r3, [pc, #60]	@ (8004fc0 <xTaskPriorityDisinherit+0xd8>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d903      	bls.n	8004f90 <xTaskPriorityDisinherit+0xa8>
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8004fc0 <xTaskPriorityDisinherit+0xd8>)
 8004f8e:	6013      	str	r3, [r2, #0]
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f94:	4613      	mov	r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	4413      	add	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	4a09      	ldr	r2, [pc, #36]	@ (8004fc4 <xTaskPriorityDisinherit+0xdc>)
 8004f9e:	441a      	add	r2, r3
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	f7fe fba7 	bl	80036fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004fac:	2301      	movs	r3, #1
 8004fae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004fb0:	697b      	ldr	r3, [r7, #20]
	}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3718      	adds	r7, #24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000ad0 	.word	0x20000ad0
 8004fc0:	20000fac 	.word	0x20000fac
 8004fc4:	20000ad4 	.word	0x20000ad4

08004fc8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004fd2:	4b21      	ldr	r3, [pc, #132]	@ (8005058 <prvAddCurrentTaskToDelayedList+0x90>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fd8:	4b20      	ldr	r3, [pc, #128]	@ (800505c <prvAddCurrentTaskToDelayedList+0x94>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	3304      	adds	r3, #4
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7fe fbe8 	bl	80037b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fea:	d10a      	bne.n	8005002 <prvAddCurrentTaskToDelayedList+0x3a>
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d007      	beq.n	8005002 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ff2:	4b1a      	ldr	r3, [pc, #104]	@ (800505c <prvAddCurrentTaskToDelayedList+0x94>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	3304      	adds	r3, #4
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	4819      	ldr	r0, [pc, #100]	@ (8005060 <prvAddCurrentTaskToDelayedList+0x98>)
 8004ffc:	f7fe fb7d 	bl	80036fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005000:	e026      	b.n	8005050 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4413      	add	r3, r2
 8005008:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800500a:	4b14      	ldr	r3, [pc, #80]	@ (800505c <prvAddCurrentTaskToDelayedList+0x94>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68ba      	ldr	r2, [r7, #8]
 8005010:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	429a      	cmp	r2, r3
 8005018:	d209      	bcs.n	800502e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800501a:	4b12      	ldr	r3, [pc, #72]	@ (8005064 <prvAddCurrentTaskToDelayedList+0x9c>)
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	4b0f      	ldr	r3, [pc, #60]	@ (800505c <prvAddCurrentTaskToDelayedList+0x94>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	3304      	adds	r3, #4
 8005024:	4619      	mov	r1, r3
 8005026:	4610      	mov	r0, r2
 8005028:	f7fe fb8b 	bl	8003742 <vListInsert>
}
 800502c:	e010      	b.n	8005050 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800502e:	4b0e      	ldr	r3, [pc, #56]	@ (8005068 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	4b0a      	ldr	r3, [pc, #40]	@ (800505c <prvAddCurrentTaskToDelayedList+0x94>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3304      	adds	r3, #4
 8005038:	4619      	mov	r1, r3
 800503a:	4610      	mov	r0, r2
 800503c:	f7fe fb81 	bl	8003742 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005040:	4b0a      	ldr	r3, [pc, #40]	@ (800506c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68ba      	ldr	r2, [r7, #8]
 8005046:	429a      	cmp	r2, r3
 8005048:	d202      	bcs.n	8005050 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800504a:	4a08      	ldr	r2, [pc, #32]	@ (800506c <prvAddCurrentTaskToDelayedList+0xa4>)
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	6013      	str	r3, [r2, #0]
}
 8005050:	bf00      	nop
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	20000fa8 	.word	0x20000fa8
 800505c:	20000ad0 	.word	0x20000ad0
 8005060:	20000f90 	.word	0x20000f90
 8005064:	20000f60 	.word	0x20000f60
 8005068:	20000f5c 	.word	0x20000f5c
 800506c:	20000fc4 	.word	0x20000fc4

08005070 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b08a      	sub	sp, #40	@ 0x28
 8005074:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005076:	2300      	movs	r3, #0
 8005078:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800507a:	f000 fb13 	bl	80056a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800507e:	4b1d      	ldr	r3, [pc, #116]	@ (80050f4 <xTimerCreateTimerTask+0x84>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d021      	beq.n	80050ca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800508a:	2300      	movs	r3, #0
 800508c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800508e:	1d3a      	adds	r2, r7, #4
 8005090:	f107 0108 	add.w	r1, r7, #8
 8005094:	f107 030c 	add.w	r3, r7, #12
 8005098:	4618      	mov	r0, r3
 800509a:	f7fe fae7 	bl	800366c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800509e:	6879      	ldr	r1, [r7, #4]
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	9202      	str	r2, [sp, #8]
 80050a6:	9301      	str	r3, [sp, #4]
 80050a8:	2302      	movs	r3, #2
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	2300      	movs	r3, #0
 80050ae:	460a      	mov	r2, r1
 80050b0:	4911      	ldr	r1, [pc, #68]	@ (80050f8 <xTimerCreateTimerTask+0x88>)
 80050b2:	4812      	ldr	r0, [pc, #72]	@ (80050fc <xTimerCreateTimerTask+0x8c>)
 80050b4:	f7ff f8a2 	bl	80041fc <xTaskCreateStatic>
 80050b8:	4603      	mov	r3, r0
 80050ba:	4a11      	ldr	r2, [pc, #68]	@ (8005100 <xTimerCreateTimerTask+0x90>)
 80050bc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80050be:	4b10      	ldr	r3, [pc, #64]	@ (8005100 <xTimerCreateTimerTask+0x90>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d001      	beq.n	80050ca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80050c6:	2301      	movs	r3, #1
 80050c8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d10b      	bne.n	80050e8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80050d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d4:	f383 8811 	msr	BASEPRI, r3
 80050d8:	f3bf 8f6f 	isb	sy
 80050dc:	f3bf 8f4f 	dsb	sy
 80050e0:	613b      	str	r3, [r7, #16]
}
 80050e2:	bf00      	nop
 80050e4:	bf00      	nop
 80050e6:	e7fd      	b.n	80050e4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80050e8:	697b      	ldr	r3, [r7, #20]
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3718      	adds	r7, #24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	20001000 	.word	0x20001000
 80050f8:	0800691c 	.word	0x0800691c
 80050fc:	0800523d 	.word	0x0800523d
 8005100:	20001004 	.word	0x20001004

08005104 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08a      	sub	sp, #40	@ 0x28
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005112:	2300      	movs	r3, #0
 8005114:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d10b      	bne.n	8005134 <xTimerGenericCommand+0x30>
	__asm volatile
 800511c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005120:	f383 8811 	msr	BASEPRI, r3
 8005124:	f3bf 8f6f 	isb	sy
 8005128:	f3bf 8f4f 	dsb	sy
 800512c:	623b      	str	r3, [r7, #32]
}
 800512e:	bf00      	nop
 8005130:	bf00      	nop
 8005132:	e7fd      	b.n	8005130 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005134:	4b19      	ldr	r3, [pc, #100]	@ (800519c <xTimerGenericCommand+0x98>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d02a      	beq.n	8005192 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	2b05      	cmp	r3, #5
 800514c:	dc18      	bgt.n	8005180 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800514e:	f7ff fead 	bl	8004eac <xTaskGetSchedulerState>
 8005152:	4603      	mov	r3, r0
 8005154:	2b02      	cmp	r3, #2
 8005156:	d109      	bne.n	800516c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005158:	4b10      	ldr	r3, [pc, #64]	@ (800519c <xTimerGenericCommand+0x98>)
 800515a:	6818      	ldr	r0, [r3, #0]
 800515c:	f107 0110 	add.w	r1, r7, #16
 8005160:	2300      	movs	r3, #0
 8005162:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005164:	f7fe fc5a 	bl	8003a1c <xQueueGenericSend>
 8005168:	6278      	str	r0, [r7, #36]	@ 0x24
 800516a:	e012      	b.n	8005192 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800516c:	4b0b      	ldr	r3, [pc, #44]	@ (800519c <xTimerGenericCommand+0x98>)
 800516e:	6818      	ldr	r0, [r3, #0]
 8005170:	f107 0110 	add.w	r1, r7, #16
 8005174:	2300      	movs	r3, #0
 8005176:	2200      	movs	r2, #0
 8005178:	f7fe fc50 	bl	8003a1c <xQueueGenericSend>
 800517c:	6278      	str	r0, [r7, #36]	@ 0x24
 800517e:	e008      	b.n	8005192 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005180:	4b06      	ldr	r3, [pc, #24]	@ (800519c <xTimerGenericCommand+0x98>)
 8005182:	6818      	ldr	r0, [r3, #0]
 8005184:	f107 0110 	add.w	r1, r7, #16
 8005188:	2300      	movs	r3, #0
 800518a:	683a      	ldr	r2, [r7, #0]
 800518c:	f7fe fd48 	bl	8003c20 <xQueueGenericSendFromISR>
 8005190:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005194:	4618      	mov	r0, r3
 8005196:	3728      	adds	r7, #40	@ 0x28
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	20001000 	.word	0x20001000

080051a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b088      	sub	sp, #32
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051aa:	4b23      	ldr	r3, [pc, #140]	@ (8005238 <prvProcessExpiredTimer+0x98>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	3304      	adds	r3, #4
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7fe fafb 	bl	80037b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80051c4:	f003 0304 	and.w	r3, r3, #4
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d023      	beq.n	8005214 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	699a      	ldr	r2, [r3, #24]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	18d1      	adds	r1, r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	683a      	ldr	r2, [r7, #0]
 80051d8:	6978      	ldr	r0, [r7, #20]
 80051da:	f000 f8d5 	bl	8005388 <prvInsertTimerInActiveList>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d020      	beq.n	8005226 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80051e4:	2300      	movs	r3, #0
 80051e6:	9300      	str	r3, [sp, #0]
 80051e8:	2300      	movs	r3, #0
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	2100      	movs	r1, #0
 80051ee:	6978      	ldr	r0, [r7, #20]
 80051f0:	f7ff ff88 	bl	8005104 <xTimerGenericCommand>
 80051f4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d114      	bne.n	8005226 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80051fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005200:	f383 8811 	msr	BASEPRI, r3
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	60fb      	str	r3, [r7, #12]
}
 800520e:	bf00      	nop
 8005210:	bf00      	nop
 8005212:	e7fd      	b.n	8005210 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800521a:	f023 0301 	bic.w	r3, r3, #1
 800521e:	b2da      	uxtb	r2, r3
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	6978      	ldr	r0, [r7, #20]
 800522c:	4798      	blx	r3
}
 800522e:	bf00      	nop
 8005230:	3718      	adds	r7, #24
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	20000ff8 	.word	0x20000ff8

0800523c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005244:	f107 0308 	add.w	r3, r7, #8
 8005248:	4618      	mov	r0, r3
 800524a:	f000 f859 	bl	8005300 <prvGetNextExpireTime>
 800524e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	4619      	mov	r1, r3
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f000 f805 	bl	8005264 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800525a:	f000 f8d7 	bl	800540c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800525e:	bf00      	nop
 8005260:	e7f0      	b.n	8005244 <prvTimerTask+0x8>
	...

08005264 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800526e:	f7ff fa29 	bl	80046c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005272:	f107 0308 	add.w	r3, r7, #8
 8005276:	4618      	mov	r0, r3
 8005278:	f000 f866 	bl	8005348 <prvSampleTimeNow>
 800527c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d130      	bne.n	80052e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10a      	bne.n	80052a0 <prvProcessTimerOrBlockTask+0x3c>
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	429a      	cmp	r2, r3
 8005290:	d806      	bhi.n	80052a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005292:	f7ff fa25 	bl	80046e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005296:	68f9      	ldr	r1, [r7, #12]
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7ff ff81 	bl	80051a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800529e:	e024      	b.n	80052ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d008      	beq.n	80052b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80052a6:	4b13      	ldr	r3, [pc, #76]	@ (80052f4 <prvProcessTimerOrBlockTask+0x90>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <prvProcessTimerOrBlockTask+0x50>
 80052b0:	2301      	movs	r3, #1
 80052b2:	e000      	b.n	80052b6 <prvProcessTimerOrBlockTask+0x52>
 80052b4:	2300      	movs	r3, #0
 80052b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80052b8:	4b0f      	ldr	r3, [pc, #60]	@ (80052f8 <prvProcessTimerOrBlockTask+0x94>)
 80052ba:	6818      	ldr	r0, [r3, #0]
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	683a      	ldr	r2, [r7, #0]
 80052c4:	4619      	mov	r1, r3
 80052c6:	f7fe ff65 	bl	8004194 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80052ca:	f7ff fa09 	bl	80046e0 <xTaskResumeAll>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d10a      	bne.n	80052ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80052d4:	4b09      	ldr	r3, [pc, #36]	@ (80052fc <prvProcessTimerOrBlockTask+0x98>)
 80052d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052da:	601a      	str	r2, [r3, #0]
 80052dc:	f3bf 8f4f 	dsb	sy
 80052e0:	f3bf 8f6f 	isb	sy
}
 80052e4:	e001      	b.n	80052ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80052e6:	f7ff f9fb 	bl	80046e0 <xTaskResumeAll>
}
 80052ea:	bf00      	nop
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	20000ffc 	.word	0x20000ffc
 80052f8:	20001000 	.word	0x20001000
 80052fc:	e000ed04 	.word	0xe000ed04

08005300 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005308:	4b0e      	ldr	r3, [pc, #56]	@ (8005344 <prvGetNextExpireTime+0x44>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <prvGetNextExpireTime+0x16>
 8005312:	2201      	movs	r2, #1
 8005314:	e000      	b.n	8005318 <prvGetNextExpireTime+0x18>
 8005316:	2200      	movs	r2, #0
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d105      	bne.n	8005330 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005324:	4b07      	ldr	r3, [pc, #28]	@ (8005344 <prvGetNextExpireTime+0x44>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	60fb      	str	r3, [r7, #12]
 800532e:	e001      	b.n	8005334 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005330:	2300      	movs	r3, #0
 8005332:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005334:	68fb      	ldr	r3, [r7, #12]
}
 8005336:	4618      	mov	r0, r3
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	20000ff8 	.word	0x20000ff8

08005348 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005350:	f7ff fa64 	bl	800481c <xTaskGetTickCount>
 8005354:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005356:	4b0b      	ldr	r3, [pc, #44]	@ (8005384 <prvSampleTimeNow+0x3c>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	429a      	cmp	r2, r3
 800535e:	d205      	bcs.n	800536c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005360:	f000 f93a 	bl	80055d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	601a      	str	r2, [r3, #0]
 800536a:	e002      	b.n	8005372 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005372:	4a04      	ldr	r2, [pc, #16]	@ (8005384 <prvSampleTimeNow+0x3c>)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005378:	68fb      	ldr	r3, [r7, #12]
}
 800537a:	4618      	mov	r0, r3
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	20001008 	.word	0x20001008

08005388 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b086      	sub	sp, #24
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	607a      	str	r2, [r7, #4]
 8005394:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005396:	2300      	movs	r3, #0
 8005398:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d812      	bhi.n	80053d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	1ad2      	subs	r2, r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d302      	bcc.n	80053c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80053bc:	2301      	movs	r3, #1
 80053be:	617b      	str	r3, [r7, #20]
 80053c0:	e01b      	b.n	80053fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80053c2:	4b10      	ldr	r3, [pc, #64]	@ (8005404 <prvInsertTimerInActiveList+0x7c>)
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	3304      	adds	r3, #4
 80053ca:	4619      	mov	r1, r3
 80053cc:	4610      	mov	r0, r2
 80053ce:	f7fe f9b8 	bl	8003742 <vListInsert>
 80053d2:	e012      	b.n	80053fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d206      	bcs.n	80053ea <prvInsertTimerInActiveList+0x62>
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d302      	bcc.n	80053ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80053e4:	2301      	movs	r3, #1
 80053e6:	617b      	str	r3, [r7, #20]
 80053e8:	e007      	b.n	80053fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80053ea:	4b07      	ldr	r3, [pc, #28]	@ (8005408 <prvInsertTimerInActiveList+0x80>)
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	3304      	adds	r3, #4
 80053f2:	4619      	mov	r1, r3
 80053f4:	4610      	mov	r0, r2
 80053f6:	f7fe f9a4 	bl	8003742 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80053fa:	697b      	ldr	r3, [r7, #20]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3718      	adds	r7, #24
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	20000ffc 	.word	0x20000ffc
 8005408:	20000ff8 	.word	0x20000ff8

0800540c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b08e      	sub	sp, #56	@ 0x38
 8005410:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005412:	e0ce      	b.n	80055b2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2b00      	cmp	r3, #0
 8005418:	da19      	bge.n	800544e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800541a:	1d3b      	adds	r3, r7, #4
 800541c:	3304      	adds	r3, #4
 800541e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10b      	bne.n	800543e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	61fb      	str	r3, [r7, #28]
}
 8005438:	bf00      	nop
 800543a:	bf00      	nop
 800543c:	e7fd      	b.n	800543a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800543e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005444:	6850      	ldr	r0, [r2, #4]
 8005446:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005448:	6892      	ldr	r2, [r2, #8]
 800544a:	4611      	mov	r1, r2
 800544c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2b00      	cmp	r3, #0
 8005452:	f2c0 80ae 	blt.w	80055b2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800545a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d004      	beq.n	800546c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005464:	3304      	adds	r3, #4
 8005466:	4618      	mov	r0, r3
 8005468:	f7fe f9a4 	bl	80037b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800546c:	463b      	mov	r3, r7
 800546e:	4618      	mov	r0, r3
 8005470:	f7ff ff6a 	bl	8005348 <prvSampleTimeNow>
 8005474:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2b09      	cmp	r3, #9
 800547a:	f200 8097 	bhi.w	80055ac <prvProcessReceivedCommands+0x1a0>
 800547e:	a201      	add	r2, pc, #4	@ (adr r2, 8005484 <prvProcessReceivedCommands+0x78>)
 8005480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005484:	080054ad 	.word	0x080054ad
 8005488:	080054ad 	.word	0x080054ad
 800548c:	080054ad 	.word	0x080054ad
 8005490:	08005523 	.word	0x08005523
 8005494:	08005537 	.word	0x08005537
 8005498:	08005583 	.word	0x08005583
 800549c:	080054ad 	.word	0x080054ad
 80054a0:	080054ad 	.word	0x080054ad
 80054a4:	08005523 	.word	0x08005523
 80054a8:	08005537 	.word	0x08005537
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80054ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054b2:	f043 0301 	orr.w	r3, r3, #1
 80054b6:	b2da      	uxtb	r2, r3
 80054b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c2:	699b      	ldr	r3, [r3, #24]
 80054c4:	18d1      	adds	r1, r2, r3
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054cc:	f7ff ff5c 	bl	8005388 <prvInsertTimerInActiveList>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d06c      	beq.n	80055b0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80054d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80054de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054e4:	f003 0304 	and.w	r3, r3, #4
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d061      	beq.n	80055b0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	441a      	add	r2, r3
 80054f4:	2300      	movs	r3, #0
 80054f6:	9300      	str	r3, [sp, #0]
 80054f8:	2300      	movs	r3, #0
 80054fa:	2100      	movs	r1, #0
 80054fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054fe:	f7ff fe01 	bl	8005104 <xTimerGenericCommand>
 8005502:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005504:	6a3b      	ldr	r3, [r7, #32]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d152      	bne.n	80055b0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800550a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800550e:	f383 8811 	msr	BASEPRI, r3
 8005512:	f3bf 8f6f 	isb	sy
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	61bb      	str	r3, [r7, #24]
}
 800551c:	bf00      	nop
 800551e:	bf00      	nop
 8005520:	e7fd      	b.n	800551e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005524:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005528:	f023 0301 	bic.w	r3, r3, #1
 800552c:	b2da      	uxtb	r2, r3
 800552e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005530:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005534:	e03d      	b.n	80055b2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005538:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800553c:	f043 0301 	orr.w	r3, r3, #1
 8005540:	b2da      	uxtb	r2, r3
 8005542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005544:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005548:	68ba      	ldr	r2, [r7, #8]
 800554a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800554c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800554e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10b      	bne.n	800556e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555a:	f383 8811 	msr	BASEPRI, r3
 800555e:	f3bf 8f6f 	isb	sy
 8005562:	f3bf 8f4f 	dsb	sy
 8005566:	617b      	str	r3, [r7, #20]
}
 8005568:	bf00      	nop
 800556a:	bf00      	nop
 800556c:	e7fd      	b.n	800556a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800556e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005570:	699a      	ldr	r2, [r3, #24]
 8005572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005574:	18d1      	adds	r1, r2, r3
 8005576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800557a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800557c:	f7ff ff04 	bl	8005388 <prvInsertTimerInActiveList>
					break;
 8005580:	e017      	b.n	80055b2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005584:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d103      	bne.n	8005598 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005590:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005592:	f000 fbe9 	bl	8005d68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005596:	e00c      	b.n	80055b2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800559e:	f023 0301 	bic.w	r3, r3, #1
 80055a2:	b2da      	uxtb	r2, r3
 80055a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80055aa:	e002      	b.n	80055b2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80055ac:	bf00      	nop
 80055ae:	e000      	b.n	80055b2 <prvProcessReceivedCommands+0x1a6>
					break;
 80055b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80055b2:	4b08      	ldr	r3, [pc, #32]	@ (80055d4 <prvProcessReceivedCommands+0x1c8>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	1d39      	adds	r1, r7, #4
 80055b8:	2200      	movs	r2, #0
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fe fbce 	bl	8003d5c <xQueueReceive>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f47f af26 	bne.w	8005414 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80055c8:	bf00      	nop
 80055ca:	bf00      	nop
 80055cc:	3730      	adds	r7, #48	@ 0x30
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	20001000 	.word	0x20001000

080055d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b088      	sub	sp, #32
 80055dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80055de:	e049      	b.n	8005674 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80055e0:	4b2e      	ldr	r3, [pc, #184]	@ (800569c <prvSwitchTimerLists+0xc4>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055ea:	4b2c      	ldr	r3, [pc, #176]	@ (800569c <prvSwitchTimerLists+0xc4>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	3304      	adds	r3, #4
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7fe f8db 	bl	80037b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800560c:	f003 0304 	and.w	r3, r3, #4
 8005610:	2b00      	cmp	r3, #0
 8005612:	d02f      	beq.n	8005674 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	693a      	ldr	r2, [r7, #16]
 800561a:	4413      	add	r3, r2
 800561c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	429a      	cmp	r2, r3
 8005624:	d90e      	bls.n	8005644 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005632:	4b1a      	ldr	r3, [pc, #104]	@ (800569c <prvSwitchTimerLists+0xc4>)
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	3304      	adds	r3, #4
 800563a:	4619      	mov	r1, r3
 800563c:	4610      	mov	r0, r2
 800563e:	f7fe f880 	bl	8003742 <vListInsert>
 8005642:	e017      	b.n	8005674 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005644:	2300      	movs	r3, #0
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	2300      	movs	r3, #0
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	2100      	movs	r1, #0
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f7ff fd58 	bl	8005104 <xTimerGenericCommand>
 8005654:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d10b      	bne.n	8005674 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800565c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005660:	f383 8811 	msr	BASEPRI, r3
 8005664:	f3bf 8f6f 	isb	sy
 8005668:	f3bf 8f4f 	dsb	sy
 800566c:	603b      	str	r3, [r7, #0]
}
 800566e:	bf00      	nop
 8005670:	bf00      	nop
 8005672:	e7fd      	b.n	8005670 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005674:	4b09      	ldr	r3, [pc, #36]	@ (800569c <prvSwitchTimerLists+0xc4>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1b0      	bne.n	80055e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800567e:	4b07      	ldr	r3, [pc, #28]	@ (800569c <prvSwitchTimerLists+0xc4>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005684:	4b06      	ldr	r3, [pc, #24]	@ (80056a0 <prvSwitchTimerLists+0xc8>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a04      	ldr	r2, [pc, #16]	@ (800569c <prvSwitchTimerLists+0xc4>)
 800568a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800568c:	4a04      	ldr	r2, [pc, #16]	@ (80056a0 <prvSwitchTimerLists+0xc8>)
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	6013      	str	r3, [r2, #0]
}
 8005692:	bf00      	nop
 8005694:	3718      	adds	r7, #24
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	20000ff8 	.word	0x20000ff8
 80056a0:	20000ffc 	.word	0x20000ffc

080056a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80056aa:	f000 f96d 	bl	8005988 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80056ae:	4b15      	ldr	r3, [pc, #84]	@ (8005704 <prvCheckForValidListAndQueue+0x60>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d120      	bne.n	80056f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80056b6:	4814      	ldr	r0, [pc, #80]	@ (8005708 <prvCheckForValidListAndQueue+0x64>)
 80056b8:	f7fd fff2 	bl	80036a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80056bc:	4813      	ldr	r0, [pc, #76]	@ (800570c <prvCheckForValidListAndQueue+0x68>)
 80056be:	f7fd ffef 	bl	80036a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80056c2:	4b13      	ldr	r3, [pc, #76]	@ (8005710 <prvCheckForValidListAndQueue+0x6c>)
 80056c4:	4a10      	ldr	r2, [pc, #64]	@ (8005708 <prvCheckForValidListAndQueue+0x64>)
 80056c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80056c8:	4b12      	ldr	r3, [pc, #72]	@ (8005714 <prvCheckForValidListAndQueue+0x70>)
 80056ca:	4a10      	ldr	r2, [pc, #64]	@ (800570c <prvCheckForValidListAndQueue+0x68>)
 80056cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80056ce:	2300      	movs	r3, #0
 80056d0:	9300      	str	r3, [sp, #0]
 80056d2:	4b11      	ldr	r3, [pc, #68]	@ (8005718 <prvCheckForValidListAndQueue+0x74>)
 80056d4:	4a11      	ldr	r2, [pc, #68]	@ (800571c <prvCheckForValidListAndQueue+0x78>)
 80056d6:	2110      	movs	r1, #16
 80056d8:	200a      	movs	r0, #10
 80056da:	f7fe f8ff 	bl	80038dc <xQueueGenericCreateStatic>
 80056de:	4603      	mov	r3, r0
 80056e0:	4a08      	ldr	r2, [pc, #32]	@ (8005704 <prvCheckForValidListAndQueue+0x60>)
 80056e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80056e4:	4b07      	ldr	r3, [pc, #28]	@ (8005704 <prvCheckForValidListAndQueue+0x60>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d005      	beq.n	80056f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80056ec:	4b05      	ldr	r3, [pc, #20]	@ (8005704 <prvCheckForValidListAndQueue+0x60>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	490b      	ldr	r1, [pc, #44]	@ (8005720 <prvCheckForValidListAndQueue+0x7c>)
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7fe fd24 	bl	8004140 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80056f8:	f000 f978 	bl	80059ec <vPortExitCritical>
}
 80056fc:	bf00      	nop
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	20001000 	.word	0x20001000
 8005708:	20000fd0 	.word	0x20000fd0
 800570c:	20000fe4 	.word	0x20000fe4
 8005710:	20000ff8 	.word	0x20000ff8
 8005714:	20000ffc 	.word	0x20000ffc
 8005718:	200010ac 	.word	0x200010ac
 800571c:	2000100c 	.word	0x2000100c
 8005720:	08006924 	.word	0x08006924

08005724 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	3b04      	subs	r3, #4
 8005734:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800573c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	3b04      	subs	r3, #4
 8005742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f023 0201 	bic.w	r2, r3, #1
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	3b04      	subs	r3, #4
 8005752:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005754:	4a0c      	ldr	r2, [pc, #48]	@ (8005788 <pxPortInitialiseStack+0x64>)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	3b14      	subs	r3, #20
 800575e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	3b04      	subs	r3, #4
 800576a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f06f 0202 	mvn.w	r2, #2
 8005772:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	3b20      	subs	r3, #32
 8005778:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800577a:	68fb      	ldr	r3, [r7, #12]
}
 800577c:	4618      	mov	r0, r3
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	0800578d 	.word	0x0800578d

0800578c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005792:	2300      	movs	r3, #0
 8005794:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005796:	4b13      	ldr	r3, [pc, #76]	@ (80057e4 <prvTaskExitError+0x58>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800579e:	d00b      	beq.n	80057b8 <prvTaskExitError+0x2c>
	__asm volatile
 80057a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a4:	f383 8811 	msr	BASEPRI, r3
 80057a8:	f3bf 8f6f 	isb	sy
 80057ac:	f3bf 8f4f 	dsb	sy
 80057b0:	60fb      	str	r3, [r7, #12]
}
 80057b2:	bf00      	nop
 80057b4:	bf00      	nop
 80057b6:	e7fd      	b.n	80057b4 <prvTaskExitError+0x28>
	__asm volatile
 80057b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057bc:	f383 8811 	msr	BASEPRI, r3
 80057c0:	f3bf 8f6f 	isb	sy
 80057c4:	f3bf 8f4f 	dsb	sy
 80057c8:	60bb      	str	r3, [r7, #8]
}
 80057ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80057cc:	bf00      	nop
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d0fc      	beq.n	80057ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80057d4:	bf00      	nop
 80057d6:	bf00      	nop
 80057d8:	3714      	adds	r7, #20
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	2000000c 	.word	0x2000000c
	...

080057f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80057f0:	4b07      	ldr	r3, [pc, #28]	@ (8005810 <pxCurrentTCBConst2>)
 80057f2:	6819      	ldr	r1, [r3, #0]
 80057f4:	6808      	ldr	r0, [r1, #0]
 80057f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057fa:	f380 8809 	msr	PSP, r0
 80057fe:	f3bf 8f6f 	isb	sy
 8005802:	f04f 0000 	mov.w	r0, #0
 8005806:	f380 8811 	msr	BASEPRI, r0
 800580a:	4770      	bx	lr
 800580c:	f3af 8000 	nop.w

08005810 <pxCurrentTCBConst2>:
 8005810:	20000ad0 	.word	0x20000ad0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005814:	bf00      	nop
 8005816:	bf00      	nop

08005818 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005818:	4808      	ldr	r0, [pc, #32]	@ (800583c <prvPortStartFirstTask+0x24>)
 800581a:	6800      	ldr	r0, [r0, #0]
 800581c:	6800      	ldr	r0, [r0, #0]
 800581e:	f380 8808 	msr	MSP, r0
 8005822:	f04f 0000 	mov.w	r0, #0
 8005826:	f380 8814 	msr	CONTROL, r0
 800582a:	b662      	cpsie	i
 800582c:	b661      	cpsie	f
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	f3bf 8f6f 	isb	sy
 8005836:	df00      	svc	0
 8005838:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800583a:	bf00      	nop
 800583c:	e000ed08 	.word	0xe000ed08

08005840 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b086      	sub	sp, #24
 8005844:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005846:	4b47      	ldr	r3, [pc, #284]	@ (8005964 <xPortStartScheduler+0x124>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a47      	ldr	r2, [pc, #284]	@ (8005968 <xPortStartScheduler+0x128>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d10b      	bne.n	8005868 <xPortStartScheduler+0x28>
	__asm volatile
 8005850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005854:	f383 8811 	msr	BASEPRI, r3
 8005858:	f3bf 8f6f 	isb	sy
 800585c:	f3bf 8f4f 	dsb	sy
 8005860:	60fb      	str	r3, [r7, #12]
}
 8005862:	bf00      	nop
 8005864:	bf00      	nop
 8005866:	e7fd      	b.n	8005864 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005868:	4b3e      	ldr	r3, [pc, #248]	@ (8005964 <xPortStartScheduler+0x124>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a3f      	ldr	r2, [pc, #252]	@ (800596c <xPortStartScheduler+0x12c>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d10b      	bne.n	800588a <xPortStartScheduler+0x4a>
	__asm volatile
 8005872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005876:	f383 8811 	msr	BASEPRI, r3
 800587a:	f3bf 8f6f 	isb	sy
 800587e:	f3bf 8f4f 	dsb	sy
 8005882:	613b      	str	r3, [r7, #16]
}
 8005884:	bf00      	nop
 8005886:	bf00      	nop
 8005888:	e7fd      	b.n	8005886 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800588a:	4b39      	ldr	r3, [pc, #228]	@ (8005970 <xPortStartScheduler+0x130>)
 800588c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	b2db      	uxtb	r3, r3
 8005894:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	22ff      	movs	r2, #255	@ 0xff
 800589a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80058a4:	78fb      	ldrb	r3, [r7, #3]
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80058ac:	b2da      	uxtb	r2, r3
 80058ae:	4b31      	ldr	r3, [pc, #196]	@ (8005974 <xPortStartScheduler+0x134>)
 80058b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80058b2:	4b31      	ldr	r3, [pc, #196]	@ (8005978 <xPortStartScheduler+0x138>)
 80058b4:	2207      	movs	r2, #7
 80058b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80058b8:	e009      	b.n	80058ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80058ba:	4b2f      	ldr	r3, [pc, #188]	@ (8005978 <xPortStartScheduler+0x138>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	3b01      	subs	r3, #1
 80058c0:	4a2d      	ldr	r2, [pc, #180]	@ (8005978 <xPortStartScheduler+0x138>)
 80058c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80058c4:	78fb      	ldrb	r3, [r7, #3]
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80058ce:	78fb      	ldrb	r3, [r7, #3]
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d6:	2b80      	cmp	r3, #128	@ 0x80
 80058d8:	d0ef      	beq.n	80058ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80058da:	4b27      	ldr	r3, [pc, #156]	@ (8005978 <xPortStartScheduler+0x138>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f1c3 0307 	rsb	r3, r3, #7
 80058e2:	2b04      	cmp	r3, #4
 80058e4:	d00b      	beq.n	80058fe <xPortStartScheduler+0xbe>
	__asm volatile
 80058e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ea:	f383 8811 	msr	BASEPRI, r3
 80058ee:	f3bf 8f6f 	isb	sy
 80058f2:	f3bf 8f4f 	dsb	sy
 80058f6:	60bb      	str	r3, [r7, #8]
}
 80058f8:	bf00      	nop
 80058fa:	bf00      	nop
 80058fc:	e7fd      	b.n	80058fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80058fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005978 <xPortStartScheduler+0x138>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	021b      	lsls	r3, r3, #8
 8005904:	4a1c      	ldr	r2, [pc, #112]	@ (8005978 <xPortStartScheduler+0x138>)
 8005906:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005908:	4b1b      	ldr	r3, [pc, #108]	@ (8005978 <xPortStartScheduler+0x138>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005910:	4a19      	ldr	r2, [pc, #100]	@ (8005978 <xPortStartScheduler+0x138>)
 8005912:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	b2da      	uxtb	r2, r3
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800591c:	4b17      	ldr	r3, [pc, #92]	@ (800597c <xPortStartScheduler+0x13c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a16      	ldr	r2, [pc, #88]	@ (800597c <xPortStartScheduler+0x13c>)
 8005922:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005926:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005928:	4b14      	ldr	r3, [pc, #80]	@ (800597c <xPortStartScheduler+0x13c>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a13      	ldr	r2, [pc, #76]	@ (800597c <xPortStartScheduler+0x13c>)
 800592e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005932:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005934:	f000 f8da 	bl	8005aec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005938:	4b11      	ldr	r3, [pc, #68]	@ (8005980 <xPortStartScheduler+0x140>)
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800593e:	f000 f8f9 	bl	8005b34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005942:	4b10      	ldr	r3, [pc, #64]	@ (8005984 <xPortStartScheduler+0x144>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a0f      	ldr	r2, [pc, #60]	@ (8005984 <xPortStartScheduler+0x144>)
 8005948:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800594c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800594e:	f7ff ff63 	bl	8005818 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005952:	f7ff f82d 	bl	80049b0 <vTaskSwitchContext>
	prvTaskExitError();
 8005956:	f7ff ff19 	bl	800578c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	e000ed00 	.word	0xe000ed00
 8005968:	410fc271 	.word	0x410fc271
 800596c:	410fc270 	.word	0x410fc270
 8005970:	e000e400 	.word	0xe000e400
 8005974:	200010fc 	.word	0x200010fc
 8005978:	20001100 	.word	0x20001100
 800597c:	e000ed20 	.word	0xe000ed20
 8005980:	2000000c 	.word	0x2000000c
 8005984:	e000ef34 	.word	0xe000ef34

08005988 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
	__asm volatile
 800598e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005992:	f383 8811 	msr	BASEPRI, r3
 8005996:	f3bf 8f6f 	isb	sy
 800599a:	f3bf 8f4f 	dsb	sy
 800599e:	607b      	str	r3, [r7, #4]
}
 80059a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80059a2:	4b10      	ldr	r3, [pc, #64]	@ (80059e4 <vPortEnterCritical+0x5c>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	3301      	adds	r3, #1
 80059a8:	4a0e      	ldr	r2, [pc, #56]	@ (80059e4 <vPortEnterCritical+0x5c>)
 80059aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80059ac:	4b0d      	ldr	r3, [pc, #52]	@ (80059e4 <vPortEnterCritical+0x5c>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d110      	bne.n	80059d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80059b4:	4b0c      	ldr	r3, [pc, #48]	@ (80059e8 <vPortEnterCritical+0x60>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00b      	beq.n	80059d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80059be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c2:	f383 8811 	msr	BASEPRI, r3
 80059c6:	f3bf 8f6f 	isb	sy
 80059ca:	f3bf 8f4f 	dsb	sy
 80059ce:	603b      	str	r3, [r7, #0]
}
 80059d0:	bf00      	nop
 80059d2:	bf00      	nop
 80059d4:	e7fd      	b.n	80059d2 <vPortEnterCritical+0x4a>
	}
}
 80059d6:	bf00      	nop
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	2000000c 	.word	0x2000000c
 80059e8:	e000ed04 	.word	0xe000ed04

080059ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80059f2:	4b12      	ldr	r3, [pc, #72]	@ (8005a3c <vPortExitCritical+0x50>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d10b      	bne.n	8005a12 <vPortExitCritical+0x26>
	__asm volatile
 80059fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059fe:	f383 8811 	msr	BASEPRI, r3
 8005a02:	f3bf 8f6f 	isb	sy
 8005a06:	f3bf 8f4f 	dsb	sy
 8005a0a:	607b      	str	r3, [r7, #4]
}
 8005a0c:	bf00      	nop
 8005a0e:	bf00      	nop
 8005a10:	e7fd      	b.n	8005a0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005a12:	4b0a      	ldr	r3, [pc, #40]	@ (8005a3c <vPortExitCritical+0x50>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	3b01      	subs	r3, #1
 8005a18:	4a08      	ldr	r2, [pc, #32]	@ (8005a3c <vPortExitCritical+0x50>)
 8005a1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005a1c:	4b07      	ldr	r3, [pc, #28]	@ (8005a3c <vPortExitCritical+0x50>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d105      	bne.n	8005a30 <vPortExitCritical+0x44>
 8005a24:	2300      	movs	r3, #0
 8005a26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	f383 8811 	msr	BASEPRI, r3
}
 8005a2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr
 8005a3c:	2000000c 	.word	0x2000000c

08005a40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005a40:	f3ef 8009 	mrs	r0, PSP
 8005a44:	f3bf 8f6f 	isb	sy
 8005a48:	4b15      	ldr	r3, [pc, #84]	@ (8005aa0 <pxCurrentTCBConst>)
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	f01e 0f10 	tst.w	lr, #16
 8005a50:	bf08      	it	eq
 8005a52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005a56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a5a:	6010      	str	r0, [r2, #0]
 8005a5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005a60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005a64:	f380 8811 	msr	BASEPRI, r0
 8005a68:	f3bf 8f4f 	dsb	sy
 8005a6c:	f3bf 8f6f 	isb	sy
 8005a70:	f7fe ff9e 	bl	80049b0 <vTaskSwitchContext>
 8005a74:	f04f 0000 	mov.w	r0, #0
 8005a78:	f380 8811 	msr	BASEPRI, r0
 8005a7c:	bc09      	pop	{r0, r3}
 8005a7e:	6819      	ldr	r1, [r3, #0]
 8005a80:	6808      	ldr	r0, [r1, #0]
 8005a82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a86:	f01e 0f10 	tst.w	lr, #16
 8005a8a:	bf08      	it	eq
 8005a8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005a90:	f380 8809 	msr	PSP, r0
 8005a94:	f3bf 8f6f 	isb	sy
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	f3af 8000 	nop.w

08005aa0 <pxCurrentTCBConst>:
 8005aa0:	20000ad0 	.word	0x20000ad0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005aa4:	bf00      	nop
 8005aa6:	bf00      	nop

08005aa8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
	__asm volatile
 8005aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab2:	f383 8811 	msr	BASEPRI, r3
 8005ab6:	f3bf 8f6f 	isb	sy
 8005aba:	f3bf 8f4f 	dsb	sy
 8005abe:	607b      	str	r3, [r7, #4]
}
 8005ac0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ac2:	f7fe febb 	bl	800483c <xTaskIncrementTick>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d003      	beq.n	8005ad4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005acc:	4b06      	ldr	r3, [pc, #24]	@ (8005ae8 <xPortSysTickHandler+0x40>)
 8005ace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ad2:	601a      	str	r2, [r3, #0]
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	f383 8811 	msr	BASEPRI, r3
}
 8005ade:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005ae0:	bf00      	nop
 8005ae2:	3708      	adds	r7, #8
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	e000ed04 	.word	0xe000ed04

08005aec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005aec:	b480      	push	{r7}
 8005aee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005af0:	4b0b      	ldr	r3, [pc, #44]	@ (8005b20 <vPortSetupTimerInterrupt+0x34>)
 8005af2:	2200      	movs	r2, #0
 8005af4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005af6:	4b0b      	ldr	r3, [pc, #44]	@ (8005b24 <vPortSetupTimerInterrupt+0x38>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005afc:	4b0a      	ldr	r3, [pc, #40]	@ (8005b28 <vPortSetupTimerInterrupt+0x3c>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a0a      	ldr	r2, [pc, #40]	@ (8005b2c <vPortSetupTimerInterrupt+0x40>)
 8005b02:	fba2 2303 	umull	r2, r3, r2, r3
 8005b06:	099b      	lsrs	r3, r3, #6
 8005b08:	4a09      	ldr	r2, [pc, #36]	@ (8005b30 <vPortSetupTimerInterrupt+0x44>)
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005b0e:	4b04      	ldr	r3, [pc, #16]	@ (8005b20 <vPortSetupTimerInterrupt+0x34>)
 8005b10:	2207      	movs	r2, #7
 8005b12:	601a      	str	r2, [r3, #0]
}
 8005b14:	bf00      	nop
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	e000e010 	.word	0xe000e010
 8005b24:	e000e018 	.word	0xe000e018
 8005b28:	20000000 	.word	0x20000000
 8005b2c:	10624dd3 	.word	0x10624dd3
 8005b30:	e000e014 	.word	0xe000e014

08005b34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005b34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005b44 <vPortEnableVFP+0x10>
 8005b38:	6801      	ldr	r1, [r0, #0]
 8005b3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005b3e:	6001      	str	r1, [r0, #0]
 8005b40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005b42:	bf00      	nop
 8005b44:	e000ed88 	.word	0xe000ed88

08005b48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005b48:	b480      	push	{r7}
 8005b4a:	b085      	sub	sp, #20
 8005b4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005b4e:	f3ef 8305 	mrs	r3, IPSR
 8005b52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2b0f      	cmp	r3, #15
 8005b58:	d915      	bls.n	8005b86 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005b5a:	4a18      	ldr	r2, [pc, #96]	@ (8005bbc <vPortValidateInterruptPriority+0x74>)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	4413      	add	r3, r2
 8005b60:	781b      	ldrb	r3, [r3, #0]
 8005b62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005b64:	4b16      	ldr	r3, [pc, #88]	@ (8005bc0 <vPortValidateInterruptPriority+0x78>)
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	7afa      	ldrb	r2, [r7, #11]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d20b      	bcs.n	8005b86 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b72:	f383 8811 	msr	BASEPRI, r3
 8005b76:	f3bf 8f6f 	isb	sy
 8005b7a:	f3bf 8f4f 	dsb	sy
 8005b7e:	607b      	str	r3, [r7, #4]
}
 8005b80:	bf00      	nop
 8005b82:	bf00      	nop
 8005b84:	e7fd      	b.n	8005b82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005b86:	4b0f      	ldr	r3, [pc, #60]	@ (8005bc4 <vPortValidateInterruptPriority+0x7c>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8005bc8 <vPortValidateInterruptPriority+0x80>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d90b      	bls.n	8005bae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9a:	f383 8811 	msr	BASEPRI, r3
 8005b9e:	f3bf 8f6f 	isb	sy
 8005ba2:	f3bf 8f4f 	dsb	sy
 8005ba6:	603b      	str	r3, [r7, #0]
}
 8005ba8:	bf00      	nop
 8005baa:	bf00      	nop
 8005bac:	e7fd      	b.n	8005baa <vPortValidateInterruptPriority+0x62>
	}
 8005bae:	bf00      	nop
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	e000e3f0 	.word	0xe000e3f0
 8005bc0:	200010fc 	.word	0x200010fc
 8005bc4:	e000ed0c 	.word	0xe000ed0c
 8005bc8:	20001100 	.word	0x20001100

08005bcc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b08a      	sub	sp, #40	@ 0x28
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005bd8:	f7fe fd74 	bl	80046c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005bdc:	4b5c      	ldr	r3, [pc, #368]	@ (8005d50 <pvPortMalloc+0x184>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005be4:	f000 f924 	bl	8005e30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005be8:	4b5a      	ldr	r3, [pc, #360]	@ (8005d54 <pvPortMalloc+0x188>)
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4013      	ands	r3, r2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f040 8095 	bne.w	8005d20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d01e      	beq.n	8005c3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4413      	add	r3, r2
 8005c02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d015      	beq.n	8005c3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f023 0307 	bic.w	r3, r3, #7
 8005c14:	3308      	adds	r3, #8
 8005c16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f003 0307 	and.w	r3, r3, #7
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00b      	beq.n	8005c3a <pvPortMalloc+0x6e>
	__asm volatile
 8005c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c26:	f383 8811 	msr	BASEPRI, r3
 8005c2a:	f3bf 8f6f 	isb	sy
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	617b      	str	r3, [r7, #20]
}
 8005c34:	bf00      	nop
 8005c36:	bf00      	nop
 8005c38:	e7fd      	b.n	8005c36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d06f      	beq.n	8005d20 <pvPortMalloc+0x154>
 8005c40:	4b45      	ldr	r3, [pc, #276]	@ (8005d58 <pvPortMalloc+0x18c>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d86a      	bhi.n	8005d20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005c4a:	4b44      	ldr	r3, [pc, #272]	@ (8005d5c <pvPortMalloc+0x190>)
 8005c4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005c4e:	4b43      	ldr	r3, [pc, #268]	@ (8005d5c <pvPortMalloc+0x190>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c54:	e004      	b.n	8005c60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	687a      	ldr	r2, [r7, #4]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d903      	bls.n	8005c72 <pvPortMalloc+0xa6>
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1f1      	bne.n	8005c56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005c72:	4b37      	ldr	r3, [pc, #220]	@ (8005d50 <pvPortMalloc+0x184>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d051      	beq.n	8005d20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005c7c:	6a3b      	ldr	r3, [r7, #32]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2208      	movs	r2, #8
 8005c82:	4413      	add	r3, r2
 8005c84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	6a3b      	ldr	r3, [r7, #32]
 8005c8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c90:	685a      	ldr	r2, [r3, #4]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	1ad2      	subs	r2, r2, r3
 8005c96:	2308      	movs	r3, #8
 8005c98:	005b      	lsls	r3, r3, #1
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d920      	bls.n	8005ce0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	f003 0307 	and.w	r3, r3, #7
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d00b      	beq.n	8005cc8 <pvPortMalloc+0xfc>
	__asm volatile
 8005cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb4:	f383 8811 	msr	BASEPRI, r3
 8005cb8:	f3bf 8f6f 	isb	sy
 8005cbc:	f3bf 8f4f 	dsb	sy
 8005cc0:	613b      	str	r3, [r7, #16]
}
 8005cc2:	bf00      	nop
 8005cc4:	bf00      	nop
 8005cc6:	e7fd      	b.n	8005cc4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	1ad2      	subs	r2, r2, r3
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005cda:	69b8      	ldr	r0, [r7, #24]
 8005cdc:	f000 f90a 	bl	8005ef4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8005d58 <pvPortMalloc+0x18c>)
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	4a1b      	ldr	r2, [pc, #108]	@ (8005d58 <pvPortMalloc+0x18c>)
 8005cec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005cee:	4b1a      	ldr	r3, [pc, #104]	@ (8005d58 <pvPortMalloc+0x18c>)
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8005d60 <pvPortMalloc+0x194>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d203      	bcs.n	8005d02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005cfa:	4b17      	ldr	r3, [pc, #92]	@ (8005d58 <pvPortMalloc+0x18c>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a18      	ldr	r2, [pc, #96]	@ (8005d60 <pvPortMalloc+0x194>)
 8005d00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d04:	685a      	ldr	r2, [r3, #4]
 8005d06:	4b13      	ldr	r3, [pc, #76]	@ (8005d54 <pvPortMalloc+0x188>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d12:	2200      	movs	r2, #0
 8005d14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005d16:	4b13      	ldr	r3, [pc, #76]	@ (8005d64 <pvPortMalloc+0x198>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	4a11      	ldr	r2, [pc, #68]	@ (8005d64 <pvPortMalloc+0x198>)
 8005d1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005d20:	f7fe fcde 	bl	80046e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	f003 0307 	and.w	r3, r3, #7
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00b      	beq.n	8005d46 <pvPortMalloc+0x17a>
	__asm volatile
 8005d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d32:	f383 8811 	msr	BASEPRI, r3
 8005d36:	f3bf 8f6f 	isb	sy
 8005d3a:	f3bf 8f4f 	dsb	sy
 8005d3e:	60fb      	str	r3, [r7, #12]
}
 8005d40:	bf00      	nop
 8005d42:	bf00      	nop
 8005d44:	e7fd      	b.n	8005d42 <pvPortMalloc+0x176>
	return pvReturn;
 8005d46:	69fb      	ldr	r3, [r7, #28]
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3728      	adds	r7, #40	@ 0x28
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	20004d0c 	.word	0x20004d0c
 8005d54:	20004d20 	.word	0x20004d20
 8005d58:	20004d10 	.word	0x20004d10
 8005d5c:	20004d04 	.word	0x20004d04
 8005d60:	20004d14 	.word	0x20004d14
 8005d64:	20004d18 	.word	0x20004d18

08005d68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d04f      	beq.n	8005e1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005d7a:	2308      	movs	r3, #8
 8005d7c:	425b      	negs	r3, r3
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	4413      	add	r3, r2
 8005d82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	4b25      	ldr	r3, [pc, #148]	@ (8005e24 <vPortFree+0xbc>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4013      	ands	r3, r2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10b      	bne.n	8005dae <vPortFree+0x46>
	__asm volatile
 8005d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d9a:	f383 8811 	msr	BASEPRI, r3
 8005d9e:	f3bf 8f6f 	isb	sy
 8005da2:	f3bf 8f4f 	dsb	sy
 8005da6:	60fb      	str	r3, [r7, #12]
}
 8005da8:	bf00      	nop
 8005daa:	bf00      	nop
 8005dac:	e7fd      	b.n	8005daa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d00b      	beq.n	8005dce <vPortFree+0x66>
	__asm volatile
 8005db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dba:	f383 8811 	msr	BASEPRI, r3
 8005dbe:	f3bf 8f6f 	isb	sy
 8005dc2:	f3bf 8f4f 	dsb	sy
 8005dc6:	60bb      	str	r3, [r7, #8]
}
 8005dc8:	bf00      	nop
 8005dca:	bf00      	nop
 8005dcc:	e7fd      	b.n	8005dca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	685a      	ldr	r2, [r3, #4]
 8005dd2:	4b14      	ldr	r3, [pc, #80]	@ (8005e24 <vPortFree+0xbc>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d01e      	beq.n	8005e1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d11a      	bne.n	8005e1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	685a      	ldr	r2, [r3, #4]
 8005de8:	4b0e      	ldr	r3, [pc, #56]	@ (8005e24 <vPortFree+0xbc>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	43db      	mvns	r3, r3
 8005dee:	401a      	ands	r2, r3
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005df4:	f7fe fc66 	bl	80046c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	685a      	ldr	r2, [r3, #4]
 8005dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8005e28 <vPortFree+0xc0>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4413      	add	r3, r2
 8005e02:	4a09      	ldr	r2, [pc, #36]	@ (8005e28 <vPortFree+0xc0>)
 8005e04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005e06:	6938      	ldr	r0, [r7, #16]
 8005e08:	f000 f874 	bl	8005ef4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005e0c:	4b07      	ldr	r3, [pc, #28]	@ (8005e2c <vPortFree+0xc4>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	3301      	adds	r3, #1
 8005e12:	4a06      	ldr	r2, [pc, #24]	@ (8005e2c <vPortFree+0xc4>)
 8005e14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005e16:	f7fe fc63 	bl	80046e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005e1a:	bf00      	nop
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	20004d20 	.word	0x20004d20
 8005e28:	20004d10 	.word	0x20004d10
 8005e2c:	20004d1c 	.word	0x20004d1c

08005e30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005e30:	b480      	push	{r7}
 8005e32:	b085      	sub	sp, #20
 8005e34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005e36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005e3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005e3c:	4b27      	ldr	r3, [pc, #156]	@ (8005edc <prvHeapInit+0xac>)
 8005e3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f003 0307 	and.w	r3, r3, #7
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00c      	beq.n	8005e64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	3307      	adds	r3, #7
 8005e4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f023 0307 	bic.w	r3, r3, #7
 8005e56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005e58:	68ba      	ldr	r2, [r7, #8]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	4a1f      	ldr	r2, [pc, #124]	@ (8005edc <prvHeapInit+0xac>)
 8005e60:	4413      	add	r3, r2
 8005e62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005e68:	4a1d      	ldr	r2, [pc, #116]	@ (8005ee0 <prvHeapInit+0xb0>)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005e6e:	4b1c      	ldr	r3, [pc, #112]	@ (8005ee0 <prvHeapInit+0xb0>)
 8005e70:	2200      	movs	r2, #0
 8005e72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68ba      	ldr	r2, [r7, #8]
 8005e78:	4413      	add	r3, r2
 8005e7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005e7c:	2208      	movs	r2, #8
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	1a9b      	subs	r3, r3, r2
 8005e82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f023 0307 	bic.w	r3, r3, #7
 8005e8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	4a15      	ldr	r2, [pc, #84]	@ (8005ee4 <prvHeapInit+0xb4>)
 8005e90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005e92:	4b14      	ldr	r3, [pc, #80]	@ (8005ee4 <prvHeapInit+0xb4>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2200      	movs	r2, #0
 8005e98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005e9a:	4b12      	ldr	r3, [pc, #72]	@ (8005ee4 <prvHeapInit+0xb4>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	1ad2      	subs	r2, r2, r3
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee4 <prvHeapInit+0xb4>)
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	4a0a      	ldr	r2, [pc, #40]	@ (8005ee8 <prvHeapInit+0xb8>)
 8005ebe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	4a09      	ldr	r2, [pc, #36]	@ (8005eec <prvHeapInit+0xbc>)
 8005ec6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ec8:	4b09      	ldr	r3, [pc, #36]	@ (8005ef0 <prvHeapInit+0xc0>)
 8005eca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005ece:	601a      	str	r2, [r3, #0]
}
 8005ed0:	bf00      	nop
 8005ed2:	3714      	adds	r7, #20
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr
 8005edc:	20001104 	.word	0x20001104
 8005ee0:	20004d04 	.word	0x20004d04
 8005ee4:	20004d0c 	.word	0x20004d0c
 8005ee8:	20004d14 	.word	0x20004d14
 8005eec:	20004d10 	.word	0x20004d10
 8005ef0:	20004d20 	.word	0x20004d20

08005ef4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b085      	sub	sp, #20
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005efc:	4b28      	ldr	r3, [pc, #160]	@ (8005fa0 <prvInsertBlockIntoFreeList+0xac>)
 8005efe:	60fb      	str	r3, [r7, #12]
 8005f00:	e002      	b.n	8005f08 <prvInsertBlockIntoFreeList+0x14>
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	60fb      	str	r3, [r7, #12]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d8f7      	bhi.n	8005f02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	68ba      	ldr	r2, [r7, #8]
 8005f1c:	4413      	add	r3, r2
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d108      	bne.n	8005f36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	685a      	ldr	r2, [r3, #4]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	441a      	add	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	68ba      	ldr	r2, [r7, #8]
 8005f40:	441a      	add	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d118      	bne.n	8005f7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	4b15      	ldr	r3, [pc, #84]	@ (8005fa4 <prvInsertBlockIntoFreeList+0xb0>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d00d      	beq.n	8005f72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685a      	ldr	r2, [r3, #4]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	441a      	add	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	e008      	b.n	8005f84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005f72:	4b0c      	ldr	r3, [pc, #48]	@ (8005fa4 <prvInsertBlockIntoFreeList+0xb0>)
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	601a      	str	r2, [r3, #0]
 8005f7a:	e003      	b.n	8005f84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d002      	beq.n	8005f92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f92:	bf00      	nop
 8005f94:	3714      	adds	r7, #20
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr
 8005f9e:	bf00      	nop
 8005fa0:	20004d04 	.word	0x20004d04
 8005fa4:	20004d0c 	.word	0x20004d0c

08005fa8 <memset>:
 8005fa8:	b5b0      	push	{r4, r5, r7, lr}
 8005faa:	af02      	add	r7, sp, #8
 8005fac:	2a10      	cmp	r2, #16
 8005fae:	d371      	bcc.n	8006094 <memset+0xec>
 8005fb0:	4243      	negs	r3, r0
 8005fb2:	f003 0c03 	and.w	ip, r3, #3
 8005fb6:	eb00 050c 	add.w	r5, r0, ip
 8005fba:	42a8      	cmp	r0, r5
 8005fbc:	d217      	bcs.n	8005fee <memset+0x46>
 8005fbe:	f1ac 0e01 	sub.w	lr, ip, #1
 8005fc2:	f1bc 0f00 	cmp.w	ip, #0
 8005fc6:	4604      	mov	r4, r0
 8005fc8:	bf1e      	ittt	ne
 8005fca:	4604      	movne	r4, r0
 8005fcc:	f804 1b01 	strbne.w	r1, [r4], #1
 8005fd0:	f1bc 0f01 	cmpne.w	ip, #1
 8005fd4:	d153      	bne.n	800607e <memset+0xd6>
 8005fd6:	f1be 0f03 	cmp.w	lr, #3
 8005fda:	d308      	bcc.n	8005fee <memset+0x46>
 8005fdc:	3c04      	subs	r4, #4
 8005fde:	f804 1f04 	strb.w	r1, [r4, #4]!
 8005fe2:	1d23      	adds	r3, r4, #4
 8005fe4:	42ab      	cmp	r3, r5
 8005fe6:	70e1      	strb	r1, [r4, #3]
 8005fe8:	70a1      	strb	r1, [r4, #2]
 8005fea:	7061      	strb	r1, [r4, #1]
 8005fec:	d1f7      	bne.n	8005fde <memset+0x36>
 8005fee:	eba2 0e0c 	sub.w	lr, r2, ip
 8005ff2:	f02e 0203 	bic.w	r2, lr, #3
 8005ff6:	eb05 0c02 	add.w	ip, r5, r2
 8005ffa:	4565      	cmp	r5, ip
 8005ffc:	d213      	bcs.n	8006026 <memset+0x7e>
 8005ffe:	b2ca      	uxtb	r2, r1
 8006000:	f04f 3401 	mov.w	r4, #16843009	@ 0x1010101
 8006004:	4362      	muls	r2, r4
 8006006:	f845 2b04 	str.w	r2, [r5], #4
 800600a:	4565      	cmp	r5, ip
 800600c:	d20b      	bcs.n	8006026 <memset+0x7e>
 800600e:	f845 2b04 	str.w	r2, [r5], #4
 8006012:	4565      	cmp	r5, ip
 8006014:	bf3c      	itt	cc
 8006016:	f845 2b04 	strcc.w	r2, [r5], #4
 800601a:	4565      	cmpcc	r5, ip
 800601c:	d203      	bcs.n	8006026 <memset+0x7e>
 800601e:	f845 2b04 	str.w	r2, [r5], #4
 8006022:	4565      	cmp	r5, ip
 8006024:	d3ef      	bcc.n	8006006 <memset+0x5e>
 8006026:	f00e 0203 	and.w	r2, lr, #3
 800602a:	eb0c 0302 	add.w	r3, ip, r2
 800602e:	459c      	cmp	ip, r3
 8006030:	d224      	bcs.n	800607c <memset+0xd4>
 8006032:	f1a2 0e01 	sub.w	lr, r2, #1
 8006036:	f012 0403 	ands.w	r4, r2, #3
 800603a:	d012      	beq.n	8006062 <memset+0xba>
 800603c:	4662      	mov	r2, ip
 800603e:	2c01      	cmp	r4, #1
 8006040:	f802 1b01 	strb.w	r1, [r2], #1
 8006044:	d009      	beq.n	800605a <memset+0xb2>
 8006046:	f88c 1001 	strb.w	r1, [ip, #1]
 800604a:	2c02      	cmp	r4, #2
 800604c:	bf1a      	itte	ne
 800604e:	f88c 1002 	strbne.w	r1, [ip, #2]
 8006052:	f10c 0203 	addne.w	r2, ip, #3
 8006056:	f10c 0202 	addeq.w	r2, ip, #2
 800605a:	f1be 0f03 	cmp.w	lr, #3
 800605e:	d204      	bcs.n	800606a <memset+0xc2>
 8006060:	e00c      	b.n	800607c <memset+0xd4>
 8006062:	4662      	mov	r2, ip
 8006064:	f1be 0f03 	cmp.w	lr, #3
 8006068:	d308      	bcc.n	800607c <memset+0xd4>
 800606a:	3a04      	subs	r2, #4
 800606c:	f802 1f04 	strb.w	r1, [r2, #4]!
 8006070:	1d15      	adds	r5, r2, #4
 8006072:	429d      	cmp	r5, r3
 8006074:	70d1      	strb	r1, [r2, #3]
 8006076:	7091      	strb	r1, [r2, #2]
 8006078:	7051      	strb	r1, [r2, #1]
 800607a:	d1f7      	bne.n	800606c <memset+0xc4>
 800607c:	bdb0      	pop	{r4, r5, r7, pc}
 800607e:	7041      	strb	r1, [r0, #1]
 8006080:	f1bc 0f02 	cmp.w	ip, #2
 8006084:	bf1a      	itte	ne
 8006086:	7081      	strbne	r1, [r0, #2]
 8006088:	1cc4      	addne	r4, r0, #3
 800608a:	1c84      	addeq	r4, r0, #2
 800608c:	f1be 0f03 	cmp.w	lr, #3
 8006090:	d2a4      	bcs.n	8005fdc <memset+0x34>
 8006092:	e7ac      	b.n	8005fee <memset+0x46>
 8006094:	4684      	mov	ip, r0
 8006096:	eb0c 0302 	add.w	r3, ip, r2
 800609a:	459c      	cmp	ip, r3
 800609c:	d3c9      	bcc.n	8006032 <memset+0x8a>
 800609e:	e7ed      	b.n	800607c <memset+0xd4>

080060a0 <memcpy>:
 80060a0:	b580      	push	{r7, lr}
 80060a2:	466f      	mov	r7, sp
 80060a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060a8:	f000 b80a 	b.w	80060c0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>

080060ac <__aeabi_uldivmod>:
 80060ac:	b510      	push	{r4, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	ac02      	add	r4, sp, #8
 80060b2:	9400      	str	r4, [sp, #0]
 80060b4:	f000 f977 	bl	80063a6 <__udivmoddi4>
 80060b8:	9a02      	ldr	r2, [sp, #8]
 80060ba:	9b03      	ldr	r3, [sp, #12]
 80060bc:	b004      	add	sp, #16
 80060be:	bd10      	pop	{r4, pc}

080060c0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>:
 80060c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060c2:	af03      	add	r7, sp, #12
 80060c4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 80060c8:	b08c      	sub	sp, #48	@ 0x30
 80060ca:	2a10      	cmp	r2, #16
 80060cc:	d31e      	bcc.n	800610c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x4c>
 80060ce:	4243      	negs	r3, r0
 80060d0:	f003 0803 	and.w	r8, r3, #3
 80060d4:	eb00 0308 	add.w	r3, r0, r8
 80060d8:	4298      	cmp	r0, r3
 80060da:	d233      	bcs.n	8006144 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 80060dc:	f1a8 0c01 	sub.w	ip, r8, #1
 80060e0:	4606      	mov	r6, r0
 80060e2:	460c      	mov	r4, r1
 80060e4:	f1b8 0f00 	cmp.w	r8, #0
 80060e8:	d01a      	beq.n	8006120 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 80060ea:	460c      	mov	r4, r1
 80060ec:	4606      	mov	r6, r0
 80060ee:	f814 eb01 	ldrb.w	lr, [r4], #1
 80060f2:	f1b8 0f01 	cmp.w	r8, #1
 80060f6:	f806 eb01 	strb.w	lr, [r6], #1
 80060fa:	d011      	beq.n	8006120 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 80060fc:	784e      	ldrb	r6, [r1, #1]
 80060fe:	f1b8 0f02 	cmp.w	r8, #2
 8006102:	7046      	strb	r6, [r0, #1]
 8006104:	d108      	bne.n	8006118 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x58>
 8006106:	1c8c      	adds	r4, r1, #2
 8006108:	1c86      	adds	r6, r0, #2
 800610a:	e009      	b.n	8006120 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800610c:	4684      	mov	ip, r0
 800610e:	eb0c 0302 	add.w	r3, ip, r2
 8006112:	459c      	cmp	ip, r3
 8006114:	d340      	bcc.n	8006198 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xd8>
 8006116:	e06c      	b.n	80061f2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 8006118:	788e      	ldrb	r6, [r1, #2]
 800611a:	1ccc      	adds	r4, r1, #3
 800611c:	7086      	strb	r6, [r0, #2]
 800611e:	1cc6      	adds	r6, r0, #3
 8006120:	f1bc 0f03 	cmp.w	ip, #3
 8006124:	d30e      	bcc.n	8006144 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 8006126:	3c04      	subs	r4, #4
 8006128:	3e04      	subs	r6, #4
 800612a:	f814 5f04 	ldrb.w	r5, [r4, #4]!
 800612e:	f806 5f04 	strb.w	r5, [r6, #4]!
 8006132:	7865      	ldrb	r5, [r4, #1]
 8006134:	7075      	strb	r5, [r6, #1]
 8006136:	78a5      	ldrb	r5, [r4, #2]
 8006138:	70b5      	strb	r5, [r6, #2]
 800613a:	78e5      	ldrb	r5, [r4, #3]
 800613c:	70f5      	strb	r5, [r6, #3]
 800613e:	1d35      	adds	r5, r6, #4
 8006140:	429d      	cmp	r5, r3
 8006142:	d1f2      	bne.n	800612a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x6a>
 8006144:	eba2 0e08 	sub.w	lr, r2, r8
 8006148:	eb01 0408 	add.w	r4, r1, r8
 800614c:	f02e 0203 	bic.w	r2, lr, #3
 8006150:	f014 0603 	ands.w	r6, r4, #3
 8006154:	eb03 0c02 	add.w	ip, r3, r2
 8006158:	d159      	bne.n	800620e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x14e>
 800615a:	4563      	cmp	r3, ip
 800615c:	d215      	bcs.n	800618a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 800615e:	4621      	mov	r1, r4
 8006160:	680d      	ldr	r5, [r1, #0]
 8006162:	f843 5b04 	str.w	r5, [r3], #4
 8006166:	4563      	cmp	r3, ip
 8006168:	d20f      	bcs.n	800618a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 800616a:	684d      	ldr	r5, [r1, #4]
 800616c:	f843 5b04 	str.w	r5, [r3], #4
 8006170:	4563      	cmp	r3, ip
 8006172:	bf3e      	ittt	cc
 8006174:	688d      	ldrcc	r5, [r1, #8]
 8006176:	f843 5b04 	strcc.w	r5, [r3], #4
 800617a:	4563      	cmpcc	r3, ip
 800617c:	d205      	bcs.n	800618a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 800617e:	68cd      	ldr	r5, [r1, #12]
 8006180:	3110      	adds	r1, #16
 8006182:	f843 5b04 	str.w	r5, [r3], #4
 8006186:	4563      	cmp	r3, ip
 8006188:	d3ea      	bcc.n	8006160 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xa0>
 800618a:	18a1      	adds	r1, r4, r2
 800618c:	f00e 0203 	and.w	r2, lr, #3
 8006190:	eb0c 0302 	add.w	r3, ip, r2
 8006194:	459c      	cmp	ip, r3
 8006196:	d22c      	bcs.n	80061f2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 8006198:	f1a2 0e01 	sub.w	lr, r2, #1
 800619c:	f012 0403 	ands.w	r4, r2, #3
 80061a0:	d013      	beq.n	80061ca <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10a>
 80061a2:	460a      	mov	r2, r1
 80061a4:	4665      	mov	r5, ip
 80061a6:	f812 6b01 	ldrb.w	r6, [r2], #1
 80061aa:	2c01      	cmp	r4, #1
 80061ac:	f805 6b01 	strb.w	r6, [r5], #1
 80061b0:	d00d      	beq.n	80061ce <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10e>
 80061b2:	784a      	ldrb	r2, [r1, #1]
 80061b4:	2c02      	cmp	r4, #2
 80061b6:	f88c 2001 	strb.w	r2, [ip, #1]
 80061ba:	d11e      	bne.n	80061fa <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x13a>
 80061bc:	1c8a      	adds	r2, r1, #2
 80061be:	f10c 0502 	add.w	r5, ip, #2
 80061c2:	f1be 0f03 	cmp.w	lr, #3
 80061c6:	d205      	bcs.n	80061d4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 80061c8:	e013      	b.n	80061f2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 80061ca:	4665      	mov	r5, ip
 80061cc:	460a      	mov	r2, r1
 80061ce:	f1be 0f03 	cmp.w	lr, #3
 80061d2:	d30e      	bcc.n	80061f2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 80061d4:	1f11      	subs	r1, r2, #4
 80061d6:	1f2a      	subs	r2, r5, #4
 80061d8:	f811 6f04 	ldrb.w	r6, [r1, #4]!
 80061dc:	f802 6f04 	strb.w	r6, [r2, #4]!
 80061e0:	784e      	ldrb	r6, [r1, #1]
 80061e2:	7056      	strb	r6, [r2, #1]
 80061e4:	788e      	ldrb	r6, [r1, #2]
 80061e6:	7096      	strb	r6, [r2, #2]
 80061e8:	78ce      	ldrb	r6, [r1, #3]
 80061ea:	70d6      	strb	r6, [r2, #3]
 80061ec:	1d16      	adds	r6, r2, #4
 80061ee:	429e      	cmp	r6, r3
 80061f0:	d1f2      	bne.n	80061d8 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x118>
 80061f2:	b00c      	add	sp, #48	@ 0x30
 80061f4:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 80061f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061fa:	788a      	ldrb	r2, [r1, #2]
 80061fc:	f10c 0503 	add.w	r5, ip, #3
 8006200:	f88c 2002 	strb.w	r2, [ip, #2]
 8006204:	1cca      	adds	r2, r1, #3
 8006206:	f1be 0f03 	cmp.w	lr, #3
 800620a:	d2e3      	bcs.n	80061d4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 800620c:	e7f1      	b.n	80061f2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800620e:	f04f 0900 	mov.w	r9, #0
 8006212:	f1c6 0a04 	rsb	sl, r6, #4
 8006216:	ad0b      	add	r5, sp, #44	@ 0x2c
 8006218:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 800621c:	eb05 0b06 	add.w	fp, r5, r6
 8006220:	ea5f 75ca 	movs.w	r5, sl, lsl #31
 8006224:	bf1e      	ittt	ne
 8006226:	7825      	ldrbne	r5, [r4, #0]
 8006228:	f88b 5000 	strbne.w	r5, [fp]
 800622c:	f04f 0901 	movne.w	r9, #1
 8006230:	1ba5      	subs	r5, r4, r6
 8006232:	9507      	str	r5, [sp, #28]
 8006234:	00f5      	lsls	r5, r6, #3
 8006236:	9501      	str	r5, [sp, #4]
 8006238:	ea5f 758a 	movs.w	r5, sl, lsl #30
 800623c:	bf44      	itt	mi
 800623e:	f834 5009 	ldrhmi.w	r5, [r4, r9]
 8006242:	f82b 5009 	strhmi.w	r5, [fp, r9]
 8006246:	1d1d      	adds	r5, r3, #4
 8006248:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 800624c:	4565      	cmp	r5, ip
 800624e:	9d01      	ldr	r5, [sp, #4]
 8006250:	46aa      	mov	sl, r5
 8006252:	f1c5 0500 	rsb	r5, r5, #0
 8006256:	d25c      	bcs.n	8006312 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x252>
 8006258:	4273      	negs	r3, r6
 800625a:	9500      	str	r5, [sp, #0]
 800625c:	eb01 0903 	add.w	r9, r1, r3
 8006260:	f005 0118 	and.w	r1, r5, #24
 8006264:	4605      	mov	r5, r0
 8006266:	9107      	str	r1, [sp, #28]
 8006268:	f8cd 9010 	str.w	r9, [sp, #16]
 800626c:	44c1      	add	r9, r8
 800626e:	9b07      	ldr	r3, [sp, #28]
 8006270:	fa2b fb0a 	lsr.w	fp, fp, sl
 8006274:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006278:	9108      	str	r1, [sp, #32]
 800627a:	fa01 f303 	lsl.w	r3, r1, r3
 800627e:	eb05 0108 	add.w	r1, r5, r8
 8006282:	ea43 030b 	orr.w	r3, r3, fp
 8006286:	468b      	mov	fp, r1
 8006288:	f84b 3b08 	str.w	r3, [fp], #8
 800628c:	45e3      	cmp	fp, ip
 800628e:	d242      	bcs.n	8006316 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x256>
 8006290:	9b08      	ldr	r3, [sp, #32]
 8006292:	9503      	str	r5, [sp, #12]
 8006294:	f8cd 9018 	str.w	r9, [sp, #24]
 8006298:	fa23 f50a 	lsr.w	r5, r3, sl
 800629c:	f8d9 9008 	ldr.w	r9, [r9, #8]
 80062a0:	9b07      	ldr	r3, [sp, #28]
 80062a2:	9105      	str	r1, [sp, #20]
 80062a4:	fa09 f303 	lsl.w	r3, r9, r3
 80062a8:	432b      	orrs	r3, r5
 80062aa:	604b      	str	r3, [r1, #4]
 80062ac:	f101 030c 	add.w	r3, r1, #12
 80062b0:	4563      	cmp	r3, ip
 80062b2:	d236      	bcs.n	8006322 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x262>
 80062b4:	9d06      	ldr	r5, [sp, #24]
 80062b6:	68ed      	ldr	r5, [r5, #12]
 80062b8:	9508      	str	r5, [sp, #32]
 80062ba:	fa29 f50a 	lsr.w	r5, r9, sl
 80062be:	9502      	str	r5, [sp, #8]
 80062c0:	e9dd 5107 	ldrd	r5, r1, [sp, #28]
 80062c4:	fa01 f905 	lsl.w	r9, r1, r5
 80062c8:	9905      	ldr	r1, [sp, #20]
 80062ca:	9d02      	ldr	r5, [sp, #8]
 80062cc:	3110      	adds	r1, #16
 80062ce:	ea45 0509 	orr.w	r5, r5, r9
 80062d2:	4561      	cmp	r1, ip
 80062d4:	f8cb 5000 	str.w	r5, [fp]
 80062d8:	d22d      	bcs.n	8006336 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x276>
 80062da:	9906      	ldr	r1, [sp, #24]
 80062dc:	9d07      	ldr	r5, [sp, #28]
 80062de:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80062e2:	f8d1 b010 	ldr.w	fp, [r1, #16]
 80062e6:	9908      	ldr	r1, [sp, #32]
 80062e8:	f109 0910 	add.w	r9, r9, #16
 80062ec:	fa0b f505 	lsl.w	r5, fp, r5
 80062f0:	fa21 f10a 	lsr.w	r1, r1, sl
 80062f4:	4329      	orrs	r1, r5
 80062f6:	9d03      	ldr	r5, [sp, #12]
 80062f8:	6019      	str	r1, [r3, #0]
 80062fa:	3510      	adds	r5, #16
 80062fc:	eb05 0308 	add.w	r3, r5, r8
 8006300:	1d19      	adds	r1, r3, #4
 8006302:	4561      	cmp	r1, ip
 8006304:	d3b0      	bcc.n	8006268 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x1a8>
 8006306:	eb09 0108 	add.w	r1, r9, r8
 800630a:	9107      	str	r1, [sp, #28]
 800630c:	f8dd a000 	ldr.w	sl, [sp]
 8006310:	e018      	b.n	8006344 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 8006312:	46aa      	mov	sl, r5
 8006314:	e016      	b.n	8006344 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 8006316:	460b      	mov	r3, r1
 8006318:	f109 0104 	add.w	r1, r9, #4
 800631c:	9107      	str	r1, [sp, #28]
 800631e:	3304      	adds	r3, #4
 8006320:	e00c      	b.n	800633c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x27c>
 8006322:	9906      	ldr	r1, [sp, #24]
 8006324:	46cb      	mov	fp, r9
 8006326:	f8dd a000 	ldr.w	sl, [sp]
 800632a:	3108      	adds	r1, #8
 800632c:	9107      	str	r1, [sp, #28]
 800632e:	9905      	ldr	r1, [sp, #20]
 8006330:	f101 0308 	add.w	r3, r1, #8
 8006334:	e006      	b.n	8006344 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 8006336:	9906      	ldr	r1, [sp, #24]
 8006338:	310c      	adds	r1, #12
 800633a:	9107      	str	r1, [sp, #28]
 800633c:	f8dd a000 	ldr.w	sl, [sp]
 8006340:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006344:	2500      	movs	r5, #0
 8006346:	2e01      	cmp	r6, #1
 8006348:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 800634c:	f807 5c26 	strb.w	r5, [r7, #-38]
 8006350:	d105      	bne.n	800635e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x29e>
 8006352:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8006356:	f04f 0900 	mov.w	r9, #0
 800635a:	2100      	movs	r1, #0
 800635c:	e009      	b.n	8006372 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2b2>
 800635e:	9907      	ldr	r1, [sp, #28]
 8006360:	f1a7 0826 	sub.w	r8, r7, #38	@ 0x26
 8006364:	790d      	ldrb	r5, [r1, #4]
 8006366:	7949      	ldrb	r1, [r1, #5]
 8006368:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 800636c:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8006370:	2102      	movs	r1, #2
 8006372:	07e6      	lsls	r6, r4, #31
 8006374:	d101      	bne.n	800637a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ba>
 8006376:	2100      	movs	r1, #0
 8006378:	e009      	b.n	800638e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ce>
 800637a:	9d07      	ldr	r5, [sp, #28]
 800637c:	3504      	adds	r5, #4
 800637e:	5c69      	ldrb	r1, [r5, r1]
 8006380:	f888 1000 	strb.w	r1, [r8]
 8006384:	f817 1c26 	ldrb.w	r1, [r7, #-38]
 8006388:	f89d 5028 	ldrb.w	r5, [sp, #40]	@ 0x28
 800638c:	0409      	lsls	r1, r1, #16
 800638e:	ea41 0109 	orr.w	r1, r1, r9
 8006392:	9e01      	ldr	r6, [sp, #4]
 8006394:	4329      	orrs	r1, r5
 8006396:	f00a 0518 	and.w	r5, sl, #24
 800639a:	40a9      	lsls	r1, r5
 800639c:	fa2b f606 	lsr.w	r6, fp, r6
 80063a0:	4331      	orrs	r1, r6
 80063a2:	6019      	str	r1, [r3, #0]
 80063a4:	e6f1      	b.n	800618a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>

080063a6 <__udivmoddi4>:
 80063a6:	b580      	push	{r7, lr}
 80063a8:	466f      	mov	r7, sp
 80063aa:	b086      	sub	sp, #24
 80063ac:	4684      	mov	ip, r0
 80063ae:	a802      	add	r0, sp, #8
 80063b0:	e9cd 2300 	strd	r2, r3, [sp]
 80063b4:	4662      	mov	r2, ip
 80063b6:	460b      	mov	r3, r1
 80063b8:	f000 f80d 	bl	80063d6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>
 80063bc:	f8d7 c008 	ldr.w	ip, [r7, #8]
 80063c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063c4:	f1bc 0f00 	cmp.w	ip, #0
 80063c8:	bf1c      	itt	ne
 80063ca:	e9dd 3204 	ldrdne	r3, r2, [sp, #16]
 80063ce:	e9cc 3200 	strdne	r3, r2, [ip]
 80063d2:	b006      	add	sp, #24
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>:
 80063d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063d8:	af03      	add	r7, sp, #12
 80063da:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
 80063de:	e9d7 e802 	ldrd	lr, r8, [r7, #8]
 80063e2:	f1be 0f00 	cmp.w	lr, #0
 80063e6:	d072      	beq.n	80064ce <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 80063e8:	f1b8 0f00 	cmp.w	r8, #0
 80063ec:	d16f      	bne.n	80064ce <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 80fc 	beq.w	80065ec <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x216>
 80063f4:	4573      	cmp	r3, lr
 80063f6:	f080 8107 	bcs.w	8006608 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x232>
 80063fa:	fab3 f183 	clz	r1, r3
 80063fe:	fabe f68e 	clz	r6, lr
 8006402:	1a71      	subs	r1, r6, r1
 8006404:	f101 0620 	add.w	r6, r1, #32
 8006408:	bf08      	it	eq
 800640a:	261f      	moveq	r6, #31
 800640c:	f1c6 0520 	rsb	r5, r6, #32
 8006410:	fa08 f106 	lsl.w	r1, r8, r6
 8006414:	fa0e f806 	lsl.w	r8, lr, r6
 8006418:	fa2e f505 	lsr.w	r5, lr, r5
 800641c:	4329      	orrs	r1, r5
 800641e:	f1b6 0520 	subs.w	r5, r6, #32
 8006422:	f006 061f 	and.w	r6, r6, #31
 8006426:	bf58      	it	pl
 8006428:	fa0e f105 	lslpl.w	r1, lr, r5
 800642c:	f04f 0501 	mov.w	r5, #1
 8006430:	fa05 fc06 	lsl.w	ip, r5, r6
 8006434:	f04f 0500 	mov.w	r5, #0
 8006438:	bf58      	it	pl
 800643a:	f04f 0800 	movpl.w	r8, #0
 800643e:	e008      	b.n	8006452 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x7c>
 8006440:	4622      	mov	r2, r4
 8006442:	4633      	mov	r3, r6
 8006444:	ea4f 1418 	mov.w	r4, r8, lsr #4
 8006448:	ea44 7801 	orr.w	r8, r4, r1, lsl #28
 800644c:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8006450:	0909      	lsrs	r1, r1, #4
 8006452:	ebb2 0408 	subs.w	r4, r2, r8
 8006456:	eb63 0601 	sbc.w	r6, r3, r1
 800645a:	2e00      	cmp	r6, #0
 800645c:	d403      	bmi.n	8006466 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x90>
 800645e:	ea45 050c 	orr.w	r5, r5, ip
 8006462:	d102      	bne.n	800646a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x94>
 8006464:	e02d      	b.n	80064c2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 8006466:	4614      	mov	r4, r2
 8006468:	461e      	mov	r6, r3
 800646a:	ea5f 0351 	movs.w	r3, r1, lsr #1
 800646e:	ea4f 0238 	mov.w	r2, r8, rrx
 8006472:	1aa2      	subs	r2, r4, r2
 8006474:	eb66 0303 	sbc.w	r3, r6, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	d404      	bmi.n	8006486 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb0>
 800647c:	ea45 055c 	orr.w	r5, r5, ip, lsr #1
 8006480:	4614      	mov	r4, r2
 8006482:	d102      	bne.n	800648a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb4>
 8006484:	e01d      	b.n	80064c2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 8006486:	4622      	mov	r2, r4
 8006488:	4633      	mov	r3, r6
 800648a:	ea4f 0498 	mov.w	r4, r8, lsr #2
 800648e:	ea44 7481 	orr.w	r4, r4, r1, lsl #30
 8006492:	1b14      	subs	r4, r2, r4
 8006494:	eb63 0691 	sbc.w	r6, r3, r1, lsr #2
 8006498:	2e00      	cmp	r6, #0
 800649a:	d403      	bmi.n	80064a4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xce>
 800649c:	ea45 059c 	orr.w	r5, r5, ip, lsr #2
 80064a0:	d102      	bne.n	80064a8 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xd2>
 80064a2:	e00e      	b.n	80064c2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 80064a4:	4614      	mov	r4, r2
 80064a6:	461e      	mov	r6, r3
 80064a8:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 80064ac:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 80064b0:	1aa2      	subs	r2, r4, r2
 80064b2:	eb66 03d1 	sbc.w	r3, r6, r1, lsr #3
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d4c2      	bmi.n	8006440 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6a>
 80064ba:	ea45 05dc 	orr.w	r5, r5, ip, lsr #3
 80064be:	4614      	mov	r4, r2
 80064c0:	d1c0      	bne.n	8006444 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6e>
 80064c2:	fbb4 f1fe 	udiv	r1, r4, lr
 80064c6:	fb01 461e 	mls	r6, r1, lr, r4
 80064ca:	4329      	orrs	r1, r5
 80064cc:	e092      	b.n	80065f4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x21e>
 80064ce:	ebb2 060e 	subs.w	r6, r2, lr
 80064d2:	f04f 0100 	mov.w	r1, #0
 80064d6:	eb73 0608 	sbcs.w	r6, r3, r8
 80064da:	d37c      	bcc.n	80065d6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d07a      	beq.n	80065d6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 80064e0:	fab3 f183 	clz	r1, r3
 80064e4:	fab8 f688 	clz	r6, r8
 80064e8:	1a71      	subs	r1, r6, r1
 80064ea:	f001 063f 	and.w	r6, r1, #63	@ 0x3f
 80064ee:	f001 011f 	and.w	r1, r1, #31
 80064f2:	f1c6 0420 	rsb	r4, r6, #32
 80064f6:	fa08 f506 	lsl.w	r5, r8, r6
 80064fa:	fa0e fc06 	lsl.w	ip, lr, r6
 80064fe:	fa2e f404 	lsr.w	r4, lr, r4
 8006502:	432c      	orrs	r4, r5
 8006504:	f1b6 0520 	subs.w	r5, r6, #32
 8006508:	bf58      	it	pl
 800650a:	fa0e f405 	lslpl.w	r4, lr, r5
 800650e:	f04f 0501 	mov.w	r5, #1
 8006512:	fa05 f901 	lsl.w	r9, r5, r1
 8006516:	f04f 0100 	mov.w	r1, #0
 800651a:	bf58      	it	pl
 800651c:	f04f 0c00 	movpl.w	ip, #0
 8006520:	e008      	b.n	8006534 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x15e>
 8006522:	4632      	mov	r2, r6
 8006524:	462b      	mov	r3, r5
 8006526:	ea4f 161c 	mov.w	r6, ip, lsr #4
 800652a:	ea46 7c04 	orr.w	ip, r6, r4, lsl #28
 800652e:	ea4f 1919 	mov.w	r9, r9, lsr #4
 8006532:	0924      	lsrs	r4, r4, #4
 8006534:	ebb2 060c 	subs.w	r6, r2, ip
 8006538:	eb73 0504 	sbcs.w	r5, r3, r4
 800653c:	d407      	bmi.n	800654e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x178>
 800653e:	ea41 0109 	orr.w	r1, r1, r9
 8006542:	ebb6 020e 	subs.w	r2, r6, lr
 8006546:	eb75 0208 	sbcs.w	r2, r5, r8
 800654a:	d202      	bcs.n	8006552 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x17c>
 800654c:	e03a      	b.n	80065c4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 800654e:	4616      	mov	r6, r2
 8006550:	461d      	mov	r5, r3
 8006552:	ea5f 0354 	movs.w	r3, r4, lsr #1
 8006556:	ea4f 023c 	mov.w	r2, ip, rrx
 800655a:	1ab2      	subs	r2, r6, r2
 800655c:	eb75 0303 	sbcs.w	r3, r5, r3
 8006560:	d409      	bmi.n	8006576 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a0>
 8006562:	ebb2 050e 	subs.w	r5, r2, lr
 8006566:	ea41 0159 	orr.w	r1, r1, r9, lsr #1
 800656a:	eb73 0508 	sbcs.w	r5, r3, r8
 800656e:	4616      	mov	r6, r2
 8006570:	461d      	mov	r5, r3
 8006572:	d202      	bcs.n	800657a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a4>
 8006574:	e026      	b.n	80065c4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 8006576:	4632      	mov	r2, r6
 8006578:	462b      	mov	r3, r5
 800657a:	ea4f 059c 	mov.w	r5, ip, lsr #2
 800657e:	ea45 7584 	orr.w	r5, r5, r4, lsl #30
 8006582:	1b56      	subs	r6, r2, r5
 8006584:	eb63 0594 	sbc.w	r5, r3, r4, lsr #2
 8006588:	2d00      	cmp	r5, #0
 800658a:	d407      	bmi.n	800659c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1c6>
 800658c:	ea41 0199 	orr.w	r1, r1, r9, lsr #2
 8006590:	ebb6 020e 	subs.w	r2, r6, lr
 8006594:	eb75 0208 	sbcs.w	r2, r5, r8
 8006598:	d202      	bcs.n	80065a0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ca>
 800659a:	e013      	b.n	80065c4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 800659c:	4616      	mov	r6, r2
 800659e:	461d      	mov	r5, r3
 80065a0:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80065a4:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
 80065a8:	1ab2      	subs	r2, r6, r2
 80065aa:	eb65 03d4 	sbc.w	r3, r5, r4, lsr #3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d4b7      	bmi.n	8006522 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x14c>
 80065b2:	ebb2 050e 	subs.w	r5, r2, lr
 80065b6:	ea41 01d9 	orr.w	r1, r1, r9, lsr #3
 80065ba:	eb73 0508 	sbcs.w	r5, r3, r8
 80065be:	4616      	mov	r6, r2
 80065c0:	461d      	mov	r5, r3
 80065c2:	d2b0      	bcs.n	8006526 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x150>
 80065c4:	f04f 0c00 	mov.w	ip, #0
 80065c8:	e9c0 1c00 	strd	r1, ip, [r0]
 80065cc:	e9c0 6502 	strd	r6, r5, [r0, #8]
 80065d0:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 80065d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065d6:	f04f 0c00 	mov.w	ip, #0
 80065da:	4616      	mov	r6, r2
 80065dc:	461d      	mov	r5, r3
 80065de:	e9c0 1c00 	strd	r1, ip, [r0]
 80065e2:	e9c0 6502 	strd	r6, r5, [r0, #8]
 80065e6:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 80065ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065ec:	fbb2 f1fe 	udiv	r1, r2, lr
 80065f0:	fb01 261e 	mls	r6, r1, lr, r2
 80065f4:	f04f 0c00 	mov.w	ip, #0
 80065f8:	2500      	movs	r5, #0
 80065fa:	e9c0 1c00 	strd	r1, ip, [r0]
 80065fe:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8006602:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8006606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006608:	d10d      	bne.n	8006626 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x250>
 800660a:	fbb2 f1f3 	udiv	r1, r2, r3
 800660e:	2500      	movs	r5, #0
 8006610:	fb01 2613 	mls	r6, r1, r3, r2
 8006614:	f04f 0c01 	mov.w	ip, #1
 8006618:	e9c0 1c00 	strd	r1, ip, [r0]
 800661c:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8006620:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8006624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006626:	fbb3 fcfe 	udiv	ip, r3, lr
 800662a:	f5be 3f80 	cmp.w	lr, #65536	@ 0x10000
 800662e:	fb0c 351e 	mls	r5, ip, lr, r3
 8006632:	d21a      	bcs.n	800666a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x294>
 8006634:	0429      	lsls	r1, r5, #16
 8006636:	2500      	movs	r5, #0
 8006638:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 800663c:	fbb1 f3fe 	udiv	r3, r1, lr
 8006640:	fb03 f10e 	mul.w	r1, r3, lr
 8006644:	ea4c 4c13 	orr.w	ip, ip, r3, lsr #16
 8006648:	ebc1 4112 	rsb	r1, r1, r2, lsr #16
 800664c:	eac2 4101 	pkhbt	r1, r2, r1, lsl #16
 8006650:	fbb1 f2fe 	udiv	r2, r1, lr
 8006654:	fb02 161e 	mls	r6, r2, lr, r1
 8006658:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
 800665c:	e9c0 1c00 	strd	r1, ip, [r0]
 8006660:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8006664:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8006668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800666a:	ebb2 010e 	subs.w	r1, r2, lr
 800666e:	eb75 0108 	sbcs.w	r1, r5, r8
 8006672:	d208      	bcs.n	8006686 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2b0>
 8006674:	2100      	movs	r1, #0
 8006676:	4616      	mov	r6, r2
 8006678:	e9c0 1c00 	strd	r1, ip, [r0]
 800667c:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8006680:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8006684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006686:	ea4f 71c8 	mov.w	r1, r8, lsl #31
 800668a:	ea41 035e 	orr.w	r3, r1, lr, lsr #1
 800668e:	ea4f 79ce 	mov.w	r9, lr, lsl #31
 8006692:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8006696:	2100      	movs	r1, #0
 8006698:	e008      	b.n	80066ac <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2d6>
 800669a:	4622      	mov	r2, r4
 800669c:	4635      	mov	r5, r6
 800669e:	ea4f 1419 	mov.w	r4, r9, lsr #4
 80066a2:	ea44 7903 	orr.w	r9, r4, r3, lsl #28
 80066a6:	ea4f 1818 	mov.w	r8, r8, lsr #4
 80066aa:	091b      	lsrs	r3, r3, #4
 80066ac:	ebb2 0409 	subs.w	r4, r2, r9
 80066b0:	eb65 0603 	sbc.w	r6, r5, r3
 80066b4:	2e00      	cmp	r6, #0
 80066b6:	d403      	bmi.n	80066c0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ea>
 80066b8:	ea41 0108 	orr.w	r1, r1, r8
 80066bc:	d102      	bne.n	80066c4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ee>
 80066be:	e02d      	b.n	800671c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 80066c0:	4614      	mov	r4, r2
 80066c2:	462e      	mov	r6, r5
 80066c4:	ea5f 0553 	movs.w	r5, r3, lsr #1
 80066c8:	ea4f 0239 	mov.w	r2, r9, rrx
 80066cc:	1aa2      	subs	r2, r4, r2
 80066ce:	eb66 0505 	sbc.w	r5, r6, r5
 80066d2:	2d00      	cmp	r5, #0
 80066d4:	d404      	bmi.n	80066e0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30a>
 80066d6:	ea41 0158 	orr.w	r1, r1, r8, lsr #1
 80066da:	4614      	mov	r4, r2
 80066dc:	d102      	bne.n	80066e4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30e>
 80066de:	e01d      	b.n	800671c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 80066e0:	4622      	mov	r2, r4
 80066e2:	4635      	mov	r5, r6
 80066e4:	ea4f 0499 	mov.w	r4, r9, lsr #2
 80066e8:	ea44 7483 	orr.w	r4, r4, r3, lsl #30
 80066ec:	1b14      	subs	r4, r2, r4
 80066ee:	eb65 0693 	sbc.w	r6, r5, r3, lsr #2
 80066f2:	2e00      	cmp	r6, #0
 80066f4:	d403      	bmi.n	80066fe <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x328>
 80066f6:	ea41 0198 	orr.w	r1, r1, r8, lsr #2
 80066fa:	d102      	bne.n	8006702 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x32c>
 80066fc:	e00e      	b.n	800671c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 80066fe:	4614      	mov	r4, r2
 8006700:	462e      	mov	r6, r5
 8006702:	ea4f 02d9 	mov.w	r2, r9, lsr #3
 8006706:	ea42 7243 	orr.w	r2, r2, r3, lsl #29
 800670a:	1aa2      	subs	r2, r4, r2
 800670c:	eb66 05d3 	sbc.w	r5, r6, r3, lsr #3
 8006710:	2d00      	cmp	r5, #0
 8006712:	d4c2      	bmi.n	800669a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c4>
 8006714:	ea41 01d8 	orr.w	r1, r1, r8, lsr #3
 8006718:	4614      	mov	r4, r2
 800671a:	d1c0      	bne.n	800669e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c8>
 800671c:	fbb4 f2fe 	udiv	r2, r4, lr
 8006720:	2500      	movs	r5, #0
 8006722:	fb02 461e 	mls	r6, r2, lr, r4
 8006726:	4311      	orrs	r1, r2
 8006728:	e9c0 1c00 	strd	r1, ip, [r0]
 800672c:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8006730:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8006734:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08006738 <__libc_init_array>:
 8006738:	b570      	push	{r4, r5, r6, lr}
 800673a:	4d0d      	ldr	r5, [pc, #52]	@ (8006770 <__libc_init_array+0x38>)
 800673c:	4c0d      	ldr	r4, [pc, #52]	@ (8006774 <__libc_init_array+0x3c>)
 800673e:	1b64      	subs	r4, r4, r5
 8006740:	10a4      	asrs	r4, r4, #2
 8006742:	2600      	movs	r6, #0
 8006744:	42a6      	cmp	r6, r4
 8006746:	d109      	bne.n	800675c <__libc_init_array+0x24>
 8006748:	4d0b      	ldr	r5, [pc, #44]	@ (8006778 <__libc_init_array+0x40>)
 800674a:	4c0c      	ldr	r4, [pc, #48]	@ (800677c <__libc_init_array+0x44>)
 800674c:	f000 f8ce 	bl	80068ec <_init>
 8006750:	1b64      	subs	r4, r4, r5
 8006752:	10a4      	asrs	r4, r4, #2
 8006754:	2600      	movs	r6, #0
 8006756:	42a6      	cmp	r6, r4
 8006758:	d105      	bne.n	8006766 <__libc_init_array+0x2e>
 800675a:	bd70      	pop	{r4, r5, r6, pc}
 800675c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006760:	4798      	blx	r3
 8006762:	3601      	adds	r6, #1
 8006764:	e7ee      	b.n	8006744 <__libc_init_array+0xc>
 8006766:	f855 3b04 	ldr.w	r3, [r5], #4
 800676a:	4798      	blx	r3
 800676c:	3601      	adds	r6, #1
 800676e:	e7f2      	b.n	8006756 <__libc_init_array+0x1e>
 8006770:	08006970 	.word	0x08006970
 8006774:	08006970 	.word	0x08006970
 8006778:	08006970 	.word	0x08006970
 800677c:	08006974 	.word	0x08006974

08006780 <__retarget_lock_acquire_recursive>:
 8006780:	4770      	bx	lr

08006782 <__retarget_lock_release_recursive>:
 8006782:	4770      	bx	lr

08006784 <_reclaim_reent>:
 8006784:	4b2d      	ldr	r3, [pc, #180]	@ (800683c <_reclaim_reent+0xb8>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4283      	cmp	r3, r0
 800678a:	b570      	push	{r4, r5, r6, lr}
 800678c:	4604      	mov	r4, r0
 800678e:	d053      	beq.n	8006838 <_reclaim_reent+0xb4>
 8006790:	69c3      	ldr	r3, [r0, #28]
 8006792:	b31b      	cbz	r3, 80067dc <_reclaim_reent+0x58>
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	b163      	cbz	r3, 80067b2 <_reclaim_reent+0x2e>
 8006798:	2500      	movs	r5, #0
 800679a:	69e3      	ldr	r3, [r4, #28]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	5959      	ldr	r1, [r3, r5]
 80067a0:	b9b1      	cbnz	r1, 80067d0 <_reclaim_reent+0x4c>
 80067a2:	3504      	adds	r5, #4
 80067a4:	2d80      	cmp	r5, #128	@ 0x80
 80067a6:	d1f8      	bne.n	800679a <_reclaim_reent+0x16>
 80067a8:	69e3      	ldr	r3, [r4, #28]
 80067aa:	4620      	mov	r0, r4
 80067ac:	68d9      	ldr	r1, [r3, #12]
 80067ae:	f000 f847 	bl	8006840 <_free_r>
 80067b2:	69e3      	ldr	r3, [r4, #28]
 80067b4:	6819      	ldr	r1, [r3, #0]
 80067b6:	b111      	cbz	r1, 80067be <_reclaim_reent+0x3a>
 80067b8:	4620      	mov	r0, r4
 80067ba:	f000 f841 	bl	8006840 <_free_r>
 80067be:	69e3      	ldr	r3, [r4, #28]
 80067c0:	689d      	ldr	r5, [r3, #8]
 80067c2:	b15d      	cbz	r5, 80067dc <_reclaim_reent+0x58>
 80067c4:	4629      	mov	r1, r5
 80067c6:	4620      	mov	r0, r4
 80067c8:	682d      	ldr	r5, [r5, #0]
 80067ca:	f000 f839 	bl	8006840 <_free_r>
 80067ce:	e7f8      	b.n	80067c2 <_reclaim_reent+0x3e>
 80067d0:	680e      	ldr	r6, [r1, #0]
 80067d2:	4620      	mov	r0, r4
 80067d4:	f000 f834 	bl	8006840 <_free_r>
 80067d8:	4631      	mov	r1, r6
 80067da:	e7e1      	b.n	80067a0 <_reclaim_reent+0x1c>
 80067dc:	6961      	ldr	r1, [r4, #20]
 80067de:	b111      	cbz	r1, 80067e6 <_reclaim_reent+0x62>
 80067e0:	4620      	mov	r0, r4
 80067e2:	f000 f82d 	bl	8006840 <_free_r>
 80067e6:	69e1      	ldr	r1, [r4, #28]
 80067e8:	b111      	cbz	r1, 80067f0 <_reclaim_reent+0x6c>
 80067ea:	4620      	mov	r0, r4
 80067ec:	f000 f828 	bl	8006840 <_free_r>
 80067f0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80067f2:	b111      	cbz	r1, 80067fa <_reclaim_reent+0x76>
 80067f4:	4620      	mov	r0, r4
 80067f6:	f000 f823 	bl	8006840 <_free_r>
 80067fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80067fc:	b111      	cbz	r1, 8006804 <_reclaim_reent+0x80>
 80067fe:	4620      	mov	r0, r4
 8006800:	f000 f81e 	bl	8006840 <_free_r>
 8006804:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006806:	b111      	cbz	r1, 800680e <_reclaim_reent+0x8a>
 8006808:	4620      	mov	r0, r4
 800680a:	f000 f819 	bl	8006840 <_free_r>
 800680e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006810:	b111      	cbz	r1, 8006818 <_reclaim_reent+0x94>
 8006812:	4620      	mov	r0, r4
 8006814:	f000 f814 	bl	8006840 <_free_r>
 8006818:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800681a:	b111      	cbz	r1, 8006822 <_reclaim_reent+0x9e>
 800681c:	4620      	mov	r0, r4
 800681e:	f000 f80f 	bl	8006840 <_free_r>
 8006822:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006824:	b111      	cbz	r1, 800682c <_reclaim_reent+0xa8>
 8006826:	4620      	mov	r0, r4
 8006828:	f000 f80a 	bl	8006840 <_free_r>
 800682c:	6a23      	ldr	r3, [r4, #32]
 800682e:	b11b      	cbz	r3, 8006838 <_reclaim_reent+0xb4>
 8006830:	4620      	mov	r0, r4
 8006832:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006836:	4718      	bx	r3
 8006838:	bd70      	pop	{r4, r5, r6, pc}
 800683a:	bf00      	nop
 800683c:	20000010 	.word	0x20000010

08006840 <_free_r>:
 8006840:	b538      	push	{r3, r4, r5, lr}
 8006842:	4605      	mov	r5, r0
 8006844:	2900      	cmp	r1, #0
 8006846:	d041      	beq.n	80068cc <_free_r+0x8c>
 8006848:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800684c:	1f0c      	subs	r4, r1, #4
 800684e:	2b00      	cmp	r3, #0
 8006850:	bfb8      	it	lt
 8006852:	18e4      	addlt	r4, r4, r3
 8006854:	f000 f83e 	bl	80068d4 <__malloc_lock>
 8006858:	4a1d      	ldr	r2, [pc, #116]	@ (80068d0 <_free_r+0x90>)
 800685a:	6813      	ldr	r3, [r2, #0]
 800685c:	b933      	cbnz	r3, 800686c <_free_r+0x2c>
 800685e:	6063      	str	r3, [r4, #4]
 8006860:	6014      	str	r4, [r2, #0]
 8006862:	4628      	mov	r0, r5
 8006864:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006868:	f000 b83a 	b.w	80068e0 <__malloc_unlock>
 800686c:	42a3      	cmp	r3, r4
 800686e:	d908      	bls.n	8006882 <_free_r+0x42>
 8006870:	6820      	ldr	r0, [r4, #0]
 8006872:	1821      	adds	r1, r4, r0
 8006874:	428b      	cmp	r3, r1
 8006876:	bf01      	itttt	eq
 8006878:	6819      	ldreq	r1, [r3, #0]
 800687a:	685b      	ldreq	r3, [r3, #4]
 800687c:	1809      	addeq	r1, r1, r0
 800687e:	6021      	streq	r1, [r4, #0]
 8006880:	e7ed      	b.n	800685e <_free_r+0x1e>
 8006882:	461a      	mov	r2, r3
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	b10b      	cbz	r3, 800688c <_free_r+0x4c>
 8006888:	42a3      	cmp	r3, r4
 800688a:	d9fa      	bls.n	8006882 <_free_r+0x42>
 800688c:	6811      	ldr	r1, [r2, #0]
 800688e:	1850      	adds	r0, r2, r1
 8006890:	42a0      	cmp	r0, r4
 8006892:	d10b      	bne.n	80068ac <_free_r+0x6c>
 8006894:	6820      	ldr	r0, [r4, #0]
 8006896:	4401      	add	r1, r0
 8006898:	1850      	adds	r0, r2, r1
 800689a:	4283      	cmp	r3, r0
 800689c:	6011      	str	r1, [r2, #0]
 800689e:	d1e0      	bne.n	8006862 <_free_r+0x22>
 80068a0:	6818      	ldr	r0, [r3, #0]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	6053      	str	r3, [r2, #4]
 80068a6:	4408      	add	r0, r1
 80068a8:	6010      	str	r0, [r2, #0]
 80068aa:	e7da      	b.n	8006862 <_free_r+0x22>
 80068ac:	d902      	bls.n	80068b4 <_free_r+0x74>
 80068ae:	230c      	movs	r3, #12
 80068b0:	602b      	str	r3, [r5, #0]
 80068b2:	e7d6      	b.n	8006862 <_free_r+0x22>
 80068b4:	6820      	ldr	r0, [r4, #0]
 80068b6:	1821      	adds	r1, r4, r0
 80068b8:	428b      	cmp	r3, r1
 80068ba:	bf04      	itt	eq
 80068bc:	6819      	ldreq	r1, [r3, #0]
 80068be:	685b      	ldreq	r3, [r3, #4]
 80068c0:	6063      	str	r3, [r4, #4]
 80068c2:	bf04      	itt	eq
 80068c4:	1809      	addeq	r1, r1, r0
 80068c6:	6021      	streq	r1, [r4, #0]
 80068c8:	6054      	str	r4, [r2, #4]
 80068ca:	e7ca      	b.n	8006862 <_free_r+0x22>
 80068cc:	bd38      	pop	{r3, r4, r5, pc}
 80068ce:	bf00      	nop
 80068d0:	20004e60 	.word	0x20004e60

080068d4 <__malloc_lock>:
 80068d4:	4801      	ldr	r0, [pc, #4]	@ (80068dc <__malloc_lock+0x8>)
 80068d6:	f7ff bf53 	b.w	8006780 <__retarget_lock_acquire_recursive>
 80068da:	bf00      	nop
 80068dc:	20004e5c 	.word	0x20004e5c

080068e0 <__malloc_unlock>:
 80068e0:	4801      	ldr	r0, [pc, #4]	@ (80068e8 <__malloc_unlock+0x8>)
 80068e2:	f7ff bf4e 	b.w	8006782 <__retarget_lock_release_recursive>
 80068e6:	bf00      	nop
 80068e8:	20004e5c 	.word	0x20004e5c

080068ec <_init>:
 80068ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ee:	bf00      	nop
 80068f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068f2:	bc08      	pop	{r3}
 80068f4:	469e      	mov	lr, r3
 80068f6:	4770      	bx	lr

080068f8 <_fini>:
 80068f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068fa:	bf00      	nop
 80068fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068fe:	bc08      	pop	{r3}
 8006900:	469e      	mov	lr, r3
 8006902:	4770      	bx	lr
