
---------- Begin Simulation Statistics ----------
simSeconds                                   0.018149                       # Number of seconds simulated (Second)
simTicks                                  18148515000                       # Number of ticks simulated (Tick)
finalTick                                 18148515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     83.88                       # Real time elapsed on the host (Second)
hostTickRate                                216371122                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     13999290                       # Number of instructions simulated (Count)
simOps                                       15163603                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   166903                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     180784                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         36297031                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        15815388                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      424                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       21283234                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  16004                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               652208                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            670497                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 140                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            36149564                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.588755                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.348662                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  28387507     78.53%     78.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2319471      6.42%     84.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1547112      4.28%     89.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1445074      4.00%     93.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1385578      3.83%     97.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    634620      1.76%     98.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    271043      0.75%     99.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     80625      0.22%     99.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     78534      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              36149564                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   28309      3.08%      3.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      3.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1159      0.13%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     19      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     14      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 875494     95.17%     98.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14948      1.62%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       447387      2.10%      2.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       8988950     42.23%     44.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7645      0.04%     44.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2713      0.01%     44.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     44.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     44.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     44.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     44.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     44.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     44.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     44.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       892725      4.19%     48.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1785773      8.39%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       892718      4.19%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7598897     35.70%     96.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       666299      3.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       21283234                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.586363                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              919943                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.043224                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 61655698                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11408151                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10551357                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 17996281                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 5059961                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         4913627                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12943329                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     8812461                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          21255797                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       7584764                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     27437                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 678                       # Number of nop insts executed (Count)
system.cpu.numRefs                            8249498                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1348339                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       664734                       # Number of stores executed (Count)
system.cpu.numRate                           0.585607                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1527                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          147467                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    13999290                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      15163603                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.592777                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.592777                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.385687                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.385687                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   24060082                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7978592                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   10271579                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     4631214                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4627080                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  17251997                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      221                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1876136                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        673002                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9427                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13455                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1496300                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1404604                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             23917                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               754064                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                16134                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  751018                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995961                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17668                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 48                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6916                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1333                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5583                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          687                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          649050                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             284                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             23808                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     36046128                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.420681                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.477654                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        31395653     87.10%     87.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1557530      4.32%     91.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1678500      4.66%     96.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           29600      0.08%     96.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           97541      0.27%     96.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           24234      0.07%     96.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          186635      0.52%     97.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           82040      0.23%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          994395      2.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     36046128                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             13999601                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               15163914                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2384164                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1749264                       # Number of loads committed (Count)
system.cpu.commit.amos                            110                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         118                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1297682                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          4912239                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    10957927                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11042                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       446501      2.94%      2.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      8753100     57.72%     60.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7078      0.05%     60.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2571      0.02%     60.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     60.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       892523      5.89%     66.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1785335     11.77%     78.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     78.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       892547      5.89%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1749264     11.54%     95.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       634900      4.19%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     15163914                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        994395                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1164629                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1164629                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1164629                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1164629                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1269561                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1269561                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1269561                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1269561                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  89785740486                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  89785740486                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  89785740486                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  89785740486                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2434190                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2434190                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2434190                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2434190                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.521554                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.521554                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.521554                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.521554                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 70721.879836                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 70721.879836                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 70721.879836                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 70721.879836                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     32579500                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          477                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       897392                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      36.304647                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    47.700000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       449071                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            449071                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       357854                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        357854                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       357854                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       357854                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       911707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       911707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       911707                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       911707                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  68651535699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  68651535699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  68651535699                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  68651535699                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.374542                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.374542                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.374542                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.374542                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 75299.998463                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 75299.998463                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 75299.998463                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 75299.998463                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 910689                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       535538                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          535538                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1263847                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1263847                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  89445721500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  89445721500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1799385                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1799385                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.702377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.702377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 70772.586793                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 70772.586793                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       354398                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       354398                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       909449                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       909449                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  68517394000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  68517394000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.505422                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.505422                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 75339.457188                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 75339.457188                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          104                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             104                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       371000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       371000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.054545                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.054545                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 61833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 61833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       365000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       365000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.054545                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.054545                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 60833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 60833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       629091                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         629091                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5583                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5583                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    335843078                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    335843078                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       634674                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       634674                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008797                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008797                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60154.590364                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60154.590364                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3456                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3456                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2127                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2127                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130096791                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130096791                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003351                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003351                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61164.452750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61164.452750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1021.934996                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2076446                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             911713                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.277522                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1021.934996                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          927                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           10648913                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          10648913                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   792895                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              33198442                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    722930                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1410844                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  24453                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               716275                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   876                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               16043852                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3002                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1730135                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       15203367                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1496300                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             770019                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      34388211                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   50604                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  779                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5083                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1679280                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  9497                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           36149564                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.456742                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.631616                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 32963323     91.19%     91.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   231488      0.64%     91.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   354090      0.98%     92.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   242179      0.67%     93.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   606526      1.68%     95.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   292325      0.81%     95.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   160332      0.44%     96.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   399311      1.10%     97.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   899990      2.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             36149564                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.041224                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.418860                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1676561                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1676561                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1676561                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1676561                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2719                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2719                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2719                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2719                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    185778997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    185778997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    185778997                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    185778997                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1679280                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1679280                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1679280                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1679280                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001619                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001619                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001619                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001619                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68326.221773                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68326.221773                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68326.221773                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68326.221773                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          744                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      49.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1867                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1867                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          595                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           595                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          595                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          595                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2124                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2124                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2124                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2124                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    145359999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    145359999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    145359999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    145359999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001265                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001265                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001265                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001265                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68436.911017                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68436.911017                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68436.911017                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68436.911017                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1867                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1676561                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1676561                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2719                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2719                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    185778997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    185778997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1679280                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1679280                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001619                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001619                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68326.221773                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68326.221773                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          595                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          595                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2124                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2124                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    145359999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    145359999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001265                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001265                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68436.911017                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68436.911017                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.783630                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1678684                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2123                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             790.713142                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.783630                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999155                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999155                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          104                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6719243                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6719243                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     24453                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   25116968                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   579728                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               15816490                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5461                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1876136                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  673002                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   418                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    268572                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    28073                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8076                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        18236                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                26312                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 15476366                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                15464984                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   9750480                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  13715866                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.426067                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.710891                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24532                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  126872                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   40                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  93                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  38102                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9280                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 896908                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1749264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            230.651302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           167.943232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 356947     20.41%     20.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2910      0.17%     20.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                13314      0.76%     21.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 5795      0.33%     21.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3154      0.18%     21.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2745      0.16%     22.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3330      0.19%     22.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 3696      0.21%     22.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 5282      0.30%     22.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5453      0.31%     23.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               5521      0.32%     23.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               8507      0.49%     23.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              17098      0.98%     24.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              17918      1.02%     25.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              38320      2.19%     28.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              96362      5.51%     33.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              57229      3.27%     36.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              38789      2.22%     39.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              35276      2.02%     41.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              28393      1.62%     42.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              26788      1.53%     44.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              26390      1.51%     45.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              27740      1.59%     47.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              27105      1.55%     48.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              25209      1.44%     50.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              30498      1.74%     52.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              55184      3.15%     55.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              85019      4.86%     60.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289             113553      6.49%     66.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              73967      4.23%     70.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           511772     29.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1749264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  24453                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1222111                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                29148746                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          36748                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1569207                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4148299                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               15929668                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 30916                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3674075                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 103351                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34567                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            18617497                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    37284474                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 16866561                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  5906499                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              17846799                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   770698                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     390                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  99                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7646370                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         50857287                       # The number of ROB reads (Count)
system.cpu.rob.writes                        31730235                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 13999290                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   15163603                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    57                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    420                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 175601                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    176021                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   420                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                175601                       # number of overall hits (Count)
system.l2.overallHits::total                   176021                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1704                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               735968                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  737672                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1704                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              735968                       # number of overall misses (Count)
system.l2.overallMisses::total                 737672                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       137641000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     65190874000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        65328515000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      137641000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    65190874000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       65328515000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2124                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             911569                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                913693                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2124                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            911569                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               913693                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.802260                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.807364                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.807352                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.802260                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.807364                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.807352                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80775.234742                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 88578.408300                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    88560.383206                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80775.234742                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 88578.408300                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   88560.383206                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               447143                       # number of writebacks (Count)
system.l2.writebacks::total                    447143                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1704                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           735968                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              737672                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1704                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          735968                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             737672                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    120611000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  57831194000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    57951805000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    120611000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  57831194000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   57951805000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.802260                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.807364                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.807352                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.802260                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.807364                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.807352                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70781.103286                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 78578.408300                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 78560.396762                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70781.103286                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 78578.408300                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 78560.396762                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         734280                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          171                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            171                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2712000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2712000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18965.034965                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18965.034965                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             420                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                420                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1704                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1704                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    137641000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    137641000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2124                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2124                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.802260                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.802260                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80775.234742                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80775.234742                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1704                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1704                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    120611000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    120611000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.802260                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.802260                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70781.103286                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70781.103286                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    119865000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      119865000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.699528                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.699528                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80826.028321                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80826.028321                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    105035000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    105035000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.699528                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.699528                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70826.028321                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70826.028321                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         174964                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            174964                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       734485                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          734485                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  65071009000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  65071009000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       909449                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        909449                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.807615                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.807615                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 88594.061145                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 88594.061145                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       734485                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       734485                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  57726159000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  57726159000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.807615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.807615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 78594.061145                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78594.061145                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1866                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1866                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1866                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1866                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       449071                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           449071                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       449071                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       449071                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4073.812628                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1826076                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     738377                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.473094                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       5.213495                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        14.858334                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4053.740799                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001273                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.003628                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.989683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.994583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  223                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2186                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1686                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   15349505                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  15349505                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    447142.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1703.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    735947.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000167942500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        27925                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        27925                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1765705                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             420017                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      737671                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     447142                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    737671                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   447142                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.67                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                737671                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               447142                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  256611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  264962                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  157011                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   59027                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   5687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  15463                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  26315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  31767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  31649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  31524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  31592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  31626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  31942                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  34906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  30554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  30021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  29736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  28135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  28005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  27943                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        27925                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.414432                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     24.290852                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     25.506661                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         27895     99.89%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           24      0.09%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         27925                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        27925                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.011173                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.010627                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.137314                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            27711     99.23%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              126      0.45%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               79      0.28%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                8      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         27925                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                47210944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             28617088                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2601366778.49399805                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1576828076.56714606                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   18148403500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      15317.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       108992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     47100608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     28615168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 6005560.234542605467                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2595287162.613580226898                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1576722282.787324428558                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1703                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       735968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       447142                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     50476750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  27352863750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 455937785750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29639.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37165.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1019671.12                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       108992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     47101952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       47210944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       108992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       108992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     28617088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     28617088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1703                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       735968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          737671                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       447142                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         447142                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        6005560                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2595361218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2601366778                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      6005560                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       6005560                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1576828077                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1576828077                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1576828077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       6005560                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2595361218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4178194855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               737650                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              447112                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        43100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        46275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        44903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        40884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        48357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        43763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        47345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        44690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        44997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        44993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        46650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        50256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        47368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        52688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        43944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        47437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        18279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        35925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        22544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        17883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        36178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        22653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        35831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        22982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        31299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        22824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        31308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        31069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        21172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        38414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        22680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        36071                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             13572403000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3688250000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        27403340500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18399.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37149.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              672646                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             377616                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.46                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       134486                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   563.794477                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   412.646381                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   359.042599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13563     10.09%     10.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18669     13.88%     23.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        18391     13.68%     37.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        12587      9.36%     47.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12169      9.05%     56.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         9013      6.70%     62.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         7571      5.63%     68.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5994      4.46%     72.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        36529     27.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       134486                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              47209600                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           28615168                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2601.292723                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1576.722283                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   32.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               20.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.65                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       459273360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       244083015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2565523380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1108075500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1432111200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   7947853140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    276100800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   14033020395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   773.232432                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    650095000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    605800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16892620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       501056640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       266291355                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2701297620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1225849140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1432111200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   7994583450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    236748960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   14357938365                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   791.135714                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    547833750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    605800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16994881250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              736188                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        447142                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            286505                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1483                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1483                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         736188                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            143                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2209132                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2209132                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     75828032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 75828032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             737814                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   737814    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               737814                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          3459222500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         3857995000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1471461                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       733647                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             911572                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       896214                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1867                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           748755                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2124                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        909449                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           144                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          144                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6114                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2734115                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2740229                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       255360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     87080960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                87336320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          734280                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  28617152                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1648117                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000488                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.022095                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1647312     99.95%     99.95% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     805      0.05%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1648117                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18148515000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1364134500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3185997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1367425500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1826393                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       912556                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             803                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          803                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
