[
    {
        "content": "<p>afonso360 opened <a href=\"https://github.com/bytecodealliance/wasmtime/pull/5847\">PR #5847</a> from <code>riscv-bitmanip-flags</code> to <code>main</code>:</p>\n<blockquote>\n<p>This PR clarifies our bit manipulation set of ISA flags.</p>\n<p>It seems that our current \"B\" extension is the full set of instructions defined in the Bit-Manipulation extension (<a href=\"https://github.com/riscv/riscv-bitmanip/releases/download/1.0.0/bitmanip-1.0.0-38-g865e7a7.pdf\">pdf</a>). However we should be querying each extension individually since some processors may not implement all of them.</p>\n<p>Additionally it may cause confusion with the currently reserved B extension defined in Chapter 19 of the ISA (<a href=\"https://github.com/riscv/riscv-isa-manual/releases/download/draft-20230131-c0b298a/riscv-spec.pdf\">pdf</a>). These are unrelated and <a href=\"https://github.com/riscv/riscv-isa-manual/issues/907\">there is no connection between \"B\" and the various extensions defined in the Bit-Manipulation spec</a>.</p>\n<p>As an example, the <a href=\"https://www.sifive.com/cores/u74\">SiFive U74</a> implements only a subset of these (Zbb, Zba) so it wouldn't qualify for most of these optimizations previously, despite most of them only needing Zbb.</p>\n</blockquote>",
        "id": 329231146,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1676995935
    },
    {
        "content": "<p>afonso360 edited <a href=\"https://github.com/bytecodealliance/wasmtime/pull/5847\">PR #5847</a> from <code>riscv-bitmanip-flags</code> to <code>main</code>:</p>\n<blockquote>\n<p>This PR clarifies our bit manipulation set of ISA flags.</p>\n<p>It seems that our current \"B\" extension is the full set of instructions defined in the Bit-Manipulation spec (<a href=\"https://github.com/riscv/riscv-bitmanip/releases/download/1.0.0/bitmanip-1.0.0-38-g865e7a7.pdf\">pdf</a>). However we should be querying each extension individually since some processors may not implement all of them.</p>\n<p>Additionally it may cause confusion with the currently reserved B extension defined in Chapter 19 of the ISA (<a href=\"https://github.com/riscv/riscv-isa-manual/releases/download/draft-20230131-c0b298a/riscv-spec.pdf\">pdf</a>). These are unrelated and <a href=\"https://github.com/riscv/riscv-isa-manual/issues/907\">there is no connection between \"B\" and the various extensions defined in the Bit-Manipulation spec</a>.</p>\n<p>As an example, the <a href=\"https://www.sifive.com/cores/u74\">SiFive U74</a> implements only a subset of these (Zbb, Zba) so it wouldn't qualify for most of these optimizations previously, despite most of them only needing Zbb.</p>\n</blockquote>",
        "id": 329231207,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1676995953
    },
    {
        "content": "<p>jameysharp submitted <a href=\"https://github.com/bytecodealliance/wasmtime/pull/5847#pullrequestreview-1308172576\">PR review</a>.</p>",
        "id": 329292924,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1677013943
    },
    {
        "content": "<p>afonso360 merged <a href=\"https://github.com/bytecodealliance/wasmtime/pull/5847\">PR #5847</a>.</p>",
        "id": 329308716,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1677020186
    }
]