io_base	,	V_8
VIU_LUT_OSD_EOTF	,	V_33
writel_relaxed	,	F_10
eotf_bypass_coeff	,	V_43
"amlogic,meson-gxm-vpu"	,	L_1
VIU_OSD2_CTRL_STAT2	,	V_53
OSD_EOTF_LUT_SIZE	,	V_41
osd1_interlace	,	V_57
VIU_OSD1_MATRIX_PRE_OFFSET0_1	,	V_9
viu_matrix_sel_e	,	V_3
ctrl_port	,	V_32
reg	,	V_46
VIU_OSD1_MATRIX_COLMOD_COEF42	,	V_18
osd1_enabled	,	V_55
_REG	,	F_3
VIU_OSD1_CTRL_STAT	,	V_47
priv	,	V_2
VIU_OSD1_MATRIX_PRE_OFFSET2	,	V_10
writel_bits_relaxed	,	F_4
VIU_OSD1_MATRIX_OFFSET0_1	,	V_19
data_port	,	V_31
viu	,	V_54
VIU_OSD1_EOTF_LUT_DATA_PORT	,	V_35
VIU_OSD2_CTRL_STAT	,	V_48
osd1_commit	,	V_56
VIU_OSD1_EOTF_CTL	,	V_24
VIU_LUT_OSD_OETF	,	V_36
VIU_OSD1_MATRIX_COEF40_41	,	V_17
meson_vpu_is_compatible	,	F_9
VIU_OSD1_MATRIX_COEF22_30	,	V_15
OSD_REPLACE_SHIFT	,	V_51
m_select	,	V_4
VIU_OSD1_OETF_CTL	,	V_39
VIU_OSD1_MATRIX_COEF00_01	,	V_11
VIU_OSD1_EOTF_LUT_ADDR_PORT	,	V_34
addr_port	,	V_30
RGB709_to_YUV709l_coeff	,	V_45
oetf_41_linear_mapping	,	V_44
meson_drm	,	V_1
VIU_OSD1_MATRIX_COEF11_12	,	V_13
VIU_OSD2_FIFO_CTRL_STAT	,	V_50
VIU_MATRIX_OSD	,	V_7
csc_on	,	V_6
meson_viu_load_matrix	,	F_7
g_map	,	V_28
meson_viu_set_osd_lut	,	F_6
VIU_OSD1_CTRL_STAT2	,	V_52
meson_viu_set_osd_matrix	,	F_1
writel	,	F_2
meson_viu_init	,	F_8
VIU_OSD1_MATRIX_COEF02_10	,	V_12
VIU_OSD1_MATRIX_COEF20_21	,	V_14
VIU_OSD1_FIFO_CTRL_STAT	,	V_49
VIU_MATRIX_OSD_EOTF	,	V_22
OSD_OETF_LUT_SIZE	,	V_40
VIU_OSD1_MATRIX_COEF31_32	,	V_16
i	,	V_23
uint32_t	,	T_1
viu_lut_sel_e	,	V_25
BIT	,	F_5
m	,	V_5
b_map	,	V_29
VIU_OSD1_OETF_LUT_ADDR_PORT	,	V_37
lut_sel	,	V_26
VIU_OSD1_MATRIX_CTRL	,	V_21
VIU_OSD1_MATRIX_OFFSET2	,	V_20
VIU_OSD1_OETF_LUT_DATA_PORT	,	V_38
eotf_33_linear_mapping	,	V_42
r_map	,	V_27
"amlogic,meson-gxl-vpu"	,	L_2
