module TopModule (
    input clk,
    input reset,
    input [7:0] in,
    output reg [23:0] out_bytes,
    output reg done
);
    localparam IDLE  = 2'd0;
    localparam BYTE2 = 2'd1;
    localparam BYTE3 = 2'd2;

    reg [1:0] state;
    reg [7:0] byte1;
    reg [7:0] byte2;

    always @(posedge clk) begin
        if (reset) begin
            state     <= IDLE;
            byte1     <= 8'h00;
            byte2     <= 8'h00;
            out_bytes <= 24'h000000;
            done      <= 1'b0;
        end else begin
            done <= 1'b0;   // done is a single-cycle pulse

            case (state)
                IDLE: begin
                    // Discard bytes until one with in[3] == 1 (byte 1 of message)
                    if (in[3]) begin
                        byte1 <= in;
                        state <= BYTE2;
                    end
                end

                BYTE2: begin
                    byte2 <= in;
                    state <= BYTE3;
                end

                BYTE3: begin
                    out_bytes <= {byte1, byte2, in};
                    done      <= 1'b1;   // asserted the cycle after 3rd byte
                    state     <= IDLE;
                end

                default: begin
                    state <= IDLE;
                end
            endcase
        end
    end
endmodule
