{
    "memories": {
        "mem_0": {
            "capacity": 512,
            "word_width": 16,
            "num_read_ports": 1,
            "num_write_ports": 1,
            "write_width": 4,
            "read_width": 4,
            "write_info": {
                "latency": 1,
                "initiation_interval": 0,
                "addr_domain": {
                    "min": 0,
                    "max": 511
                }
            },
            "read_info": {
                "latency": 0,
                "initiation_interval": 0,
                "addr_domain": {
                    "min": 0,
                    "max": 511
                }
            },
            "chaining": 1,
            "write_width_bits": 2,
            "read_width_bits": 2,
            "mem_width": 4,
            "mem_width_bits": 2,
            "addr_width": 9,
            "write_bits": 7,
            "read_bits": 7
        },
        "mem_1": {
            "capacity": 8,
            "word_width": 16,
            "num_read_ports": 2,
            "num_write_ports": 2,
            "write_width": 1,
            "read_width": 4,
            "write_info": {
                "latency": 1,
                "initiation_interval": 0,
                "addr_domain": {
                    "min": 0,
                    "max": 7
                }
            },
            "read_info": {
                "latency": 0,
                "initiation_interval": 0,
                "addr_domain": {
                    "min": 0,
                    "max": 7
                }
            },
            "chaining": 0,
            "write_width_bits": 1,
            "read_width_bits": 2,
            "mem_width": 4,
            "mem_width_bits": 2,
            "addr_width": 3,
            "write_bits": 3,
            "read_bits": 1
        }
    }
}