;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 3, 20
	SUB @-127, 100
	SLT 400, 0
	CMP @0, @-0
	CMP @0, @-0
	SUB #0, <-4
	SUB #0, <-4
	SUB @-127, 100
	DAT #200, #150
	SLT 400, 0
	CMP @0, @-0
	ADD -1, <-20
	ADD 400, 0
	ADD 400, 0
	DJN 120, 10
	SLT 400, 0
	SUB 300, 90
	SUB @0, @2
	CMP #-20, 0
	DAT #-207, #-120
	SUB @-127, 100
	ADD 130, 9
	ADD 130, 9
	SUB @0, @2
	ADD 130, 9
	SUB @0, @2
	SUB 210, 60
	SPL 0, <-2
	CMP -207, <-120
	CMP @121, 103
	ADD -1, <-20
	SUB @124, 106
	SLT 130, 9
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	ADD 210, 60
	SPL 0, <-2
	SUB @-127, 100
	SUB @121, 103
	MOV -4, <-20
	SLT 130, 9
	ADD 30, 0
	MOV -4, <-20
	CMP -207, <-120
	MOV -1, <-20
