// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3SE110F1152I4 Package FBGA1152
// 

//
// This file contains Slow Corner delays for the design using part EP3SE110F1152I4,
// with speed grade 4, core voltage 1.1V, and temperature 100 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Receiver")
  (DATE "05/27/2019 21:33:07")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixiii_pll")
    (INSTANCE Clock_management_1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT fbin (1096:1096:1096) (1096:1096:1096))
        (PORT inclk[0] (2248:2248:2248) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (3223:3223:3223) (3486:3486:3486))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2449:2449:2449))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (3292:3292:3292) (2829:2829:2829))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT asdata (589:589:589) (608:608:608))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1123:1123:1123) (891:891:891))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT asdata (681:681:681) (753:753:753))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1123:1123:1123) (891:891:891))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (974:974:974) (961:961:961))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (331:331:331))
        (PORT datac (563:563:563) (589:589:589))
        (PORT datad (769:769:769) (823:823:823))
        (PORT dataf (651:651:651) (742:742:742))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2551:2551:2551) (2206:2206:2206))
        (PORT datab (741:741:741) (790:790:790))
        (PORT datac (314:314:314) (330:330:330))
        (PORT datad (570:570:570) (613:613:613))
        (PORT dataf (588:588:588) (647:647:647))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2190:2190:2190))
        (PORT datab (3081:3081:3081) (2609:2609:2609))
        (PORT datac (767:767:767) (822:822:822))
        (PORT dataf (306:306:306) (313:313:313))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (564:564:564))
        (PORT datab (132:132:132) (184:184:184))
        (PORT datac (143:143:143) (195:195:195))
        (PORT dataf (207:207:207) (277:277:277))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (452:452:452))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (515:515:515) (487:487:487))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2190:2190:2190))
        (PORT dataf (492:492:492) (520:520:520))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (381:381:381))
        (PORT datab (350:350:350) (361:361:361))
        (PORT datac (374:374:374) (382:382:382))
        (PORT datad (325:325:325) (319:319:319))
        (PORT dataf (310:310:310) (305:305:305))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1079:1079:1079) (867:867:867))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (382:382:382) (411:411:411))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (625:625:625) (576:576:576))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (324:324:324))
        (PORT datab (341:341:341) (353:353:353))
        (PORT datac (367:367:367) (365:365:365))
        (PORT datad (315:315:315) (306:306:306))
        (PORT dataf (350:350:350) (353:353:353))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1079:1079:1079) (867:867:867))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT asdata (665:665:665) (702:702:702))
        (PORT ena (1070:1070:1070) (845:845:845))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (208:208:208))
        (PORT datab (215:215:215) (269:269:269))
        (PORT datac (287:287:287) (299:299:299))
        (PORT datad (276:276:276) (281:281:281))
        (PORT dataf (195:195:195) (251:251:251))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (336:336:336))
        (PORT datab (354:354:354) (365:365:365))
        (PORT datac (379:379:379) (386:386:386))
        (PORT datad (329:329:329) (325:325:325))
        (PORT dataf (360:360:360) (365:365:365))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT asdata (669:669:669) (743:743:743))
        (PORT ena (1070:1070:1070) (845:845:845))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (208:208:208))
        (PORT datab (215:215:215) (269:269:269))
        (PORT datac (286:286:286) (300:300:300))
        (PORT datad (178:178:178) (213:213:213))
        (PORT dataf (2886:2886:2886) (2452:2452:2452))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (393:393:393) (416:416:416))
        (IOPATH datad combout (335:335:335) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (729:729:729) (803:803:803))
        (PORT clrn (2177:2177:2177) (2185:2185:2185))
        (PORT sload (1052:1052:1052) (968:968:968))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (694:694:694) (755:755:755))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (924:924:924) (963:963:963))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (670:670:670) (745:745:745))
        (PORT sload (1435:1435:1435) (1340:1340:1340))
        (PORT ena (1929:1929:1929) (1675:1675:1675))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (683:683:683) (744:744:744))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2435:2435:2435))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (987:987:987) (993:993:993))
        (PORT sclr (1378:1378:1378) (1381:1381:1381))
        (PORT sload (1064:1064:1064) (896:896:896))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2435:2435:2435))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (961:961:961) (980:980:980))
        (PORT sclr (1378:1378:1378) (1381:1381:1381))
        (PORT sload (1064:1064:1064) (896:896:896))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2435:2435:2435))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (990:990:990) (996:996:996))
        (PORT sclr (1378:1378:1378) (1381:1381:1381))
        (PORT sload (1064:1064:1064) (896:896:896))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2435:2435:2435))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (965:965:965) (984:984:984))
        (PORT sclr (1378:1378:1378) (1381:1381:1381))
        (PORT sload (1064:1064:1064) (896:896:896))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2435:2435:2435))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (962:962:962) (981:981:981))
        (PORT sclr (1378:1378:1378) (1381:1381:1381))
        (PORT sload (1064:1064:1064) (896:896:896))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2160:2160:2160) (2167:2167:2167))
        (PORT sclr (1340:1340:1340) (1158:1158:1158))
        (PORT ena (1671:1671:1671) (1382:1382:1382))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (765:765:765) (847:847:847))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1349:1349:1349) (1091:1091:1091))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2417:2417:2417))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (654:654:654) (725:725:725))
        (PORT sload (1450:1450:1450) (1364:1364:1364))
        (PORT ena (1907:1907:1907) (1658:1658:1658))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (696:696:696) (760:760:760))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT asdata (1118:1118:1118) (1117:1117:1117))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT sclr (1350:1350:1350) (1187:1187:1187))
        (PORT ena (1869:1869:1869) (1557:1557:1557))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1190:1190:1190) (1305:1305:1305))
        (IOPATH datab sumout (1265:1265:1265) (1153:1153:1153))
        (IOPATH datab cout (939:939:939) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT asdata (554:554:554) (556:556:556))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (290:290:290))
        (IOPATH dataf sumout (861:861:861) (810:810:810))
        (IOPATH dataf cout (544:544:544) (544:544:544))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (1125:1125:1125) (1125:1125:1125))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (244:244:244) (244:244:244))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataf (297:297:297) (299:299:299))
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH dataf sumout (861:861:861) (810:810:810))
        (IOPATH dataf cout (544:544:544) (544:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (1125:1125:1125) (1125:1125:1125))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (244:244:244) (244:244:244))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (522:522:522) (569:569:569))
        (IOPATH datac sumout (997:997:997) (951:951:951))
        (IOPATH datac cout (673:673:673) (673:673:673))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (481:481:481) (508:508:508))
        (IOPATH dataf sumout (861:861:861) (810:810:810))
        (IOPATH dataf cout (544:544:544) (544:544:544))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataf (524:524:524) (551:551:551))
        (IOPATH dataf sumout (861:861:861) (810:810:810))
        (IOPATH dataf cout (544:544:544) (544:544:544))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataf (390:390:390) (395:395:395))
        (IOPATH dataf sumout (861:861:861) (810:810:810))
        (IOPATH dataf cout (544:544:544) (544:544:544))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (397:397:397))
        (IOPATH datab sumout (1265:1265:1265) (1153:1153:1153))
        (IOPATH datab cout (939:939:939) (939:939:939))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataf (390:390:390) (388:388:388))
        (IOPATH dataf sumout (861:861:861) (810:810:810))
        (IOPATH dataf cout (544:544:544) (544:544:544))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (576:576:576))
        (IOPATH datab sumout (1265:1265:1265) (1153:1153:1153))
        (IOPATH datab cout (939:939:939) (939:939:939))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataf (366:366:366) (374:374:374))
        (IOPATH dataf sumout (861:861:861) (810:810:810))
        (IOPATH dataf cout (544:544:544) (544:544:544))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataf (527:527:527) (567:567:567))
        (IOPATH dataf sumout (861:861:861) (810:810:810))
        (IOPATH dataf cout (544:544:544) (544:544:544))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT datac (369:369:369) (379:379:379))
        (IOPATH datac sumout (997:997:997) (951:951:951))
        (IOPATH datac cout (977:977:977) (977:977:977))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataf (366:366:366) (369:369:369))
        (IOPATH dataf sumout (861:861:861) (810:810:810))
        (IOPATH dataf cout (544:544:544) (544:544:544))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (406:406:406))
        (IOPATH dataa sumout (1259:1259:1259) (1145:1145:1145))
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (777:777:777) (842:842:842))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT asdata (814:814:814) (825:825:825))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1342:1342:1342) (1092:1092:1092))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (981:981:981) (989:989:989))
        (PORT sclr (1453:1453:1453) (1259:1259:1259))
        (PORT sload (1069:1069:1069) (902:902:902))
        (PORT ena (1143:1143:1143) (912:912:912))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (764:764:764) (829:829:829))
        (PORT sload (1435:1435:1435) (1340:1340:1340))
        (PORT ena (1929:1929:1929) (1675:1675:1675))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (665:665:665) (735:735:735))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (976:976:976) (980:980:980))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1342:1342:1342) (1092:1092:1092))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2417:2417:2417))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (680:680:680) (742:742:742))
        (PORT sload (1450:1450:1450) (1364:1364:1364))
        (PORT ena (1907:1907:1907) (1658:1658:1658))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (684:684:684) (746:746:746))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (787:787:787) (856:856:856))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT asdata (553:553:553) (554:554:554))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1349:1349:1349) (1091:1091:1091))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (1189:1189:1189) (1168:1168:1168))
        (PORT clrn (2191:2191:2191) (2200:2200:2200))
        (PORT sclr (1798:1798:1798) (1585:1585:1585))
        (PORT ena (1356:1356:1356) (1079:1079:1079))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2417:2417:2417))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (685:685:685) (744:744:744))
        (PORT sload (1450:1450:1450) (1364:1364:1364))
        (PORT ena (1907:1907:1907) (1658:1658:1658))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (697:697:697) (758:758:758))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (762:762:762) (842:842:842))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1342:1342:1342) (1092:1092:1092))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT asdata (1074:1074:1074) (1078:1078:1078))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT sclr (1332:1332:1332) (1172:1172:1172))
        (PORT ena (1543:1543:1543) (1291:1291:1291))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2417:2417:2417))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (683:683:683) (743:743:743))
        (PORT sload (1450:1450:1450) (1364:1364:1364))
        (PORT ena (1907:1907:1907) (1658:1658:1658))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (689:689:689) (748:748:748))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (946:946:946) (965:965:965))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1342:1342:1342) (1092:1092:1092))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT asdata (1349:1349:1349) (1293:1293:1293))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT sclr (1332:1332:1332) (1172:1172:1172))
        (PORT ena (1543:1543:1543) (1291:1291:1291))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2414:2414:2414))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (682:682:682) (744:744:744))
        (PORT sload (1666:1666:1666) (1605:1605:1605))
        (PORT ena (2453:2453:2453) (2148:2148:2148))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (665:665:665) (737:737:737))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (781:781:781) (846:846:846))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1349:1349:1349) (1091:1091:1091))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1787:1787:1787) (1507:1507:1507))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (681:681:681) (741:741:741))
        (PORT sload (1435:1435:1435) (1340:1340:1340))
        (PORT ena (1929:1929:1929) (1675:1675:1675))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (690:690:690) (748:748:748))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (929:929:929) (967:967:967))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT asdata (643:643:643) (697:697:697))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1342:1342:1342) (1092:1092:1092))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1739:1739:1739) (1459:1459:1459))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (665:665:665) (739:739:739))
        (PORT sload (1435:1435:1435) (1340:1340:1340))
        (PORT ena (1929:1929:1929) (1675:1675:1675))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (665:665:665) (739:739:739))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (754:754:754) (831:831:831))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1349:1349:1349) (1091:1091:1091))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1739:1739:1739) (1459:1459:1459))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (656:656:656) (729:729:729))
        (PORT sload (1189:1189:1189) (1078:1078:1078))
        (PORT ena (1877:1877:1877) (1642:1642:1642))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (684:684:684) (743:743:743))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (786:786:786) (852:852:852))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT asdata (631:631:631) (698:698:698))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1342:1342:1342) (1092:1092:1092))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1787:1787:1787) (1507:1507:1507))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (696:696:696) (761:761:761))
        (PORT sload (1189:1189:1189) (1078:1078:1078))
        (PORT ena (1877:1877:1877) (1642:1642:1642))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (692:692:692) (756:756:756))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (1149:1149:1149) (1164:1164:1164))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1342:1342:1342) (1092:1092:1092))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT asdata (636:636:636) (695:695:695))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1739:1739:1739) (1459:1459:1459))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (689:689:689) (751:751:751))
        (PORT sload (1189:1189:1189) (1078:1078:1078))
        (PORT ena (1877:1877:1877) (1642:1642:1642))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (763:763:763) (828:828:828))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (1033:1033:1033) (1073:1073:1073))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT sclr (1756:1756:1756) (1561:1561:1561))
        (PORT ena (1787:1787:1787) (1507:1507:1507))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (688:688:688) (751:751:751))
        (PORT sload (1189:1189:1189) (1078:1078:1078))
        (PORT ena (1877:1877:1877) (1642:1642:1642))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (673:673:673) (748:748:748))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (1199:1199:1199) (1213:1213:1213))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT asdata (642:642:642) (684:684:684))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1739:1739:1739) (1459:1459:1459))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (740:740:740) (816:816:816))
        (PORT sload (1435:1435:1435) (1340:1340:1340))
        (PORT ena (1929:1929:1929) (1675:1675:1675))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (690:690:690) (748:748:748))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (998:998:998) (1008:1008:1008))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT sclr (1583:1583:1583) (1397:1397:1397))
        (PORT ena (1739:1739:1739) (1459:1459:1459))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (747:747:747) (807:807:807))
        (PORT sload (1435:1435:1435) (1340:1340:1340))
        (PORT ena (1929:1929:1929) (1675:1675:1675))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (692:692:692) (753:753:753))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (774:774:774) (854:854:854))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (800:800:800) (845:845:845))
        (PORT sload (1189:1189:1189) (1078:1078:1078))
        (PORT ena (1877:1877:1877) (1642:1642:1642))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (691:691:691) (750:750:750))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (778:778:778) (850:850:850))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (693:693:693) (753:753:753))
        (PORT sload (1189:1189:1189) (1078:1078:1078))
        (PORT ena (1877:1877:1877) (1642:1642:1642))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (664:664:664) (737:737:737))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (983:983:983) (1009:1009:1009))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2414:2414:2414))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (684:684:684) (745:745:745))
        (PORT sload (1666:1666:1666) (1605:1605:1605))
        (PORT ena (2453:2453:2453) (2148:2148:2148))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (690:690:690) (749:749:749))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (796:796:796) (859:859:859))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2414:2414:2414))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (919:919:919) (939:939:939))
        (PORT sload (1666:1666:1666) (1605:1605:1605))
        (PORT ena (2453:2453:2453) (2148:2148:2148))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (1026:1026:1026) (1060:1060:1060))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT sload (1266:1266:1266) (1223:1223:1223))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (907:907:907) (962:962:962))
        (PORT clrn (2178:2178:2178) (2186:2186:2186))
        (PORT sload (1118:1118:1118) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2414:2414:2414))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (745:745:745) (819:819:819))
        (PORT sload (1666:1666:1666) (1605:1605:1605))
        (PORT ena (2453:2453:2453) (2148:2148:2148))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2435:2435:2435))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (680:680:680) (739:739:739))
        (PORT clrn (2186:2186:2186) (2194:2194:2194))
        (PORT sload (1499:1499:1499) (1506:1506:1506))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (970:970:970) (1011:1011:1011))
        (PORT clrn (2177:2177:2177) (2185:2185:2185))
        (PORT sload (1052:1052:1052) (968:968:968))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2414:2414:2414))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (908:908:908) (950:950:950))
        (PORT sload (1666:1666:1666) (1605:1605:1605))
        (PORT ena (2453:2453:2453) (2148:2148:2148))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2435:2435:2435))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (1231:1231:1231) (1229:1229:1229))
        (PORT clrn (2186:2186:2186) (2194:2194:2194))
        (PORT sload (1499:1499:1499) (1506:1506:1506))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (945:945:945) (979:979:979))
        (PORT clrn (2177:2177:2177) (2185:2185:2185))
        (PORT sload (1052:1052:1052) (968:968:968))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2414:2414:2414))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (685:685:685) (742:742:742))
        (PORT sload (1666:1666:1666) (1605:1605:1605))
        (PORT ena (2453:2453:2453) (2148:2148:2148))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (686:686:686) (748:748:748))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (670:670:670) (745:745:745))
        (PORT sload (1189:1189:1189) (1078:1078:1078))
        (PORT ena (1877:1877:1877) (1642:1642:1642))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (801:801:801))
        (PORT d[1] (1008:1008:1008) (929:929:929))
        (PORT d[2] (1060:1060:1060) (984:984:984))
        (PORT d[3] (1000:1000:1000) (922:922:922))
        (PORT clk (2456:2456:2456) (2466:2466:2466))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1034:1034:1034))
        (PORT d[1] (1069:1069:1069) (1022:1022:1022))
        (PORT d[2] (1110:1110:1110) (1044:1044:1044))
        (PORT d[3] (2277:2277:2277) (2182:2182:2182))
        (PORT d[4] (1705:1705:1705) (1618:1618:1618))
        (PORT d[5] (1238:1238:1238) (1187:1187:1187))
        (PORT d[6] (1054:1054:1054) (973:973:973))
        (PORT d[7] (1832:1832:1832) (1727:1727:1727))
        (PORT d[8] (1208:1208:1208) (1153:1153:1153))
        (PORT d[9] (1114:1114:1114) (1024:1024:1024))
        (PORT d[10] (887:887:887) (880:880:880))
        (PORT clk (2319:2319:2319) (2370:2370:2370))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1332:1332:1332))
        (PORT clk (2283:2283:2283) (2251:2251:2251))
        (PORT ena (1587:1587:1587) (1518:1518:1518))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2466:2466:2466))
        (PORT d[0] (1587:1587:1587) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1112:1112:1112))
        (PORT d[1] (1736:1736:1736) (1629:1629:1629))
        (PORT d[2] (1565:1565:1565) (1529:1529:1529))
        (PORT d[3] (1777:1777:1777) (1711:1711:1711))
        (PORT d[4] (1302:1302:1302) (1220:1220:1220))
        (PORT d[5] (1537:1537:1537) (1433:1433:1433))
        (PORT d[6] (1570:1570:1570) (1504:1504:1504))
        (PORT d[7] (1646:1646:1646) (1571:1571:1571))
        (PORT d[8] (1144:1144:1144) (1100:1100:1100))
        (PORT d[9] (1140:1140:1140) (1094:1094:1094))
        (PORT d[10] (1693:1693:1693) (1616:1616:1616))
        (PORT clk (2286:2286:2286) (2263:2263:2263))
        (PORT ena (2596:2596:2596) (2397:2397:2397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2263:2263:2263))
        (PORT d[0] (2596:2596:2596) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (665:665:665) (737:737:737))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (593:593:593) (639:639:639))
        (PORT sclr (1035:1035:1035) (988:988:988))
        (PORT sload (1068:1068:1068) (900:900:900))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (620:620:620) (652:652:652))
        (PORT sclr (1035:1035:1035) (988:988:988))
        (PORT sload (1068:1068:1068) (900:900:900))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (590:590:590) (635:635:635))
        (PORT sclr (1035:1035:1035) (988:988:988))
        (PORT sload (1068:1068:1068) (900:900:900))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (616:616:616) (649:649:649))
        (PORT sclr (1035:1035:1035) (988:988:988))
        (PORT sload (1068:1068:1068) (900:900:900))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (615:615:615) (649:649:649))
        (PORT sclr (1035:1035:1035) (988:988:988))
        (PORT sload (1068:1068:1068) (900:900:900))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (589:589:589) (635:635:635))
        (PORT sclr (1035:1035:1035) (988:988:988))
        (PORT sload (1068:1068:1068) (900:900:900))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2434:2434:2434))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1338:1338:1338) (1166:1166:1166))
        (PORT ena (1332:1332:1332) (1075:1075:1075))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (687:687:687) (745:745:745))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (1125:1125:1125) (1125:1125:1125))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (690:690:690) (749:749:749))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (771:771:771) (826:826:826))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (531:531:531) (501:501:501))
        (PORT d[1] (522:522:522) (496:496:496))
        (PORT d[2] (528:528:528) (501:501:501))
        (PORT d[3] (520:520:520) (493:493:493))
        (PORT clk (2485:2485:2485) (2491:2491:2491))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1678:1678:1678))
        (PORT d[1] (1866:1866:1866) (1770:1770:1770))
        (PORT d[2] (1946:1946:1946) (1832:1832:1832))
        (PORT d[3] (2062:2062:2062) (1937:1937:1937))
        (PORT d[4] (1928:1928:1928) (1823:1823:1823))
        (PORT d[5] (1382:1382:1382) (1290:1290:1290))
        (PORT d[6] (1455:1455:1455) (1357:1357:1357))
        (PORT d[7] (1559:1559:1559) (1429:1429:1429))
        (PORT d[8] (1542:1542:1542) (1452:1452:1452))
        (PORT d[9] (1853:1853:1853) (1750:1750:1750))
        (PORT d[10] (1482:1482:1482) (1422:1422:1422))
        (PORT clk (2348:2348:2348) (2395:2395:2395))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2039:2039:2039))
        (PORT clk (2312:2312:2312) (2276:2276:2276))
        (PORT ena (2341:2341:2341) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2491:2491:2491))
        (PORT d[0] (2341:2341:2341) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1639:1639:1639))
        (PORT d[1] (1725:1725:1725) (1657:1657:1657))
        (PORT d[2] (1726:1726:1726) (1659:1659:1659))
        (PORT d[3] (1884:1884:1884) (1715:1715:1715))
        (PORT d[4] (1683:1683:1683) (1589:1589:1589))
        (PORT d[5] (1630:1630:1630) (1547:1547:1547))
        (PORT d[6] (1652:1652:1652) (1574:1574:1574))
        (PORT d[7] (1819:1819:1819) (1709:1709:1709))
        (PORT d[8] (1637:1637:1637) (1557:1557:1557))
        (PORT d[9] (1687:1687:1687) (1623:1623:1623))
        (PORT d[10] (1793:1793:1793) (1665:1665:1665))
        (PORT clk (2315:2315:2315) (2289:2289:2289))
        (PORT ena (2567:2567:2567) (2395:2395:2395))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2289:2289:2289))
        (PORT d[0] (2567:2567:2567) (2395:2395:2395))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (694:694:694) (754:754:754))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (692:692:692) (751:751:751))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (670:670:670) (738:738:738))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (687:687:687) (746:746:746))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (714:714:714) (679:679:679))
        (PORT d[1] (724:724:724) (696:696:696))
        (PORT d[2] (526:526:526) (497:497:497))
        (PORT d[3] (530:530:530) (503:503:503))
        (PORT clk (2483:2483:2483) (2490:2490:2490))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1354:1354:1354))
        (PORT d[1] (2293:2293:2293) (2128:2128:2128))
        (PORT d[2] (2363:2363:2363) (2183:2183:2183))
        (PORT d[3] (2015:2015:2015) (1889:1889:1889))
        (PORT d[4] (2336:2336:2336) (2172:2172:2172))
        (PORT d[5] (1509:1509:1509) (1383:1383:1383))
        (PORT d[6] (1970:1970:1970) (1815:1815:1815))
        (PORT d[7] (1517:1517:1517) (1381:1381:1381))
        (PORT d[8] (1952:1952:1952) (1800:1800:1800))
        (PORT d[9] (1808:1808:1808) (1718:1718:1718))
        (PORT d[10] (1302:1302:1302) (1317:1317:1317))
        (PORT clk (2346:2346:2346) (2394:2394:2394))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2297:2297:2297))
        (PORT clk (2310:2310:2310) (2275:2275:2275))
        (PORT ena (2620:2620:2620) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2490:2490:2490))
        (PORT d[0] (2620:2620:2620) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (1901:1901:1901))
        (PORT d[1] (2176:2176:2176) (2070:2070:2070))
        (PORT d[2] (2150:2150:2150) (1999:1999:1999))
        (PORT d[3] (2129:2129:2129) (1991:1991:1991))
        (PORT d[4] (1865:1865:1865) (1739:1739:1739))
        (PORT d[5] (1601:1601:1601) (1529:1529:1529))
        (PORT d[6] (1935:1935:1935) (1837:1837:1837))
        (PORT d[7] (2097:2097:2097) (1966:1966:1966))
        (PORT d[8] (2063:2063:2063) (1906:1906:1906))
        (PORT d[9] (2131:2131:2131) (1999:1999:1999))
        (PORT d[10] (1755:1755:1755) (1635:1635:1635))
        (PORT clk (2314:2314:2314) (2288:2288:2288))
        (PORT ena (3006:3006:3006) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2288:2288:2288))
        (PORT d[0] (3006:3006:3006) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (699:699:699) (757:757:757))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (661:661:661) (731:731:731))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (690:690:690) (747:747:747))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (661:661:661) (732:732:732))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (925:925:925))
        (PORT d[1] (787:787:787) (752:752:752))
        (PORT d[2] (998:998:998) (921:921:921))
        (PORT d[3] (995:995:995) (918:918:918))
        (PORT clk (2475:2475:2475) (2480:2480:2480))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1504:1504:1504))
        (PORT d[1] (1383:1383:1383) (1309:1309:1309))
        (PORT d[2] (1678:1678:1678) (1567:1567:1567))
        (PORT d[3] (1970:1970:1970) (1890:1890:1890))
        (PORT d[4] (1620:1620:1620) (1529:1529:1529))
        (PORT d[5] (1327:1327:1327) (1283:1283:1283))
        (PORT d[6] (1132:1132:1132) (1060:1060:1060))
        (PORT d[7] (1527:1527:1527) (1418:1418:1418))
        (PORT d[8] (1261:1261:1261) (1217:1217:1217))
        (PORT d[9] (1139:1139:1139) (1061:1061:1061))
        (PORT d[10] (1082:1082:1082) (1027:1027:1027))
        (PORT clk (2338:2338:2338) (2384:2384:2384))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1632:1632:1632))
        (PORT clk (2302:2302:2302) (2265:2265:2265))
        (PORT ena (1907:1907:1907) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2480:2480:2480))
        (PORT d[0] (1907:1907:1907) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1216:1216:1216))
        (PORT d[1] (1258:1258:1258) (1230:1230:1230))
        (PORT d[2] (1258:1258:1258) (1235:1235:1235))
        (PORT d[3] (1216:1216:1216) (1190:1190:1190))
        (PORT d[4] (1364:1364:1364) (1284:1284:1284))
        (PORT d[5] (1585:1585:1585) (1486:1486:1486))
        (PORT d[6] (1211:1211:1211) (1189:1189:1189))
        (PORT d[7] (1358:1358:1358) (1299:1299:1299))
        (PORT d[8] (1295:1295:1295) (1230:1230:1230))
        (PORT d[9] (1668:1668:1668) (1583:1583:1583))
        (PORT d[10] (1337:1337:1337) (1276:1276:1276))
        (PORT clk (2305:2305:2305) (2277:2277:2277))
        (PORT ena (2529:2529:2529) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2277:2277:2277))
        (PORT d[0] (2529:2529:2529) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (691:691:691) (747:747:747))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (666:666:666) (736:736:736))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (691:691:691) (750:750:750))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (690:690:690) (749:749:749))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (813:813:813) (786:786:786))
        (PORT d[1] (1008:1008:1008) (911:911:911))
        (PORT d[2] (835:835:835) (798:798:798))
        (PORT d[3] (825:825:825) (798:798:798))
        (PORT clk (2476:2476:2476) (2481:2481:2481))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (762:762:762))
        (PORT d[1] (1656:1656:1656) (1583:1583:1583))
        (PORT d[2] (1978:1978:1978) (1871:1871:1871))
        (PORT d[3] (2182:2182:2182) (2011:2011:2011))
        (PORT d[4] (1487:1487:1487) (1466:1466:1466))
        (PORT d[5] (1457:1457:1457) (1372:1372:1372))
        (PORT d[6] (997:997:997) (995:995:995))
        (PORT d[7] (1393:1393:1393) (1332:1332:1332))
        (PORT d[8] (1083:1083:1083) (1046:1046:1046))
        (PORT d[9] (1672:1672:1672) (1593:1593:1593))
        (PORT d[10] (933:933:933) (954:954:954))
        (PORT clk (2339:2339:2339) (2385:2385:2385))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1627:1627:1627))
        (PORT clk (2303:2303:2303) (2266:2266:2266))
        (PORT ena (1876:1876:1876) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2481:2481:2481))
        (PORT d[0] (1876:1876:1876) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1239:1239:1239))
        (PORT d[1] (1260:1260:1260) (1239:1239:1239))
        (PORT d[2] (1269:1269:1269) (1258:1258:1258))
        (PORT d[3] (1240:1240:1240) (1203:1203:1203))
        (PORT d[4] (1237:1237:1237) (1213:1213:1213))
        (PORT d[5] (1631:1631:1631) (1522:1522:1522))
        (PORT d[6] (1211:1211:1211) (1206:1206:1206))
        (PORT d[7] (1412:1412:1412) (1363:1363:1363))
        (PORT d[8] (1507:1507:1507) (1448:1448:1448))
        (PORT d[9] (1253:1253:1253) (1240:1240:1240))
        (PORT d[10] (1204:1204:1204) (1192:1192:1192))
        (PORT clk (2307:2307:2307) (2279:2279:2279))
        (PORT ena (2110:2110:2110) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2279:2279:2279))
        (PORT d[0] (2110:2110:2110) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (691:691:691) (754:754:754))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (689:689:689) (750:750:750))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (1106:1106:1106) (1146:1146:1146))
        (PORT clrn (2166:2166:2166) (2174:2174:2174))
        (PORT sload (1752:1752:1752) (1788:1788:1788))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (687:687:687) (745:745:745))
        (PORT clrn (2192:2192:2192) (2201:2201:2201))
        (PORT sload (1583:1583:1583) (1560:1560:1560))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (963:963:963))
        (PORT d[1] (1213:1213:1213) (1163:1163:1163))
        (PORT d[2] (1050:1050:1050) (961:961:961))
        (PORT d[3] (883:883:883) (858:858:858))
        (PORT clk (2482:2482:2482) (2492:2492:2492))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1110:1110:1110))
        (PORT d[1] (1467:1467:1467) (1420:1420:1420))
        (PORT d[2] (1497:1497:1497) (1419:1419:1419))
        (PORT d[3] (1405:1405:1405) (1366:1366:1366))
        (PORT d[4] (2264:2264:2264) (2152:2152:2152))
        (PORT d[5] (1316:1316:1316) (1289:1289:1289))
        (PORT d[6] (1718:1718:1718) (1627:1627:1627))
        (PORT d[7] (1664:1664:1664) (1517:1517:1517))
        (PORT d[8] (1317:1317:1317) (1232:1232:1232))
        (PORT d[9] (1230:1230:1230) (1191:1191:1191))
        (PORT d[10] (1642:1642:1642) (1544:1544:1544))
        (PORT clk (2345:2345:2345) (2396:2396:2396))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1274:1274:1274))
        (PORT clk (2309:2309:2309) (2277:2277:2277))
        (PORT ena (1502:1502:1502) (1460:1460:1460))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2492:2492:2492))
        (PORT d[0] (1502:1502:1502) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1336:1336:1336))
        (PORT d[1] (1159:1159:1159) (1104:1104:1104))
        (PORT d[2] (1154:1154:1154) (1119:1119:1119))
        (PORT d[3] (1397:1397:1397) (1332:1332:1332))
        (PORT d[4] (1138:1138:1138) (1099:1099:1099))
        (PORT d[5] (1386:1386:1386) (1318:1318:1318))
        (PORT d[6] (1381:1381:1381) (1318:1318:1318))
        (PORT d[7] (955:955:955) (951:951:951))
        (PORT d[8] (1128:1128:1128) (1087:1087:1087))
        (PORT d[9] (1160:1160:1160) (1105:1105:1105))
        (PORT d[10] (1360:1360:1360) (1312:1312:1312))
        (PORT clk (2310:2310:2310) (2288:2288:2288))
        (PORT ena (1830:1830:1830) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2288:2288:2288))
        (PORT d[0] (1830:1830:1830) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (680:680:680) (741:741:741))
        (PORT clrn (2192:2192:2192) (2201:2201:2201))
        (PORT sload (1583:1583:1583) (1560:1560:1560))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (687:687:687) (745:745:745))
        (PORT clrn (2192:2192:2192) (2201:2201:2201))
        (PORT sload (1583:1583:1583) (1560:1560:1560))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (680:680:680) (741:741:741))
        (PORT clrn (2192:2192:2192) (2201:2201:2201))
        (PORT sload (1583:1583:1583) (1560:1560:1560))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (1000:1000:1000) (1041:1041:1041))
        (PORT clrn (2192:2192:2192) (2201:2201:2201))
        (PORT sload (1583:1583:1583) (1560:1560:1560))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1151:1151:1151))
        (PORT d[1] (1179:1179:1179) (1119:1119:1119))
        (PORT d[2] (1312:1312:1312) (1202:1202:1202))
        (PORT d[3] (761:761:761) (705:705:705))
        (PORT clk (2458:2458:2458) (2468:2468:2468))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1388:1388:1388))
        (PORT d[1] (1736:1736:1736) (1670:1670:1670))
        (PORT d[2] (2200:2200:2200) (2046:2046:2046))
        (PORT d[3] (1907:1907:1907) (1839:1839:1839))
        (PORT d[4] (1415:1415:1415) (1407:1407:1407))
        (PORT d[5] (1481:1481:1481) (1390:1390:1390))
        (PORT d[6] (924:924:924) (936:936:936))
        (PORT d[7] (1644:1644:1644) (1572:1572:1572))
        (PORT d[8] (1035:1035:1035) (989:989:989))
        (PORT d[9] (1391:1391:1391) (1316:1316:1316))
        (PORT d[10] (890:890:890) (900:900:900))
        (PORT clk (2321:2321:2321) (2372:2372:2372))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1700:1700:1700))
        (PORT clk (2285:2285:2285) (2253:2253:2253))
        (PORT ena (2029:2029:2029) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2468:2468:2468))
        (PORT d[0] (2029:2029:2029) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1166:1166:1166))
        (PORT d[1] (1547:1547:1547) (1506:1506:1506))
        (PORT d[2] (1207:1207:1207) (1190:1190:1190))
        (PORT d[3] (1771:1771:1771) (1696:1696:1696))
        (PORT d[4] (1200:1200:1200) (1177:1177:1177))
        (PORT d[5] (1591:1591:1591) (1486:1486:1486))
        (PORT d[6] (1168:1168:1168) (1163:1163:1163))
        (PORT d[7] (1362:1362:1362) (1290:1290:1290))
        (PORT d[8] (1194:1194:1194) (1152:1152:1152))
        (PORT d[9] (1219:1219:1219) (1169:1169:1169))
        (PORT d[10] (1525:1525:1525) (1502:1502:1502))
        (PORT clk (2289:2289:2289) (2266:2266:2266))
        (PORT ena (2581:2581:2581) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2266:2266:2266))
        (PORT d[0] (2581:2581:2581) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (671:671:671) (745:745:745))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (692:692:692) (749:749:749))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (690:690:690) (749:749:749))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (692:692:692) (750:750:750))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (716:716:716) (681:681:681))
        (PORT d[1] (725:725:725) (693:693:693))
        (PORT d[2] (1237:1237:1237) (1175:1175:1175))
        (PORT d[3] (915:915:915) (876:876:876))
        (PORT clk (2453:2453:2453) (2463:2463:2463))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1081:1081:1081))
        (PORT d[1] (1781:1781:1781) (1709:1709:1709))
        (PORT d[2] (1523:1523:1523) (1407:1407:1407))
        (PORT d[3] (1228:1228:1228) (1165:1165:1165))
        (PORT d[4] (1083:1083:1083) (1054:1054:1054))
        (PORT d[5] (554:554:554) (549:549:549))
        (PORT d[6] (550:550:550) (543:543:543))
        (PORT d[7] (748:748:748) (704:704:704))
        (PORT d[8] (1710:1710:1710) (1638:1638:1638))
        (PORT d[9] (1062:1062:1062) (979:979:979))
        (PORT d[10] (559:559:559) (560:560:560))
        (PORT clk (2316:2316:2316) (2367:2367:2367))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1249:1249:1249))
        (PORT clk (2280:2280:2280) (2248:2248:2248))
        (PORT ena (1501:1501:1501) (1435:1435:1435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2463:2463:2463))
        (PORT d[0] (1501:1501:1501) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (843:843:843) (824:824:824))
        (PORT d[1] (1597:1597:1597) (1559:1559:1559))
        (PORT d[2] (869:869:869) (848:848:848))
        (PORT d[3] (852:852:852) (831:831:831))
        (PORT d[4] (884:884:884) (869:869:869))
        (PORT d[5] (970:970:970) (923:923:923))
        (PORT d[6] (867:867:867) (855:855:855))
        (PORT d[7] (1825:1825:1825) (1687:1687:1687))
        (PORT d[8] (973:973:973) (931:931:931))
        (PORT d[9] (1607:1607:1607) (1576:1576:1576))
        (PORT d[10] (853:853:853) (835:835:835))
        (PORT clk (2283:2283:2283) (2260:2260:2260))
        (PORT ena (2636:2636:2636) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2260:2260:2260))
        (PORT d[0] (2636:2636:2636) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (695:695:695) (755:755:755))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (750:750:750) (810:810:810))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (670:670:670) (738:738:738))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (691:691:691) (749:749:749))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1047:1047:1047))
        (PORT d[1] (1267:1267:1267) (1201:1201:1201))
        (PORT d[2] (943:943:943) (868:868:868))
        (PORT d[3] (955:955:955) (876:876:876))
        (PORT clk (2477:2477:2477) (2488:2488:2488))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1180:1180:1180))
        (PORT d[1] (1152:1152:1152) (1131:1131:1131))
        (PORT d[2] (1219:1219:1219) (1175:1175:1175))
        (PORT d[3] (1119:1119:1119) (1111:1111:1111))
        (PORT d[4] (1751:1751:1751) (1657:1657:1657))
        (PORT d[5] (1265:1265:1265) (1223:1223:1223))
        (PORT d[6] (1779:1779:1779) (1691:1691:1691))
        (PORT d[7] (1563:1563:1563) (1452:1452:1452))
        (PORT d[8] (1223:1223:1223) (1137:1137:1137))
        (PORT d[9] (1651:1651:1651) (1561:1561:1561))
        (PORT d[10] (1721:1721:1721) (1634:1634:1634))
        (PORT clk (2340:2340:2340) (2392:2392:2392))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1210:1210:1210))
        (PORT clk (2304:2304:2304) (2273:2273:2273))
        (PORT ena (1492:1492:1492) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2488:2488:2488))
        (PORT d[0] (1492:1492:1492) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1240:1240:1240))
        (PORT d[1] (1085:1085:1085) (1015:1015:1015))
        (PORT d[2] (1079:1079:1079) (1028:1028:1028))
        (PORT d[3] (1327:1327:1327) (1254:1254:1254))
        (PORT d[4] (1076:1076:1076) (1032:1032:1032))
        (PORT d[5] (1679:1679:1679) (1546:1546:1546))
        (PORT d[6] (1551:1551:1551) (1503:1503:1503))
        (PORT d[7] (889:889:889) (881:881:881))
        (PORT d[8] (1064:1064:1064) (1011:1011:1011))
        (PORT d[9] (1083:1083:1083) (1018:1018:1018))
        (PORT d[10] (1968:1968:1968) (1889:1889:1889))
        (PORT clk (2306:2306:2306) (2284:2284:2284))
        (PORT ena (1541:1541:1541) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2284:2284:2284))
        (PORT d[0] (1541:1541:1541) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (695:695:695) (754:754:754))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (681:681:681) (743:743:743))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (692:692:692) (753:753:753))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (660:660:660) (731:731:731))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (709:709:709) (673:673:673))
        (PORT d[1] (761:761:761) (707:707:707))
        (PORT d[2] (759:759:759) (706:706:706))
        (PORT d[3] (718:718:718) (688:688:688))
        (PORT clk (2483:2483:2483) (2494:2494:2494))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (839:839:839))
        (PORT d[1] (1496:1496:1496) (1452:1452:1452))
        (PORT d[2] (1526:1526:1526) (1444:1444:1444))
        (PORT d[3] (2393:2393:2393) (2170:2170:2170))
        (PORT d[4] (1885:1885:1885) (1804:1804:1804))
        (PORT d[5] (1368:1368:1368) (1315:1315:1315))
        (PORT d[6] (1427:1427:1427) (1343:1343:1343))
        (PORT d[7] (1376:1376:1376) (1331:1331:1331))
        (PORT d[8] (1347:1347:1347) (1301:1301:1301))
        (PORT d[9] (1921:1921:1921) (1832:1832:1832))
        (PORT d[10] (1381:1381:1381) (1274:1274:1274))
        (PORT clk (2346:2346:2346) (2398:2398:2398))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (1787:1787:1787))
        (PORT clk (2310:2310:2310) (2279:2279:2279))
        (PORT ena (2054:2054:2054) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2494:2494:2494))
        (PORT d[0] (2054:2054:2054) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1127:1127:1127))
        (PORT d[1] (1162:1162:1162) (1138:1138:1138))
        (PORT d[2] (1191:1191:1191) (1155:1155:1155))
        (PORT d[3] (1132:1132:1132) (1052:1052:1052))
        (PORT d[4] (1180:1180:1180) (1114:1114:1114))
        (PORT d[5] (1002:1002:1002) (988:988:988))
        (PORT d[6] (1159:1159:1159) (1099:1099:1099))
        (PORT d[7] (1020:1020:1020) (1024:1024:1024))
        (PORT d[8] (1158:1158:1158) (1118:1118:1118))
        (PORT d[9] (1165:1165:1165) (1132:1132:1132))
        (PORT d[10] (1121:1121:1121) (1085:1085:1085))
        (PORT clk (2311:2311:2311) (2289:2289:2289))
        (PORT ena (1874:1874:1874) (1775:1775:1775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2289:2289:2289))
        (PORT d[0] (1874:1874:1874) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (687:687:687) (744:744:744))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (666:666:666) (736:736:736))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (694:694:694) (754:754:754))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (690:690:690) (749:749:749))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (985:985:985))
        (PORT d[1] (1019:1019:1019) (953:953:953))
        (PORT d[2] (945:945:945) (866:866:866))
        (PORT d[3] (949:949:949) (869:869:869))
        (PORT clk (2480:2480:2480) (2490:2490:2490))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1140:1140:1140))
        (PORT d[1] (1162:1162:1162) (1108:1108:1108))
        (PORT d[2] (1217:1217:1217) (1165:1165:1165))
        (PORT d[3] (1339:1339:1339) (1300:1300:1300))
        (PORT d[4] (2318:2318:2318) (2210:2210:2210))
        (PORT d[5] (1298:1298:1298) (1259:1259:1259))
        (PORT d[6] (1928:1928:1928) (1761:1761:1761))
        (PORT d[7] (1336:1336:1336) (1287:1287:1287))
        (PORT d[8] (1666:1666:1666) (1593:1593:1593))
        (PORT d[9] (1223:1223:1223) (1190:1190:1190))
        (PORT d[10] (1325:1325:1325) (1232:1232:1232))
        (PORT clk (2343:2343:2343) (2394:2394:2394))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (1981:1981:1981))
        (PORT clk (2307:2307:2307) (2275:2275:2275))
        (PORT ena (2301:2301:2301) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2490:2490:2490))
        (PORT d[0] (2301:2301:2301) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1505:1505:1505))
        (PORT d[1] (1114:1114:1114) (1067:1067:1067))
        (PORT d[2] (1141:1141:1141) (1100:1100:1100))
        (PORT d[3] (1099:1099:1099) (1040:1040:1040))
        (PORT d[4] (1148:1148:1148) (1083:1083:1083))
        (PORT d[5] (949:949:949) (940:940:940))
        (PORT d[6] (1119:1119:1119) (1051:1051:1051))
        (PORT d[7] (966:966:966) (968:968:968))
        (PORT d[8] (1108:1108:1108) (1058:1058:1058))
        (PORT d[9] (1138:1138:1138) (1069:1069:1069))
        (PORT d[10] (1432:1432:1432) (1399:1399:1399))
        (PORT clk (2308:2308:2308) (2286:2286:2286))
        (PORT ena (1555:1555:1555) (1483:1483:1483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2286:2286:2286))
        (PORT d[0] (1555:1555:1555) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (664:664:664) (741:741:741))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (687:687:687) (747:747:747))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (689:689:689) (750:750:750))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (1292:1292:1292) (1285:1285:1285))
        (PORT clrn (2190:2190:2190) (2199:2199:2199))
        (PORT sload (1548:1548:1548) (1537:1537:1537))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (940:940:940))
        (PORT d[1] (876:876:876) (844:844:844))
        (PORT clk (2472:2472:2472) (2483:2483:2483))
        (PORT ena (854:854:854) (823:823:823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (66:66:66))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1193:1193:1193))
        (PORT d[1] (1151:1151:1151) (1125:1125:1125))
        (PORT d[2] (1153:1153:1153) (1129:1129:1129))
        (PORT d[3] (1070:1070:1070) (1058:1058:1058))
        (PORT d[4] (1065:1065:1065) (1022:1022:1022))
        (PORT d[5] (942:942:942) (913:913:913))
        (PORT d[6] (1983:1983:1983) (1821:1821:1821))
        (PORT d[7] (990:990:990) (912:912:912))
        (PORT d[8] (1706:1706:1706) (1639:1639:1639))
        (PORT d[9] (1719:1719:1719) (1654:1654:1654))
        (PORT d[10] (1734:1734:1734) (1675:1675:1675))
        (PORT clk (2335:2335:2335) (2387:2387:2387))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1416:1416:1416))
        (PORT clk (2299:2299:2299) (2268:2268:2268))
        (PORT ena (1697:1697:1697) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (81:81:81))
      (SETUP ena (posedge clk) (81:81:81))
      (HOLD d (posedge clk) (77:77:77))
      (HOLD ena (posedge clk) (77:77:77))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2483:2483:2483))
        (PORT d[0] (1697:1697:1697) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1559:1559:1559))
        (PORT d[1] (590:590:590) (580:580:580))
        (PORT d[2] (587:587:587) (577:577:577))
        (PORT d[3] (596:596:596) (593:593:593))
        (PORT d[4] (587:587:587) (577:577:577))
        (PORT d[5] (596:596:596) (593:593:593))
        (PORT d[6] (779:779:779) (742:742:742))
        (PORT d[7] (583:583:583) (586:586:586))
        (PORT d[8] (768:768:768) (728:728:728))
        (PORT d[9] (584:584:584) (577:577:577))
        (PORT d[10] (1472:1472:1472) (1434:1434:1434))
        (PORT clk (2303:2303:2303) (2281:2281:2281))
        (PORT ena (1497:1497:1497) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (SETUP ena (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
      (HOLD ena (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2281:2281:2281))
        (PORT d[0] (1497:1497:1497) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (344:344:344))
        (PORT datab (151:151:151) (204:204:204))
        (PORT datac (3506:3506:3506) (2988:2988:2988))
        (PORT datad (419:419:419) (430:430:430))
        (PORT datae (830:830:830) (881:881:881))
        (PORT dataf (564:564:564) (626:626:626))
        (PORT datag (308:308:308) (316:316:316))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (316:316:316) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
        (IOPATH datag combout (369:369:369) (298:298:298))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (343:343:343))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (312:312:312) (326:326:326))
        (PORT datad (416:416:416) (417:417:417))
        (PORT datae (822:822:822) (881:881:881))
        (PORT dataf (547:547:547) (626:626:626))
        (PORT datag (314:314:314) (319:319:319))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (316:316:316) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
        (IOPATH datag combout (369:369:369) (298:298:298))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (342:342:342))
        (PORT datab (153:153:153) (209:209:209))
        (PORT datac (288:288:288) (304:304:304))
        (PORT datad (408:408:408) (427:427:427))
        (PORT datae (828:828:828) (866:866:866))
        (PORT dataf (507:507:507) (555:555:555))
        (PORT datag (319:319:319) (324:324:324))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (316:316:316) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
        (IOPATH datag combout (369:369:369) (298:298:298))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (587:587:587))
        (PORT datab (304:304:304) (321:321:321))
        (PORT datac (292:292:292) (303:303:303))
        (PORT datad (162:162:162) (212:212:212))
        (PORT datae (819:819:819) (871:871:871))
        (PORT dataf (305:305:305) (317:317:317))
        (PORT datag (327:327:327) (333:333:333))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (316:316:316) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
        (IOPATH datag combout (369:369:369) (298:298:298))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (722:722:722))
        (PORT datab (1100:1100:1100) (1151:1151:1151))
        (PORT datac (644:644:644) (695:695:695))
        (PORT datad (638:638:638) (663:663:663))
        (PORT datae (1035:1035:1035) (1085:1085:1085))
        (PORT dataf (641:641:641) (666:666:666))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (706:706:706))
        (PORT datab (639:639:639) (677:677:677))
        (PORT datad (613:613:613) (657:657:657))
        (PORT dataf (928:928:928) (991:991:991))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (1047:1047:1047) (956:956:956))
        (PORT ena (1075:1075:1075) (864:864:864))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (606:606:606) (634:634:634))
        (PORT ena (1132:1132:1132) (928:928:928))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (706:706:706))
        (PORT datab (639:639:639) (677:677:677))
        (PORT datac (627:627:627) (679:679:679))
        (PORT dataf (927:927:927) (991:991:991))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (677:677:677) (736:736:736))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (697:697:697))
        (PORT datab (643:643:643) (680:680:680))
        (PORT datac (649:649:649) (698:698:698))
        (PORT datad (787:787:787) (888:888:888))
        (PORT dataf (826:826:826) (868:868:868))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (132:132:132) (184:184:184))
        (PORT datac (740:740:740) (793:793:793))
        (PORT datad (358:358:358) (460:460:460))
        (PORT dataf (140:140:140) (172:172:172))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2428:2428:2428))
        (PORT asdata (6948:6948:6948) (6664:6664:6664))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (1523:1523:1523) (1468:1468:1468))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (7564:7564:7564) (7270:7270:7270))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (7069:7069:7069) (6825:6825:6825))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (7051:7051:7051) (6795:6795:6795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT asdata (7803:7803:7803) (7471:7471:7471))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT asdata (7488:7488:7488) (7178:7178:7178))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (PORT asdata (690:690:690) (748:748:748))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT asdata (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (1522:1522:1522) (1464:1464:1464))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (1513:1513:1513) (1474:1474:1474))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT asdata (1103:1103:1103) (1079:1079:1079))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (1521:1521:1521) (1476:1476:1476))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT asdata (1108:1108:1108) (1102:1102:1102))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT asdata (1400:1400:1400) (1418:1418:1418))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2428:2428:2428))
        (PORT asdata (7714:7714:7714) (7427:7427:7427))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (7131:7131:7131) (6864:6864:6864))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT asdata (6955:6955:6955) (6702:6702:6702))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT asdata (7333:7333:7333) (7074:7074:7074))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT asdata (7291:7291:7291) (7003:7003:7003))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT asdata (7037:7037:7037) (6735:6735:6735))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT asdata (7243:7243:7243) (6956:6956:6956))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT asdata (7497:7497:7497) (7169:7169:7169))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT asdata (7085:7085:7085) (6805:6805:6805))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT asdata (778:778:778) (872:872:872))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT asdata (1421:1421:1421) (1394:1394:1394))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT asdata (1147:1147:1147) (1169:1169:1169))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (1055:1055:1055) (1081:1081:1081))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (1053:1053:1053) (1074:1074:1074))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (1374:1374:1374) (1356:1356:1356))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (1369:1369:1369) (1333:1333:1333))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (1448:1448:1448) (1436:1436:1436))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT asdata (1117:1117:1117) (1103:1103:1103))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (1417:1417:1417) (1402:1402:1402))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT asdata (1222:1222:1222) (1176:1176:1176))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT asdata (1293:1293:1293) (1298:1298:1298))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT asdata (973:973:973) (993:993:993))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2771:2771:2771) (2340:2340:2340))
        (PORT datad (676:676:676) (726:726:726))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (515:515:515) (487:487:487))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1629:1629:1629) (1327:1327:1327))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT asdata (963:963:963) (1022:1022:1022))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (841:841:841))
        (PORT datab (582:582:582) (615:615:615))
        (PORT datac (588:588:588) (615:615:615))
        (PORT datad (561:561:561) (580:580:580))
        (PORT dataf (603:603:603) (651:651:651))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (262:262:262))
        (PORT datad (787:787:787) (870:870:870))
        (PORT datae (598:598:598) (638:638:638))
        (PORT dataf (294:294:294) (300:300:300))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1063:1063:1063) (851:851:851))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1156:1156:1156))
        (PORT datab (853:853:853) (908:908:908))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1041:1041:1041) (914:914:914))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1041:1041:1041) (914:914:914))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1041:1041:1041) (914:914:914))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1041:1041:1041) (914:914:914))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (696:696:696))
        (PORT datab (653:653:653) (684:684:684))
        (PORT datac (1062:1062:1062) (1136:1136:1136))
        (PORT datad (809:809:809) (840:840:840))
        (PORT dataf (685:685:685) (701:701:701))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2177:2177:2177) (2185:2185:2185))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (588:588:588) (619:619:619))
        (PORT datac (612:612:612) (641:641:641))
        (PORT dataf (756:756:756) (821:821:821))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (653:653:653) (693:693:693))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (697:697:697))
        (PORT datac (1060:1060:1060) (1127:1127:1127))
        (PORT datad (624:624:624) (648:648:648))
        (PORT dataf (671:671:671) (704:704:704))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (744:744:744))
        (PORT datac (800:800:800) (866:866:866))
        (PORT datad (1408:1408:1408) (1569:1569:1569))
        (PORT dataf (690:690:690) (711:711:711))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (301:301:301))
        (PORT datab (293:293:293) (308:308:308))
        (PORT dataf (292:292:292) (297:297:297))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (340:340:340))
        (PORT datab (369:369:369) (483:483:483))
        (PORT datac (483:483:483) (584:584:584))
        (PORT datad (331:331:331) (331:331:331))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1629:1629:1629) (1327:1327:1327))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2418:2418:2418))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2156:2156:2156) (2163:2163:2163))
        (PORT ena (1329:1329:1329) (1083:1083:1083))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (319:319:319))
        (PORT datab (796:796:796) (859:859:859))
        (PORT datac (669:669:669) (705:705:705))
        (PORT datad (543:543:543) (554:554:554))
        (PORT dataf (789:789:789) (861:861:861))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2200:2200:2200))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (581:581:581) (600:600:600))
        (PORT clrn (2191:2191:2191) (2200:2200:2200))
        (PORT ena (1744:1744:1744) (1520:1520:1520))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (309:309:309))
        (PORT datab (298:298:298) (312:312:312))
        (PORT datac (867:867:867) (993:993:993))
        (PORT dataf (277:277:277) (287:287:287))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (751:751:751) (813:813:813))
        (PORT dataf (653:653:653) (679:679:679))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1543:1543:1543) (1291:1291:1291))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2161:2161:2161) (2168:2168:2168))
        (PORT ena (1764:1764:1764) (1472:1472:1472))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2157:2157:2157) (2164:2164:2164))
        (PORT ena (1739:1739:1739) (1459:1459:1459))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2161:2161:2161) (2168:2168:2168))
        (PORT ena (1764:1764:1764) (1472:1472:1472))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (324:324:324))
        (PORT datab (548:548:548) (569:569:569))
        (PORT datac (723:723:723) (804:804:804))
        (PORT datad (349:349:349) (371:371:371))
        (PORT datae (348:348:348) (337:337:337))
        (PORT dataf (329:329:329) (341:341:341))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1543:1543:1543) (1291:1291:1291))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1543:1543:1543) (1291:1291:1291))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1543:1543:1543) (1291:1291:1291))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (311:311:311))
        (PORT datab (307:307:307) (317:317:317))
        (PORT datac (560:560:560) (589:589:589))
        (PORT datad (288:288:288) (296:296:296))
        (PORT datae (530:530:530) (571:571:571))
        (PORT dataf (538:538:538) (587:587:587))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1543:1543:1543) (1291:1291:1291))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT asdata (936:936:936) (983:983:983))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1543:1543:1543) (1291:1291:1291))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1543:1543:1543) (1291:1291:1291))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (597:597:597))
        (PORT datab (297:297:297) (309:309:309))
        (PORT datac (291:291:291) (306:306:306))
        (PORT datad (541:541:541) (602:602:602))
        (PORT dataf (503:503:503) (528:528:528))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2161:2161:2161) (2168:2168:2168))
        (PORT ena (1764:1764:1764) (1472:1472:1472))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2161:2161:2161) (2168:2168:2168))
        (PORT ena (1764:1764:1764) (1472:1472:1472))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2161:2161:2161) (2168:2168:2168))
        (PORT ena (1764:1764:1764) (1472:1472:1472))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (297:297:297))
        (PORT datab (388:388:388) (399:399:399))
        (PORT datac (398:398:398) (408:408:408))
        (PORT datad (351:351:351) (362:362:362))
        (PORT datae (258:258:258) (250:250:250))
        (PORT dataf (384:384:384) (390:390:390))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (202:202:202))
        (PORT datab (370:370:370) (472:472:472))
        (PORT datac (338:338:338) (347:347:347))
        (PORT datad (423:423:423) (472:472:472))
        (PORT dataf (234:234:234) (284:284:284))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (313:313:313))
        (PORT datab (306:306:306) (320:320:320))
        (PORT datac (306:306:306) (318:318:318))
        (PORT datad (281:281:281) (270:270:270))
        (PORT dataf (298:298:298) (306:306:306))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (346:346:346))
        (PORT datab (303:303:303) (311:311:311))
        (PORT datac (385:385:385) (415:415:415))
        (PORT datad (403:403:403) (421:421:421))
        (PORT dataf (282:282:282) (288:288:288))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (427:427:427))
        (PORT datac (373:373:373) (444:444:444))
        (PORT datad (186:186:186) (230:230:230))
        (PORT dataf (347:347:347) (358:358:358))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (210:210:210))
        (PORT dataf (371:371:371) (439:439:439))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT asdata (666:666:666) (742:742:742))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT dataf (303:303:303) (309:309:309))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (404:404:404))
        (PORT datab (567:567:567) (596:596:596))
        (PORT datac (286:286:286) (301:301:301))
        (PORT datad (430:430:430) (489:489:489))
        (PORT dataf (765:765:765) (838:838:838))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1063:1063:1063) (851:851:851))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (332:332:332))
        (PORT datab (1059:1059:1059) (1148:1148:1148))
        (PORT datac (346:346:346) (360:360:360))
        (PORT datad (822:822:822) (881:881:881))
        (PORT dataf (536:536:536) (607:607:607))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1139:1139:1139))
        (PORT datab (832:832:832) (889:889:889))
        (PORT datac (664:664:664) (692:692:692))
        (PORT datad (621:621:621) (633:633:633))
        (PORT dataf (677:677:677) (699:699:699))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1139:1139:1139))
        (PORT datab (832:832:832) (889:889:889))
        (PORT dataf (519:519:519) (561:561:561))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1157:1157:1157))
        (PORT datab (854:854:854) (909:909:909))
        (PORT datac (546:546:546) (593:593:593))
        (PORT dataf (564:564:564) (627:627:627))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (582:582:582))
        (PORT datab (1063:1063:1063) (1149:1149:1149))
        (PORT datac (344:344:344) (358:358:358))
        (PORT datad (828:828:828) (884:884:884))
        (PORT dataf (541:541:541) (608:608:608))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (214:214:214))
        (PORT datac (377:377:377) (476:476:476))
        (PORT datad (140:140:140) (168:168:168))
        (PORT dataf (226:226:226) (275:275:275))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1869:1869:1869) (1557:1557:1557))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (306:306:306))
        (PORT datab (296:296:296) (309:309:309))
        (PORT datad (794:794:794) (834:834:834))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (359:359:359) (310:310:310))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (256:256:256))
        (PORT datab (414:414:414) (427:427:427))
        (PORT datac (190:190:190) (232:232:232))
        (PORT datad (751:751:751) (851:851:851))
        (PORT dataf (346:346:346) (358:358:358))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (279:279:279))
        (PORT datac (379:379:379) (394:394:394))
        (PORT dataf (392:392:392) (436:436:436))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (259:259:259))
        (PORT datad (393:393:393) (426:426:426))
        (PORT dataf (312:312:312) (323:323:323))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1436:1436:1436))
        (PORT datab (462:462:462) (560:560:560))
        (PORT datac (232:232:232) (281:281:281))
        (PORT dataf (493:493:493) (561:561:561))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (668:668:668) (726:726:726))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1683:1683:1683) (1418:1418:1418))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT asdata (1194:1194:1194) (1184:1184:1184))
        (PORT ena (1702:1702:1702) (1398:1398:1398))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2437:2437:2437))
        (PORT asdata (948:948:948) (997:997:997))
        (PORT ena (1877:1877:1877) (1642:1642:1642))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (341:341:341))
        (PORT datab (369:369:369) (483:483:483))
        (PORT datac (346:346:346) (355:355:355))
        (PORT dataf (119:119:119) (164:164:164))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (930:930:930) (989:989:989))
        (PORT dataf (908:908:908) (975:975:975))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (452:452:452))
        (PORT datab (208:208:208) (268:268:268))
        (PORT datac (789:789:789) (858:858:858))
        (PORT dataf (315:315:315) (327:327:327))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (452:452:452))
        (PORT datab (208:208:208) (268:268:268))
        (PORT datac (652:652:652) (762:762:762))
        (PORT datad (602:602:602) (726:726:726))
        (PORT dataf (315:315:315) (327:327:327))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (194:194:194))
        (PORT datab (152:152:152) (202:202:202))
        (PORT datac (164:164:164) (198:198:198))
        (PORT datad (219:219:219) (282:282:282))
        (PORT dataf (348:348:348) (446:446:446))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (184:184:184))
        (PORT datad (139:139:139) (170:170:170))
        (PORT dataf (145:145:145) (174:174:174))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (180:180:180))
        (PORT datab (595:595:595) (713:713:713))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (105:105:105) (137:137:137))
        (PORT dataf (650:650:650) (759:759:759))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2177:2177:2177) (2185:2185:2185))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (691:691:691))
        (PORT datab (286:286:286) (299:299:299))
        (PORT datac (382:382:382) (392:392:392))
        (PORT datad (305:305:305) (312:312:312))
        (PORT datae (266:266:266) (263:263:263))
        (PORT dataf (402:402:402) (422:422:422))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (366:366:366))
        (PORT datab (308:308:308) (318:318:318))
        (PORT datac (277:277:277) (287:287:287))
        (PORT datad (357:357:357) (372:372:372))
        (PORT datae (284:284:284) (295:295:295))
        (PORT dataf (524:524:524) (563:563:563))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (529:529:529))
        (PORT datab (302:302:302) (312:312:312))
        (PORT datac (285:285:285) (297:297:297))
        (PORT datad (358:358:358) (371:371:371))
        (PORT datae (269:269:269) (273:273:273))
        (PORT dataf (350:350:350) (357:357:357))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (304:304:304))
        (PORT datab (295:295:295) (308:308:308))
        (PORT datac (293:293:293) (304:304:304))
        (PORT datad (530:530:530) (567:567:567))
        (PORT datae (342:342:342) (346:346:346))
        (PORT dataf (326:326:326) (332:332:332))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (310:310:310))
        (PORT datab (288:288:288) (302:302:302))
        (PORT datac (1152:1152:1152) (1276:1276:1276))
        (PORT datad (285:285:285) (296:296:296))
        (PORT datae (579:579:579) (602:602:602))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (573:573:573))
        (PORT datab (562:562:562) (580:580:580))
        (PORT datad (552:552:552) (574:574:574))
        (PORT datae (291:291:291) (294:294:294))
        (PORT dataf (283:283:283) (290:290:290))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (611:611:611))
        (PORT datab (390:390:390) (464:464:464))
        (PORT datac (277:277:277) (288:288:288))
        (PORT datad (357:357:357) (450:450:450))
        (PORT datae (376:376:376) (392:392:392))
        (PORT dataf (614:614:614) (734:734:734))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (310:310:310))
        (PORT datac (344:344:344) (355:355:355))
        (PORT datae (273:273:273) (263:263:263))
        (PORT dataf (524:524:524) (559:559:559))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (315:315:315))
        (PORT datad (291:291:291) (304:304:304))
        (PORT datae (270:270:270) (263:263:263))
        (PORT dataf (285:285:285) (290:290:290))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (300:300:300))
        (PORT datab (400:400:400) (487:487:487))
        (PORT datac (903:903:903) (1002:1002:1002))
        (PORT datad (584:584:584) (667:667:667))
        (PORT dataf (500:500:500) (524:524:524))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (654:654:654))
        (PORT datab (566:566:566) (661:661:661))
        (PORT datac (125:125:125) (174:174:174))
        (PORT datad (831:831:831) (904:904:904))
        (PORT dataf (709:709:709) (773:773:773))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (898:898:898) (946:946:946))
        (PORT clrn (2191:2191:2191) (2200:2200:2200))
        (PORT ena (1744:1744:1744) (1520:1520:1520))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (924:924:924))
        (PORT datab (820:820:820) (881:881:881))
        (PORT datac (683:683:683) (714:714:714))
        (PORT dataf (284:284:284) (291:291:291))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (605:605:605) (624:624:624))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (664:664:664) (738:738:738))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (587:587:587) (606:606:606))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (660:660:660) (699:699:699))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (674:674:674) (730:730:730))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (659:659:659) (697:697:697))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (674:674:674) (730:730:730))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (653:653:653) (693:693:693))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (198:198:198) (254:254:254))
        (PORT dataf (178:178:178) (212:212:212))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (280:280:280))
        (PORT datac (912:912:912) (1037:1037:1037))
        (PORT dataf (390:390:390) (461:461:461))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (255:255:255))
        (PORT datab (388:388:388) (399:399:399))
        (PORT datac (216:216:216) (268:268:268))
        (PORT datad (393:393:393) (411:411:411))
        (PORT datae (749:749:749) (826:826:826))
        (PORT dataf (178:178:178) (235:235:235))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (367:367:367) (331:331:331))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (436:436:436) (528:528:528))
        (PORT dataf (177:177:177) (210:210:210))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (251:251:251))
        (PORT datab (402:402:402) (422:422:422))
        (PORT datac (212:212:212) (264:264:264))
        (PORT datad (381:381:381) (390:390:390))
        (PORT datae (753:753:753) (840:840:840))
        (PORT dataf (182:182:182) (238:238:238))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (367:367:367) (331:331:331))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (255:255:255))
        (PORT datab (388:388:388) (399:399:399))
        (PORT datac (393:393:393) (411:411:411))
        (PORT datad (216:216:216) (267:267:267))
        (PORT datae (771:771:771) (855:855:855))
        (PORT dataf (325:325:325) (427:427:427))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (235:235:235))
        (PORT datab (367:367:367) (376:376:376))
        (PORT datac (406:406:406) (421:421:421))
        (PORT datad (211:211:211) (263:263:263))
        (PORT datae (780:780:780) (873:873:873))
        (PORT dataf (180:180:180) (230:230:230))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (255:255:255))
        (PORT datab (396:396:396) (417:417:417))
        (PORT datac (217:217:217) (268:268:268))
        (PORT datad (385:385:385) (393:393:393))
        (PORT datae (741:741:741) (829:829:829))
        (PORT dataf (325:325:325) (412:412:412))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (367:367:367) (331:331:331))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (234:234:234))
        (PORT datab (805:805:805) (907:907:907))
        (PORT datac (182:182:182) (239:239:239))
        (PORT datad (415:415:415) (430:430:430))
        (PORT datae (155:155:155) (193:193:193))
        (PORT dataf (343:343:343) (359:359:359))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (235:235:235))
        (PORT datab (367:367:367) (376:376:376))
        (PORT datac (212:212:212) (263:263:263))
        (PORT datad (406:406:406) (421:421:421))
        (PORT datae (758:758:758) (845:845:845))
        (PORT dataf (181:181:181) (233:233:233))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (367:367:367) (331:331:331))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (255:255:255))
        (PORT datab (396:396:396) (417:417:417))
        (PORT datac (385:385:385) (393:393:393))
        (PORT datad (216:216:216) (268:268:268))
        (PORT datae (761:761:761) (858:858:858))
        (PORT dataf (322:322:322) (408:408:408))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (251:251:251))
        (PORT datab (402:402:402) (422:422:422))
        (PORT datac (381:381:381) (390:390:390))
        (PORT datad (212:212:212) (264:264:264))
        (PORT datae (774:774:774) (868:868:868))
        (PORT dataf (332:332:332) (437:437:437))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (270:270:270))
        (PORT datab (790:790:790) (892:892:892))
        (PORT datac (198:198:198) (239:239:239))
        (PORT datad (344:344:344) (460:460:460))
        (PORT dataf (353:353:353) (364:364:364))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT asdata (661:661:661) (734:734:734))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (530:530:530))
        (PORT datab (497:497:497) (599:599:599))
        (PORT datad (264:264:264) (256:256:256))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (359:359:359) (310:310:310))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1063:1063:1063) (851:851:851))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (320:320:320))
        (PORT datab (796:796:796) (860:860:860))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (625:625:625) (576:576:576))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2416:2416:2416))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT asdata (667:667:667) (726:726:726))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2190:2190:2190))
        (PORT ena (1629:1629:1629) (1327:1327:1327))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (403:403:403))
        (PORT datac (804:804:804) (846:846:846))
        (PORT dataf (368:368:368) (373:373:373))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (321:321:321))
        (PORT datab (301:301:301) (312:312:312))
        (PORT datad (778:778:778) (843:843:843))
        (PORT dataf (348:348:348) (356:356:356))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (PORT asdata (1563:1563:1563) (1558:1558:1558))
        (PORT ena (1662:1662:1662) (1407:1407:1407))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (PORT asdata (1573:1573:1573) (1552:1552:1552))
        (PORT ena (1689:1689:1689) (1390:1390:1390))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (662:662:662) (736:736:736))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (547:547:547) (578:578:578))
        (PORT datae (550:550:550) (570:570:570))
        (PORT dataf (317:317:317) (321:321:321))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT asdata (688:688:688) (748:748:748))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT asdata (683:683:683) (739:739:739))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT asdata (669:669:669) (712:712:712))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (317:317:317))
        (PORT datab (305:305:305) (321:321:321))
        (PORT datac (302:302:302) (313:313:313))
        (PORT datad (280:280:280) (292:292:292))
        (PORT datae (280:280:280) (267:267:267))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT asdata (666:666:666) (740:740:740))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (318:318:318))
        (PORT datac (289:289:289) (300:300:300))
        (PORT datad (300:300:300) (315:315:315))
        (PORT datae (284:284:284) (286:286:286))
        (PORT dataf (299:299:299) (303:303:303))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT asdata (667:667:667) (740:740:740))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2442:2442:2442))
        (PORT asdata (689:689:689) (748:748:748))
        (PORT clrn (2193:2193:2193) (2202:2202:2202))
        (PORT ena (1863:1863:1863) (1622:1622:1622))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2442:2442:2442))
        (PORT asdata (669:669:669) (708:708:708))
        (PORT clrn (2193:2193:2193) (2202:2202:2202))
        (PORT ena (1863:1863:1863) (1622:1622:1622))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2442:2442:2442))
        (PORT asdata (590:590:590) (609:609:609))
        (PORT clrn (2193:2193:2193) (2202:2202:2202))
        (PORT ena (1863:1863:1863) (1622:1622:1622))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (315:315:315))
        (PORT datab (308:308:308) (322:322:322))
        (PORT datac (303:303:303) (314:314:314))
        (PORT datad (300:300:300) (307:307:307))
        (PORT datae (281:281:281) (274:274:274))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2442:2442:2442))
        (PORT asdata (687:687:687) (743:743:743))
        (PORT clrn (2193:2193:2193) (2202:2202:2202))
        (PORT ena (1863:1863:1863) (1622:1622:1622))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2442:2442:2442))
        (PORT asdata (663:663:663) (701:701:701))
        (PORT clrn (2193:2193:2193) (2202:2202:2202))
        (PORT ena (1863:1863:1863) (1622:1622:1622))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2442:2442:2442))
        (PORT asdata (690:690:690) (744:744:744))
        (PORT clrn (2193:2193:2193) (2202:2202:2202))
        (PORT ena (1863:1863:1863) (1622:1622:1622))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (314:314:314))
        (PORT datab (300:300:300) (312:312:312))
        (PORT datac (297:297:297) (312:312:312))
        (PORT datad (299:299:299) (314:314:314))
        (PORT datae (277:277:277) (268:268:268))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (584:584:584) (603:603:603))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (682:682:682) (742:742:742))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (315:315:315))
        (PORT datac (303:303:303) (314:314:314))
        (PORT datad (288:288:288) (298:298:298))
        (PORT datae (267:267:267) (259:259:259))
        (PORT dataf (275:275:275) (283:283:283))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2459:2459:2459))
        (PORT asdata (689:689:689) (751:751:751))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2442:2442:2442))
        (PORT asdata (1276:1276:1276) (1268:1268:1268))
        (PORT clrn (2193:2193:2193) (2202:2202:2202))
        (PORT ena (1863:1863:1863) (1622:1622:1622))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (664:664:664) (736:736:736))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (594:594:594) (614:614:614))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (779:779:779))
        (PORT datab (827:827:827) (907:907:907))
        (PORT datac (722:722:722) (773:773:773))
        (PORT datae (837:837:837) (880:880:880))
        (PORT dataf (281:281:281) (290:290:290))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (676:676:676) (753:753:753))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (679:679:679) (754:754:754))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (419:419:419))
        (PORT datac (293:293:293) (302:302:302))
        (PORT datad (301:301:301) (317:317:317))
        (PORT datae (294:294:294) (295:295:295))
        (PORT dataf (391:391:391) (416:416:416))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (666:666:666) (706:706:706))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (677:677:677) (750:750:750))
        (PORT clrn (2195:2195:2195) (2204:2204:2204))
        (PORT ena (2328:2328:2328) (2044:2044:2044))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (322:322:322))
        (PORT datac (294:294:294) (308:308:308))
        (PORT datad (304:304:304) (318:318:318))
        (PORT datae (277:277:277) (282:282:282))
        (PORT dataf (286:286:286) (293:293:293))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (690:690:690) (743:743:743))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (1941:1941:1941))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (1941:1941:1941))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (684:684:684) (753:753:753))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (1941:1941:1941))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (326:326:326))
        (PORT datab (289:289:289) (306:306:306))
        (PORT datac (303:303:303) (322:322:322))
        (PORT datad (304:304:304) (316:316:316))
        (PORT datae (286:286:286) (278:278:278))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (689:689:689) (744:744:744))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (1941:1941:1941))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (684:684:684) (744:744:744))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (1941:1941:1941))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (683:683:683) (741:741:741))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (1941:1941:1941))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (317:317:317))
        (PORT datab (300:300:300) (317:317:317))
        (PORT datac (301:301:301) (317:317:317))
        (PORT datae (278:278:278) (273:273:273))
        (PORT dataf (290:290:290) (299:299:299))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (671:671:671) (741:741:741))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2441:2441:2441))
        (PORT asdata (679:679:679) (743:743:743))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (1905:1905:1905) (1636:1636:1636))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2208:2208:2208) (1918:1918:1918))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (1905:1905:1905) (1636:1636:1636))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (874:874:874))
        (PORT datab (302:302:302) (311:311:311))
        (PORT datac (296:296:296) (304:304:304))
        (PORT datad (303:303:303) (313:313:313))
        (PORT datae (277:277:277) (270:270:270))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT asdata (679:679:679) (754:754:754))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (683:683:683) (756:756:756))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (1941:1941:1941))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (927:927:927) (971:971:971))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (1941:1941:1941))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (603:603:603) (623:623:623))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2200:2200:2200) (1941:1941:1941))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (327:327:327))
        (PORT datac (316:316:316) (326:326:326))
        (PORT datad (319:319:319) (329:329:329))
        (PORT datae (274:274:274) (279:279:279))
        (PORT dataf (283:283:283) (290:290:290))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT asdata (682:682:682) (758:758:758))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (680:680:680) (737:737:737))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2208:2208:2208) (1918:1918:1918))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (681:681:681) (738:738:738))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2208:2208:2208) (1918:1918:1918))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (600:600:600) (616:616:616))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2208:2208:2208) (1918:1918:1918))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (312:312:312))
        (PORT datab (299:299:299) (310:310:310))
        (PORT datac (311:311:311) (324:324:324))
        (PORT datae (271:271:271) (265:265:265))
        (PORT dataf (286:286:286) (294:294:294))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (686:686:686) (759:759:759))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2208:2208:2208) (1918:1918:1918))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (683:683:683) (725:725:725))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2208:2208:2208) (1918:1918:1918))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (692:692:692) (748:748:748))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2208:2208:2208) (1918:1918:1918))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (313:313:313))
        (PORT datab (293:293:293) (306:306:306))
        (PORT datac (292:292:292) (305:305:305))
        (PORT datad (308:308:308) (326:326:326))
        (PORT datae (300:300:300) (306:306:306))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT asdata (959:959:959) (943:943:943))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (683:683:683) (756:756:756))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2208:2208:2208) (1918:1918:1918))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (678:678:678) (735:735:735))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (745:745:745) (815:815:815))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2208:2208:2208) (1918:1918:1918))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (295:295:295))
        (PORT datab (363:363:363) (378:378:378))
        (PORT datad (383:383:383) (394:394:394))
        (PORT datae (306:306:306) (311:311:311))
        (PORT dataf (523:523:523) (586:586:586))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT asdata (688:688:688) (748:748:748))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (683:683:683) (760:760:760))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (731:731:731) (774:774:774))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (601:601:601) (615:615:615))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (332:332:332))
        (PORT datac (387:387:387) (399:399:399))
        (PORT datad (310:310:310) (319:319:319))
        (PORT datae (271:271:271) (265:265:265))
        (PORT dataf (399:399:399) (401:401:401))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (667:667:667) (742:742:742))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (804:804:804) (844:844:844))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (306:306:306))
        (PORT datab (350:350:350) (364:364:364))
        (PORT datac (289:289:289) (300:300:300))
        (PORT datad (294:294:294) (309:309:309))
        (PORT datae (283:283:283) (285:285:285))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (744:744:744) (800:800:800))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (688:688:688) (748:748:748))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (691:691:691) (751:751:751))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (313:313:313))
        (PORT datab (297:297:297) (311:311:311))
        (PORT datac (309:309:309) (321:321:321))
        (PORT datae (335:335:335) (330:330:330))
        (PORT dataf (353:353:353) (361:361:361))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT asdata (781:781:781) (809:809:809))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (679:679:679) (749:749:749))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2195:2195:2195) (2203:2203:2203))
        (PORT ena (2160:2160:2160) (1901:1901:1901))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (550:550:550) (579:579:579))
        (PORT datac (838:838:838) (907:907:907))
        (PORT datad (287:287:287) (299:299:299))
        (PORT datae (395:395:395) (412:412:412))
        (PORT dataf (389:389:389) (408:408:408))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (684:684:684) (743:743:743))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (661:661:661) (698:698:698))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (747:747:747) (827:827:827))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (683:683:683) (739:739:739))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (318:318:318))
        (PORT datab (288:288:288) (305:305:305))
        (PORT datac (287:287:287) (300:300:300))
        (PORT datad (310:310:310) (324:324:324))
        (PORT datae (290:290:290) (299:299:299))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (688:688:688) (748:748:748))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT asdata (659:659:659) (697:697:697))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT asdata (702:702:702) (762:762:762))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (318:318:318))
        (PORT datac (389:389:389) (419:419:419))
        (PORT datad (297:297:297) (305:305:305))
        (PORT datae (267:267:267) (260:260:260))
        (PORT dataf (308:308:308) (312:312:312))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (587:587:587) (608:608:608))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT asdata (680:680:680) (752:752:752))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT asdata (691:691:691) (748:748:748))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (329:329:329))
        (PORT datac (314:314:314) (329:329:329))
        (PORT datad (293:293:293) (309:309:309))
        (PORT datae (283:283:283) (277:277:277))
        (PORT dataf (280:280:280) (286:286:286))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT asdata (677:677:677) (750:750:750))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (672:672:672) (741:741:741))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (785:785:785))
        (PORT datab (754:754:754) (833:833:833))
        (PORT datac (304:304:304) (316:316:316))
        (PORT datad (350:350:350) (363:363:363))
        (PORT dataf (292:292:292) (299:299:299))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT asdata (687:687:687) (747:747:747))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT asdata (678:678:678) (749:749:749))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2441:2441:2441))
        (PORT asdata (686:686:686) (742:742:742))
        (PORT clrn (2192:2192:2192) (2200:2200:2200))
        (PORT ena (2301:2301:2301) (2008:2008:2008))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (878:878:878))
        (PORT datab (297:297:297) (312:312:312))
        (PORT datac (296:296:296) (310:310:310))
        (PORT datae (275:275:275) (269:269:269))
        (PORT dataf (660:660:660) (687:687:687))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (684:684:684) (741:741:741))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT asdata (590:590:590) (608:608:608))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (1008:1008:1008) (986:986:986))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (316:316:316))
        (PORT datab (294:294:294) (307:307:307))
        (PORT datac (308:308:308) (321:321:321))
        (PORT datae (286:286:286) (278:278:278))
        (PORT dataf (658:658:658) (706:706:706))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT asdata (687:687:687) (736:736:736))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT asdata (681:681:681) (737:737:737))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (325:325:325))
        (PORT datab (293:293:293) (309:309:309))
        (PORT datad (286:286:286) (300:300:300))
        (PORT datae (273:273:273) (269:269:269))
        (PORT dataf (280:280:280) (289:289:289))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT asdata (670:670:670) (744:744:744))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (313:313:313))
        (PORT datab (364:364:364) (378:378:378))
        (PORT datac (291:291:291) (307:307:307))
        (PORT datad (300:300:300) (318:318:318))
        (PORT datae (280:280:280) (287:287:287))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT asdata (683:683:683) (740:740:740))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT asdata (678:678:678) (753:753:753))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT asdata (974:974:974) (955:955:955))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2438:2438:2438))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2189:2189:2189) (2197:2197:2197))
        (PORT ena (2080:2080:2080) (1795:1795:1795))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (328:328:328))
        (PORT datac (300:300:300) (309:309:309))
        (PORT datad (309:309:309) (320:320:320))
        (PORT datae (301:301:301) (304:304:304))
        (PORT dataf (293:293:293) (301:301:301))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (684:684:684) (723:723:723))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (605:605:605) (631:631:631))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (311:311:311))
        (PORT datac (287:287:287) (297:297:297))
        (PORT datad (392:392:392) (394:394:394))
        (PORT datae (375:375:375) (364:364:364))
        (PORT dataf (365:365:365) (371:371:371))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (894:894:894) (934:934:934))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (2316:2316:2316) (2027:2027:2027))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (323:323:323))
        (PORT datac (512:512:512) (550:550:550))
        (PORT datad (298:298:298) (316:316:316))
        (PORT datae (281:281:281) (291:291:291))
        (PORT dataf (276:276:276) (284:284:284))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (684:684:684) (760:760:760))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (665:665:665) (736:736:736))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (307:307:307))
        (PORT datac (298:298:298) (308:308:308))
        (PORT datad (295:295:295) (309:309:309))
        (PORT datae (301:301:301) (304:304:304))
        (PORT dataf (289:289:289) (295:295:295))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (693:693:693) (752:752:752))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (681:681:681) (756:756:756))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (602:602:602) (619:619:619))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (672:672:672) (708:708:708))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (312:312:312))
        (PORT datac (299:299:299) (308:308:308))
        (PORT datad (311:311:311) (322:322:322))
        (PORT datae (283:283:283) (291:291:291))
        (PORT dataf (290:290:290) (301:301:301))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (676:676:676) (744:744:744))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2199:2199:2199))
        (PORT ena (1845:1845:1845) (1577:1577:1577))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (304:304:304))
        (PORT datac (301:301:301) (312:312:312))
        (PORT datad (312:312:312) (320:320:320))
        (PORT datae (287:287:287) (293:293:293))
        (PORT dataf (547:547:547) (596:596:596))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT asdata (676:676:676) (742:742:742))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (678:678:678) (735:735:735))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2293:2293:2293) (1995:1995:1995))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2293:2293:2293) (1995:1995:1995))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (671:671:671) (718:718:718))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2293:2293:2293) (1995:1995:1995))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (317:317:317))
        (PORT datab (293:293:293) (306:306:306))
        (PORT datad (279:279:279) (291:291:291))
        (PORT datae (269:269:269) (264:264:264))
        (PORT dataf (288:288:288) (298:298:298))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT asdata (670:670:670) (743:743:743))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (680:680:680) (721:721:721))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2293:2293:2293) (1995:1995:1995))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (670:670:670) (707:707:707))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2293:2293:2293) (1995:1995:1995))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2444:2444:2444))
        (PORT asdata (681:681:681) (737:737:737))
        (PORT clrn (2194:2194:2194) (2203:2203:2203))
        (PORT ena (2293:2293:2293) (1995:1995:1995))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (316:316:316))
        (PORT datab (484:484:484) (544:544:544))
        (PORT datac (301:301:301) (310:310:310))
        (PORT datad (301:301:301) (312:312:312))
        (PORT datae (283:283:283) (289:289:289))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT asdata (672:672:672) (731:731:731))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (683:683:683) (743:743:743))
        (PORT clrn (2191:2191:2191) (2200:2200:2200))
        (PORT ena (1744:1744:1744) (1520:1520:1520))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2200:2200:2200))
        (PORT ena (1744:1744:1744) (1520:1520:1520))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2191:2191:2191) (2200:2200:2200))
        (PORT ena (1744:1744:1744) (1520:1520:1520))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (316:316:316))
        (PORT datab (290:290:290) (301:301:301))
        (PORT datac (303:303:303) (314:314:314))
        (PORT datae (268:268:268) (265:265:265))
        (PORT dataf (489:489:489) (509:509:509))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (PORT asdata (677:677:677) (733:733:733))
        (PORT clrn (2165:2165:2165) (2173:2173:2173))
        (PORT ena (2043:2043:2043) (1791:1791:1791))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (PORT asdata (594:594:594) (609:609:609))
        (PORT clrn (2165:2165:2165) (2173:2173:2173))
        (PORT ena (2043:2043:2043) (1791:1791:1791))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (PORT asdata (675:675:675) (747:747:747))
        (PORT clrn (2165:2165:2165) (2173:2173:2173))
        (PORT ena (2043:2043:2043) (1791:1791:1791))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (306:306:306))
        (PORT datab (298:298:298) (312:312:312))
        (PORT datac (301:301:301) (313:313:313))
        (PORT datad (289:289:289) (303:303:303))
        (PORT datae (281:281:281) (275:275:275))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (PORT asdata (673:673:673) (749:749:749))
        (PORT clrn (2165:2165:2165) (2173:2173:2173))
        (PORT ena (2043:2043:2043) (1791:1791:1791))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (PORT asdata (983:983:983) (1013:1013:1013))
        (PORT clrn (2165:2165:2165) (2173:2173:2173))
        (PORT ena (2043:2043:2043) (1791:1791:1791))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (PORT asdata (681:681:681) (756:756:756))
        (PORT clrn (2165:2165:2165) (2173:2173:2173))
        (PORT ena (2043:2043:2043) (1791:1791:1791))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (313:313:313))
        (PORT datab (298:298:298) (312:312:312))
        (PORT datac (288:288:288) (297:297:297))
        (PORT datad (297:297:297) (310:310:310))
        (PORT datae (289:289:289) (292:292:292))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT asdata (598:598:598) (616:616:616))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2431:2431:2431))
        (PORT asdata (684:684:684) (745:745:745))
        (PORT clrn (2169:2169:2169) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2431:2431:2431))
        (PORT asdata (593:593:593) (612:612:612))
        (PORT clrn (2169:2169:2169) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2431:2431:2431))
        (PORT asdata (677:677:677) (736:736:736))
        (PORT clrn (2169:2169:2169) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (314:314:314))
        (PORT datab (295:295:295) (308:308:308))
        (PORT datac (292:292:292) (305:305:305))
        (PORT datad (315:315:315) (322:322:322))
        (PORT datae (268:268:268) (262:262:262))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT asdata (764:764:764) (828:828:828))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT asdata (604:604:604) (621:621:621))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT asdata (668:668:668) (741:741:741))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (319:319:319))
        (PORT datab (317:317:317) (329:329:329))
        (PORT datac (317:317:317) (329:329:329))
        (PORT datad (284:284:284) (299:299:299))
        (PORT datae (362:362:362) (350:350:350))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2169:2169:2169) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT clrn (2170:2170:2170) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2431:2431:2431))
        (PORT asdata (733:733:733) (791:791:791))
        (PORT clrn (2169:2169:2169) (2177:2177:2177))
        (PORT ena (1844:1844:1844) (1614:1614:1614))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (319:319:319))
        (PORT datab (297:297:297) (308:308:308))
        (PORT datac (292:292:292) (304:304:304))
        (PORT datad (294:294:294) (303:303:303))
        (PORT datae (318:318:318) (313:313:313))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT asdata (685:685:685) (740:740:740))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT asdata (667:667:667) (743:743:743))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (312:312:312))
        (PORT datab (295:295:295) (307:307:307))
        (PORT datac (297:297:297) (311:311:311))
        (PORT datad (295:295:295) (310:310:310))
        (PORT datae (280:280:280) (286:286:286))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT asdata (737:737:737) (808:808:808))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT asdata (677:677:677) (748:748:748))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (394:394:394))
        (PORT datab (300:300:300) (314:314:314))
        (PORT datad (322:322:322) (334:334:334))
        (PORT datae (284:284:284) (293:293:293))
        (PORT dataf (280:280:280) (286:286:286))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT asdata (683:683:683) (759:759:759))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT asdata (677:677:677) (750:750:750))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT asdata (680:680:680) (748:748:748))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT asdata (687:687:687) (747:747:747))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (569:569:569))
        (PORT datab (296:296:296) (311:311:311))
        (PORT datad (571:571:571) (643:643:643))
        (PORT datae (292:292:292) (299:299:299))
        (PORT dataf (358:358:358) (367:367:367))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2433:2433:2433))
        (PORT asdata (855:855:855) (854:854:854))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (685:685:685) (747:747:747))
        (PORT clrn (2191:2191:2191) (2200:2200:2200))
        (PORT ena (1744:1744:1744) (1520:1520:1520))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (307:307:307))
        (PORT datab (368:368:368) (375:375:375))
        (PORT datac (297:297:297) (311:311:311))
        (PORT datae (276:276:276) (272:272:272))
        (PORT dataf (526:526:526) (554:554:554))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2433:2433:2433))
        (PORT asdata (654:654:654) (694:694:694))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT asdata (964:964:964) (1020:1020:1020))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT asdata (681:681:681) (737:737:737))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2420:2420:2420))
        (PORT asdata (672:672:672) (745:745:745))
        (PORT clrn (2168:2168:2168) (2176:2176:2176))
        (PORT ena (1784:1784:1784) (1531:1531:1531))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (300:300:300))
        (PORT datab (311:311:311) (324:324:324))
        (PORT datad (308:308:308) (322:322:322))
        (PORT datae (561:561:561) (593:593:593))
        (PORT dataf (274:274:274) (281:281:281))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT asdata (670:670:670) (745:745:745))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (934:934:934))
        (PORT datab (854:854:854) (884:884:884))
        (PORT datac (898:898:898) (978:978:978))
        (PORT datad (1332:1332:1332) (1413:1413:1413))
        (PORT datae (1283:1283:1283) (1353:1353:1353))
        (PORT dataf (369:369:369) (393:393:393))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (695:695:695))
        (PORT datab (652:652:652) (683:683:683))
        (PORT datac (1070:1070:1070) (1155:1155:1155))
        (PORT dataf (685:685:685) (700:700:700))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (745:745:745))
        (PORT datab (474:474:474) (570:570:570))
        (PORT datad (381:381:381) (379:379:379))
        (PORT dataf (727:727:727) (773:773:773))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datae (128:128:128) (170:170:170))
        (PORT dataf (300:300:300) (303:303:303))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (303:303:303))
        (PORT datab (294:294:294) (310:310:310))
        (PORT datac (302:302:302) (311:311:311))
        (PORT datad (313:313:313) (316:316:316))
        (PORT dataf (377:377:377) (402:402:402))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT asdata (1261:1261:1261) (1287:1287:1287))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1683:1683:1683) (1418:1418:1418))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1702:1702:1702) (1398:1398:1398))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT asdata (1281:1281:1281) (1277:1277:1277))
        (PORT clrn (2179:2179:2179) (2187:2187:2187))
        (PORT ena (1073:1073:1073) (862:862:862))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (530:530:530))
        (PORT datac (301:301:301) (312:312:312))
        (PORT datad (274:274:274) (277:277:277))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT asdata (594:594:594) (616:616:616))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1662:1662:1662) (1407:1407:1407))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1689:1689:1689) (1390:1390:1390))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2440:2440:2440))
        (PORT asdata (675:675:675) (747:747:747))
        (PORT clrn (2191:2191:2191) (2200:2200:2200))
        (PORT ena (1744:1744:1744) (1520:1520:1520))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (925:925:925))
        (PORT datab (1313:1313:1313) (1378:1378:1378))
        (PORT datac (890:890:890) (969:969:969))
        (PORT datad (1347:1347:1347) (1412:1412:1412))
        (PORT datae (938:938:938) (955:955:955))
        (PORT dataf (275:275:275) (282:282:282))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (432:432:432) (468:468:468))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT asdata (797:797:797) (838:838:838))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (PORT asdata (1278:1278:1278) (1317:1317:1317))
        (PORT ena (1662:1662:1662) (1407:1407:1407))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (PORT asdata (1272:1272:1272) (1321:1321:1321))
        (PORT ena (1689:1689:1689) (1390:1390:1390))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT asdata (669:669:669) (740:740:740))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (925:925:925))
        (PORT datab (1313:1313:1313) (1378:1378:1378))
        (PORT datac (1347:1347:1347) (1413:1413:1413))
        (PORT datad (890:890:890) (969:969:969))
        (PORT datae (919:919:919) (926:926:926))
        (PORT dataf (282:282:282) (289:289:289))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2416:2416:2416))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1662:1662:1662) (1407:1407:1407))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1689:1689:1689) (1390:1390:1390))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT asdata (677:677:677) (736:736:736))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1437:1437:1437))
        (PORT datab (1325:1325:1325) (1400:1400:1400))
        (PORT datac (881:881:881) (964:964:964))
        (PORT datad (863:863:863) (919:919:919))
        (PORT datae (936:936:936) (973:973:973))
        (PORT dataf (473:473:473) (505:505:505))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (432:432:432) (468:468:468))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT asdata (681:681:681) (739:739:739))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT asdata (1087:1087:1087) (1121:1121:1121))
        (PORT ena (1595:1595:1595) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT asdata (1089:1089:1089) (1115:1115:1115))
        (PORT ena (1640:1640:1640) (1360:1360:1360))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT asdata (655:655:655) (694:694:694))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1437:1437:1437))
        (PORT datab (1325:1325:1325) (1400:1400:1400))
        (PORT datac (863:863:863) (919:919:919))
        (PORT datad (881:881:881) (964:964:964))
        (PORT datae (915:915:915) (945:945:945))
        (PORT dataf (490:490:490) (553:553:553))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1683:1683:1683) (1418:1418:1418))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1702:1702:1702) (1398:1398:1398))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT asdata (841:841:841) (831:831:831))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (921:921:921))
        (PORT datab (1324:1324:1324) (1399:1399:1399))
        (PORT datac (1358:1358:1358) (1434:1434:1434))
        (PORT datad (880:880:880) (961:961:961))
        (PORT datae (911:911:911) (942:942:942))
        (PORT dataf (277:277:277) (285:285:285))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT asdata (1098:1098:1098) (1097:1097:1097))
        (PORT ena (1683:1683:1683) (1418:1418:1418))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1702:1702:1702) (1398:1398:1398))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (PORT asdata (683:683:683) (737:737:737))
        (PORT clrn (2167:2167:2167) (2175:2175:2175))
        (PORT ena (1955:1955:1955) (1700:1700:1700))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (921:921:921))
        (PORT datab (1324:1324:1324) (1399:1399:1399))
        (PORT datac (880:880:880) (961:961:961))
        (PORT datad (1358:1358:1358) (1434:1434:1434))
        (PORT datae (932:932:932) (970:970:970))
        (PORT dataf (348:348:348) (357:357:357))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (432:432:432) (468:468:468))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT asdata (676:676:676) (751:751:751))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1602:1602:1602) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT asdata (1292:1292:1292) (1296:1296:1296))
        (PORT ena (1508:1508:1508) (1237:1237:1237))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1436:1436:1436))
        (PORT datab (1305:1305:1305) (1398:1398:1398))
        (PORT datac (862:862:862) (917:917:917))
        (PORT datad (882:882:882) (963:963:963))
        (PORT datae (908:908:908) (937:937:937))
        (PORT dataf (499:499:499) (530:530:530))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT asdata (686:686:686) (744:744:744))
        (PORT ena (1459:1459:1459) (1189:1189:1189))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT asdata (1065:1065:1065) (1121:1121:1121))
        (PORT ena (1508:1508:1508) (1237:1237:1237))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1436:1436:1436))
        (PORT datab (1305:1305:1305) (1398:1398:1398))
        (PORT datac (882:882:882) (963:963:963))
        (PORT datad (862:862:862) (916:916:916))
        (PORT datae (931:931:931) (966:966:966))
        (PORT dataf (275:275:275) (283:283:283))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (432:432:432) (468:468:468))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT asdata (938:938:938) (991:991:991))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT asdata (741:741:741) (802:802:802))
        (PORT ena (1459:1459:1459) (1189:1189:1189))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT asdata (1062:1062:1062) (1122:1122:1122))
        (PORT ena (1508:1508:1508) (1237:1237:1237))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1415:1415:1415))
        (PORT datab (1319:1319:1319) (1378:1378:1378))
        (PORT datac (890:890:890) (963:963:963))
        (PORT datad (872:872:872) (917:917:917))
        (PORT datae (941:941:941) (967:967:967))
        (PORT dataf (340:340:340) (352:352:352))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (432:432:432) (468:468:468))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1602:1602:1602) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1508:1508:1508) (1237:1237:1237))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1415:1415:1415))
        (PORT datab (1319:1319:1319) (1378:1378:1378))
        (PORT datac (872:872:872) (917:917:917))
        (PORT datad (890:890:890) (963:963:963))
        (PORT datae (922:922:922) (939:939:939))
        (PORT dataf (278:278:278) (282:282:282))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1683:1683:1683) (1418:1418:1418))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1702:1702:1702) (1398:1398:1398))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1344:1344:1344) (1115:1115:1115))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1425:1425:1425))
        (PORT datab (1311:1311:1311) (1386:1386:1386))
        (PORT datac (894:894:894) (976:976:976))
        (PORT datad (856:856:856) (912:912:912))
        (PORT datae (923:923:923) (960:960:960))
        (PORT dataf (505:505:505) (548:548:548))
        (IOPATH dataa combout (605:605:605) (525:525:525))
        (IOPATH datab combout (612:612:612) (522:522:522))
        (IOPATH datac combout (432:432:432) (468:468:468))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT asdata (745:745:745) (821:821:821))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1683:1683:1683) (1418:1418:1418))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (PORT asdata (1286:1286:1286) (1262:1262:1262))
        (PORT ena (1702:1702:1702) (1398:1398:1398))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1425:1425:1425))
        (PORT datab (1311:1311:1311) (1386:1386:1386))
        (PORT datac (857:857:857) (913:913:913))
        (PORT datad (894:894:894) (976:976:976))
        (PORT datae (902:902:902) (932:932:932))
        (PORT dataf (3251:3251:3251) (2755:2755:2755))
        (IOPATH dataa combout (596:596:596) (518:518:518))
        (IOPATH datab combout (603:603:603) (515:515:515))
        (IOPATH datac combout (342:342:342) (331:331:331))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2419:2419:2419))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1602:1602:1602) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1508:1508:1508) (1237:1237:1237))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1602:1602:1602) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1508:1508:1508) (1237:1237:1237))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (PORT asdata (978:978:978) (976:976:976))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1595:1595:1595) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1640:1640:1640) (1360:1360:1360))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT asdata (2167:2167:2167) (2012:2012:2012))
        (PORT ena (1595:1595:1595) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1640:1640:1640) (1360:1360:1360))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1595:1595:1595) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1640:1640:1640) (1360:1360:1360))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1595:1595:1595) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT asdata (1872:1872:1872) (1818:1818:1818))
        (PORT ena (1640:1640:1640) (1360:1360:1360))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2435:2435:2435))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2185:2185:2185) (2194:2194:2194))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT asdata (1093:1093:1093) (1108:1108:1108))
        (PORT ena (1595:1595:1595) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (PORT asdata (1083:1083:1083) (1118:1118:1118))
        (PORT ena (1640:1640:1640) (1360:1360:1360))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (345:345:345))
        (PORT datab (480:480:480) (585:585:585))
        (PORT datad (351:351:351) (360:360:360))
        (PORT datae (352:352:352) (457:457:457))
        (PORT dataf (526:526:526) (592:592:592))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (745:745:745))
        (PORT datac (1415:1415:1415) (1585:1585:1585))
        (PORT datad (788:788:788) (848:848:848))
        (PORT dataf (688:688:688) (711:711:711))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (305:305:305))
        (PORT datab (284:284:284) (296:296:296))
        (PORT datac (287:287:287) (297:297:297))
        (PORT datad (275:275:275) (278:278:278))
        (PORT dataf (285:285:285) (289:289:289))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (438:438:438))
        (PORT datac (337:337:337) (404:404:404))
        (PORT datad (138:138:138) (176:176:176))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1602:1602:1602) (1325:1325:1325))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1508:1508:1508) (1237:1237:1237))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datac (137:137:137) (189:189:189))
        (PORT datad (305:305:305) (363:363:363))
        (PORT dataf (404:404:404) (431:431:431))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (PORT asdata (677:677:677) (735:735:735))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (746:746:746))
        (PORT datab (474:474:474) (580:580:580))
        (PORT datac (408:408:408) (426:426:426))
        (PORT dataf (726:726:726) (772:772:772))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (427:427:427))
        (PORT datab (735:735:735) (789:789:789))
        (PORT datac (695:695:695) (743:743:743))
        (PORT datad (411:411:411) (443:443:443))
        (PORT datae (305:305:305) (365:365:365))
        (PORT dataf (460:460:460) (552:552:552))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (PORT asdata (665:665:665) (724:724:724))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2428:2428:2428))
        (PORT asdata (665:665:665) (722:722:722))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2428:2428:2428))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (669:669:669) (728:728:728))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT asdata (664:664:664) (739:739:739))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (669:669:669) (730:730:730))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (665:665:665) (738:738:738))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (662:662:662) (721:721:721))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT asdata (681:681:681) (741:741:741))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (662:662:662) (736:736:736))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (673:673:673) (749:749:749))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (670:670:670) (726:726:726))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (673:673:673) (731:731:731))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (665:665:665) (739:739:739))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT asdata (666:666:666) (723:723:723))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT asdata (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT asdata (665:665:665) (722:722:722))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT asdata (663:663:663) (722:722:722))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT asdata (656:656:656) (729:729:729))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT asdata (657:657:657) (732:732:732))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT asdata (675:675:675) (737:737:737))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT asdata (673:673:673) (733:733:733))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT asdata (655:655:655) (728:728:728))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT asdata (671:671:671) (745:745:745))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT asdata (670:670:670) (746:746:746))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT asdata (671:671:671) (744:744:744))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT asdata (669:669:669) (728:728:728))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (PORT asdata (658:658:658) (731:731:731))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT asdata (671:671:671) (748:748:748))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT asdata (668:668:668) (728:728:728))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT asdata (662:662:662) (721:721:721))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (PORT asdata (666:666:666) (740:740:740))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT asdata (663:663:663) (737:737:737))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT asdata (659:659:659) (731:731:731))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT asdata (669:669:669) (727:727:727))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT asdata (663:663:663) (734:734:734))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (680:680:680) (740:740:740))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT asdata (661:661:661) (733:733:733))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (654:654:654) (727:727:727))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT asdata (662:662:662) (734:734:734))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (669:669:669) (745:745:745))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (667:667:667) (726:726:726))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT asdata (660:660:660) (734:734:734))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT asdata (656:656:656) (729:729:729))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT asdata (667:667:667) (739:739:739))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2456:2456:2456))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT asdata (681:681:681) (741:741:741))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT asdata (793:793:793) (852:852:852))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT asdata (667:667:667) (741:741:741))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT asdata (668:668:668) (726:726:726))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2437:2437:2437))
        (PORT asdata (666:666:666) (723:723:723))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT asdata (666:666:666) (726:726:726))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (667:667:667) (725:725:725))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (675:675:675) (739:739:739))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (660:660:660) (732:732:732))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (666:666:666) (741:741:741))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT asdata (665:665:665) (741:741:741))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT asdata (656:656:656) (729:729:729))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT asdata (662:662:662) (736:736:736))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT asdata (662:662:662) (721:721:721))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT asdata (660:660:660) (732:732:732))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2424:2424:2424))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT asdata (663:663:663) (722:722:722))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT asdata (666:666:666) (723:723:723))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT asdata (669:669:669) (746:746:746))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT asdata (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT asdata (783:783:783) (822:822:822))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (PORT asdata (664:664:664) (740:740:740))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT asdata (669:669:669) (728:728:728))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT asdata (656:656:656) (728:728:728))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT asdata (669:669:669) (744:744:744))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT asdata (663:663:663) (737:737:737))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT asdata (668:668:668) (727:727:727))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT asdata (680:680:680) (738:738:738))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT asdata (673:673:673) (749:749:749))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT asdata (782:782:782) (840:840:840))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT asdata (889:889:889) (940:940:940))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT asdata (663:663:663) (722:722:722))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (2182:2182:2182) (2191:2191:2191))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT asdata (661:661:661) (735:735:735))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT asdata (669:669:669) (729:729:729))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT asdata (764:764:764) (820:820:820))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (197:197:197))
        (PORT datac (404:404:404) (435:435:435))
        (PORT datad (324:324:324) (387:387:387))
        (PORT dataf (240:240:240) (285:285:285))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT asdata (658:658:658) (732:732:732))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (PORT asdata (667:667:667) (726:726:726))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT asdata (665:665:665) (739:739:739))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT asdata (663:663:663) (738:738:738))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (404:404:404))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (453:453:453))
        (IOPATH dataa combout (584:584:584) (504:504:504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datae (592:592:592) (700:700:700))
        (IOPATH datae combout (263:263:263) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataf (384:384:384) (504:504:504))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataf (373:373:373) (446:446:446))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataf (399:399:399) (469:469:469))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (408:408:408) (486:486:486))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataf (393:393:393) (463:463:463))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataf (382:382:382) (457:457:457))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (440:440:440))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataf (404:404:404) (460:460:460))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataf (394:394:394) (510:510:510))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (659:659:659) (464:464:464))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (474:474:474))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (776:776:776) (584:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (776:776:776) (584:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (756:756:756) (564:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (629:629:629) (434:434:434))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (619:619:619) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (766:766:766) (574:574:574))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_13_14\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (776:776:776) (584:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_13_14\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (756:756:756) (564:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE clk\~inputclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (456:456:456) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (2141:2141:2141) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (3858:3858:3858) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (765:765:765) (885:885:885))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (718:718:718) (823:823:823))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (812:812:812) (898:898:898))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (836:836:836) (942:942:942))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (936:936:936) (1025:1025:1025))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (686:686:686) (794:794:794))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (685:685:685) (794:794:794))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (779:779:779))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (812:812:812))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (601:601:601) (659:659:659))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (829:829:829) (896:896:896))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (782:782:782) (882:882:882))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1338:1338:1338) (1411:1411:1411))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1410:1410:1410) (1477:1477:1477))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (557:557:557) (575:575:575))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (756:756:756) (823:823:823))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (391:391:391) (386:386:386))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (599:599:599) (639:639:639))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (779:779:779) (846:846:846))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (613:613:613) (625:625:625))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (644:644:644) (653:653:653))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1457:1457:1457) (1587:1587:1587))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (863:863:863) (936:936:936))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (689:689:689) (715:715:715))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (681:681:681) (705:705:705))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1093:1093:1093) (1139:1139:1139))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1104:1104:1104) (1149:1149:1149))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1068:1068:1068) (1161:1161:1161))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (742:742:742) (782:782:782))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (750:750:750) (781:781:781))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (798:798:798) (844:844:844))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (795:795:795) (842:842:842))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (148:148:148) (180:180:180))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (147:147:147) (180:180:180))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (580:580:580) (646:646:646))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (584:584:584) (650:650:650))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (581:581:581) (646:646:646))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (576:576:576) (646:646:646))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (589:589:589) (645:645:645))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (580:580:580) (646:646:646))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3116:3116:3116) (2649:2649:2649))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (367:367:367) (372:372:372))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (575:575:575))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (304:304:304))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (601:601:601))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (774:774:774) (860:860:860))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (656:656:656) (708:708:708))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (502:502:502) (530:530:530))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (353:353:353) (358:358:358))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1197:1197:1197) (1266:1266:1266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (393:393:393) (448:448:448))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (133:133:133) (179:179:179))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (208:208:208) (263:263:263))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (219:219:219) (267:267:267))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (214:214:214) (268:268:268))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (209:209:209) (264:264:264))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (202:202:202))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (202:202:202))
        (IOPATH dataa combout (581:581:581) (503:503:503))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (650:650:650) (700:700:700))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (657:657:657) (709:709:709))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (645:645:645) (698:698:698))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (136:136:136) (181:181:181))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (362:362:362) (442:442:442))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (357:357:357) (433:433:433))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (293:293:293))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (381:381:381) (390:390:390))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (285:285:285))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (508:508:508) (575:575:575))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (294:294:294))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (585:585:585))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (308:308:308))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (531:531:531))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (290:290:290))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (750:750:750) (798:798:798))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (304:304:304))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (523:523:523) (544:544:544))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (380:380:380) (385:385:385))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (286:286:286))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (520:520:520) (581:581:581))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (298:298:298))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (293:293:293))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (338:338:338) (350:350:350))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (302:302:302) (314:314:314))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (496:496:496) (543:543:543))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (336:336:336) (349:349:349))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (280:280:280))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (363:363:363))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (294:294:294))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (477:477:477) (504:504:504))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (341:341:341) (346:346:346))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (305:305:305))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (375:375:375) (379:379:379))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (308:308:308))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (508:508:508) (539:539:539))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (378:378:378) (378:378:378))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (286:286:286))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (334:334:334) (346:346:346))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (296:296:296) (309:309:309))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (327:327:327) (334:334:334))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (286:286:286))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (820:820:820))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (307:307:307))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (863:863:863) (915:915:915))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (298:298:298))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (900:900:900) (1025:1025:1025))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (344:344:344) (358:358:358))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (372:372:372) (376:376:376))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (367:367:367) (393:393:393))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (379:379:379) (386:386:386))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1323:1323:1323) (1394:1394:1394))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (677:677:677) (787:787:787))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (701:701:701) (793:793:793))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (542:542:542) (624:624:624))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (754:754:754) (839:839:839))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (874:874:874) (995:995:995))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (890:890:890) (969:969:969))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (893:893:893) (1027:1027:1027))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (853:853:853) (1008:1008:1008))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (630:630:630) (686:686:686))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (688:688:688))
        (IOPATH dataa combout (581:581:581) (503:503:503))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (769:769:769))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (572:572:572) (672:672:672))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (238:238:238) (285:285:285))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (434:434:434) (523:523:523))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (243:243:243) (290:290:290))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (449:449:449) (520:520:520))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (711:711:711))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (692:692:692) (783:783:783))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (630:630:630) (717:717:717))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (705:705:705) (809:809:809))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (237:237:237) (274:274:274))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (435:435:435) (523:523:523))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (244:244:244) (290:290:290))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (425:425:425) (495:495:495))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (873:873:873) (987:987:987))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (418:418:418) (462:462:462))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (443:443:443) (539:539:539))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (441:441:441) (535:535:535))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (763:763:763) (852:852:852))
        (IOPATH datad combout (359:359:359) (310:310:310))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (729:729:729) (821:821:821))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (950:950:950) (1033:1033:1033))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (714:714:714) (791:791:791))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (753:753:753))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (664:664:664) (761:761:761))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (642:642:642) (743:743:743))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (898:898:898))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (531:531:531) (606:606:606))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (733:733:733) (859:859:859))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (785:785:785))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (753:753:753) (884:884:884))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (232:232:232) (271:271:271))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (534:534:534))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (291:291:291))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (431:431:431) (501:501:501))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (663:663:663) (760:760:760))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (290:290:290))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (280:280:280))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (281:281:281))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (336:336:336) (347:347:347))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (287:287:287))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (277:277:277))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (276:276:276) (284:284:284))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (290:290:290))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (286:286:286))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (285:285:285) (290:290:290))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (283:283:283))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (778:778:778) (823:823:823))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (277:277:277))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (277:277:277))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (289:289:289) (293:293:293))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (280:280:280))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (341:341:341) (352:352:352))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (284:284:284))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (290:290:290) (295:295:295))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (283:283:283))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (283:283:283))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (285:285:285))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (295:295:295))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (290:290:290) (300:300:300))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (298:298:298) (304:304:304))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (289:289:289))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (292:292:292) (299:299:299))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (295:295:295) (301:301:301))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (301:301:301) (306:306:306))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (380:380:380) (398:398:398))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (295:295:295))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (295:295:295) (306:306:306))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (295:295:295))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (283:283:283) (292:292:292))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (307:307:307) (313:313:313))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (341:341:341) (350:350:350))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (826:826:826) (895:895:895))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (286:286:286))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (556:556:556) (603:603:603))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (306:306:306) (312:312:312))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (294:294:294) (306:306:306))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (294:294:294))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (285:285:285) (292:292:292))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (525:525:525) (544:544:544))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (291:291:291))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (856:856:856) (893:893:893))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (268:268:268) (275:275:275))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (333:333:333))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (292:292:292) (301:301:301))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (368:368:368) (372:372:372))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (393:393:393) (417:417:417))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (311:311:311) (322:322:322))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (342:342:342) (349:349:349))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (294:294:294) (302:302:302))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (802:802:802) (856:856:856))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (290:290:290) (297:297:297))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (296:296:296) (306:306:306))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (530:530:530) (560:560:560))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (365:365:365) (391:391:391))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (329:329:329) (338:338:338))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (294:294:294))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (284:284:284) (295:295:295))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (293:293:293))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (809:809:809) (838:838:838))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (287:287:287) (299:299:299))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (283:283:283) (296:296:296))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (300:300:300) (304:304:304))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (290:290:290) (299:299:299))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (645:645:645) (694:694:694))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (302:302:302) (318:318:318))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (293:293:293))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (298:298:298) (310:310:310))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (550:550:550) (613:613:613))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (481:481:481) (507:507:507))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (925:925:925) (963:963:963))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (295:295:295) (303:303:303))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (295:295:295) (300:300:300))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (306:306:306) (314:314:314))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (300:300:300))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (358:358:358) (364:364:364))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (293:293:293))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (297:297:297))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (279:279:279))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (766:766:766) (799:799:799))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (765:765:765) (799:799:799))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (279:279:279))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (919:919:919))
        (IOPATH datab combout (594:594:594) (504:504:504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (919:919:919))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (303:303:303))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (292:292:292) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (300:300:300))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (722:722:722))
        (IOPATH dataa combout (581:581:581) (503:503:503))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (722:722:722))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (666:666:666) (706:706:706))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (676:676:676) (696:696:696))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (282:282:282))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (677:677:677) (725:725:725))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (277:277:277))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (876:876:876) (919:919:919))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (701:701:701))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (648:648:648) (681:681:681))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (285:285:285) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (930:930:930) (1000:1000:1000))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (930:930:930) (1000:1000:1000))
        (IOPATH datab combout (594:594:594) (504:504:504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (286:286:286))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (738:738:738) (754:754:754))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (735:735:735) (754:754:754))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (298:298:298))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (842:842:842) (913:913:913))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (295:295:295) (308:308:308))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (724:724:724) (738:738:738))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (736:736:736) (750:750:750))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (301:301:301))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (718:718:718))
        (IOPATH dataa combout (589:589:589) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (718:718:718))
        (IOPATH dataa combout (581:581:581) (503:503:503))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (284:284:284))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (496:496:496) (527:527:527))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (489:489:489) (526:526:526))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (305:305:305))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1684:1684:1684) (1866:1866:1866))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (284:284:284))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (521:521:521) (552:552:552))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (515:515:515) (552:552:552))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (301:301:301))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1397:1397:1397) (1498:1498:1498))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (296:296:296))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (304:304:304))
        (IOPATH datab combout (585:585:585) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1382:1382:1382) (1461:1461:1461))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1394:1394:1394) (1471:1471:1471))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (284:284:284))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (287:287:287))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (284:284:284))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (284:284:284))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (286:286:286))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (287:287:287))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (287:287:287))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (282:282:282))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (275:275:275))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (287:287:287))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (287:287:287))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (282:282:282))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (279:279:279))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (280:280:280))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (280:280:280))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (287:287:287))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (283:283:283) (286:286:286))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (278:278:278) (286:286:286))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (288:288:288))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (283:283:283) (290:290:290))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (286:286:286))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (283:283:283))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (281:281:281))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (284:284:284))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (284:284:284))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (284:284:284) (289:289:289))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (276:276:276) (286:286:286))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (286:286:286))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (284:284:284) (290:290:290))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (285:285:285))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (285:285:285))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (281:281:281))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (288:288:288))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (286:286:286))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (277:277:277) (283:283:283))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (281:281:281))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (289:289:289))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (276:276:276))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (283:283:283))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (286:286:286))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (276:276:276))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (285:285:285))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (286:286:286))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (287:287:287) (292:292:292))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (287:287:287))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (276:276:276))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (283:283:283))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (278:278:278))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (277:277:277))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (284:284:284))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (287:287:287))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (280:280:280))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (280:280:280))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (276:276:276) (282:282:282))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (281:281:281))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (284:284:284))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (278:278:278))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (282:282:282) (286:286:286))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (276:276:276))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (287:287:287) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (279:279:279) (287:287:287))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (287:287:287))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (345:345:345) (352:352:352))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (284:284:284) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (286:286:286) (293:293:293))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (287:287:287))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (280:280:280) (285:285:285))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (279:279:279))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (282:282:282))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (268:268:268) (278:278:278))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (281:281:281))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (275:275:275) (282:282:282))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (271:271:271) (277:277:277))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6469:6469:6469) (6804:6804:6804))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6506:6506:6506) (6857:6857:6857))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6459:6459:6459) (6813:6813:6813))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (7132:7132:7132) (7583:7583:7583))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6194:6194:6194) (6534:6534:6534))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (7076:7076:7076) (7498:7498:7498))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6495:6495:6495) (6852:6852:6852))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6635:6635:6635) (6986:6986:6986))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6478:6478:6478) (6826:6826:6826))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6415:6415:6415) (6764:6764:6764))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6254:6254:6254) (6615:6615:6615))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6240:6240:6240) (6603:6603:6603))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6267:6267:6267) (6630:6630:6630))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1838:1838:1838) (1870:1870:1870))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1816:1816:1816) (1857:1857:1857))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE da_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1956:1956:1956) (1934:1934:1934))
        (IOPATH i o (2524:2524:2524) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1996:1996:1996) (1867:1867:1867))
        (IOPATH i o (2567:2567:2567) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3889:3889:3889) (3619:3619:3619))
        (IOPATH i o (2567:2567:2567) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4222:4222:4222) (3883:3883:3883))
        (IOPATH i o (2544:2544:2544) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2517:2517:2517) (2295:2295:2295))
        (IOPATH i o (2554:2554:2554) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3974:3974:3974) (3655:3655:3655))
        (IOPATH i o (2524:2524:2524) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2845:2845:2845) (2645:2645:2645))
        (IOPATH i o (2524:2524:2524) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4012:4012:4012) (3708:3708:3708))
        (IOPATH i o (2524:2524:2524) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4076:4076:4076) (3822:3822:3822))
        (IOPATH i o (2524:2524:2524) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2169:2169:2169) (1977:1977:1977))
        (IOPATH i o (2514:2514:2514) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3943:3943:3943) (3672:3672:3672))
        (IOPATH i o (2507:2507:2507) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4006:4006:4006) (3749:3749:3749))
        (IOPATH i o (2557:2557:2557) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3116:3116:3116) (2836:2836:2836))
        (IOPATH i o (2537:2537:2537) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2680:2680:2680) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE Clock_management_1\|altpll_component\|pll\~FBOUTclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (1696:1696:1696) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (802:802:802) (611:611:611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE Clock_management_1\|altpll_component\|_clk0\~clkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (1601:1601:1601) (1646:1646:1646))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE address\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad combout (625:625:625) (576:576:576))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (330:330:330))
        (IOPATH datab sumout (1265:1265:1265) (1153:1153:1153))
        (IOPATH datab cout (939:939:939) (939:939:939))
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (1125:1125:1125) (1125:1125:1125))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (839:839:839))
        (PORT d[1] (1721:1721:1721) (1608:1608:1608))
        (PORT d[2] (853:853:853) (846:846:846))
        (PORT d[3] (850:850:850) (858:858:858))
        (PORT d[4] (1701:1701:1701) (1595:1595:1595))
        (PORT d[5] (888:888:888) (890:890:890))
        (PORT d[6] (1805:1805:1805) (1723:1723:1723))
        (PORT d[7] (976:976:976) (981:981:981))
        (PORT d[8] (1491:1491:1491) (1446:1446:1446))
        (PORT d[9] (986:986:986) (929:929:929))
        (PORT d[10] (865:865:865) (859:859:859))
        (PORT d[11] (990:990:990) (934:934:934))
        (PORT clk (2335:2335:2335) (2386:2386:2386))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2252:2252:2252))
        (IOPATH (posedge clk) q (150:150:150) (175:175:175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (72:72:72))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (724:724:724) (703:703:703))
        (PORT d[1] (795:795:795) (783:783:783))
        (PORT d[2] (710:710:710) (696:696:696))
        (PORT d[3] (802:802:802) (789:789:789))
        (PORT d[4] (761:761:761) (700:700:700))
        (PORT d[5] (794:794:794) (773:773:773))
        (PORT d[6] (772:772:772) (763:763:763))
        (PORT d[7] (793:793:793) (780:780:780))
        (PORT d[8] (783:783:783) (766:766:766))
        (PORT d[9] (740:740:740) (696:696:696))
        (PORT d[10] (1482:1482:1482) (1454:1454:1454))
        (PORT d[11] (990:990:990) (939:939:939))
        (PORT clk (2311:2311:2311) (2362:2362:2362))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2228:2228:2228))
        (IOPATH (posedge clk) q (150:150:150) (175:175:175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (72:72:72))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1127:1127:1127))
        (PORT d[1] (1250:1250:1250) (1219:1219:1219))
        (PORT d[2] (1119:1119:1119) (1079:1079:1079))
        (PORT d[3] (1252:1252:1252) (1218:1218:1218))
        (PORT d[4] (1755:1755:1755) (1659:1659:1659))
        (PORT d[5] (1317:1317:1317) (1235:1235:1235))
        (PORT d[6] (1281:1281:1281) (1214:1214:1214))
        (PORT d[7] (1102:1102:1102) (1082:1082:1082))
        (PORT d[8] (1204:1204:1204) (1169:1169:1169))
        (PORT d[9] (1120:1120:1120) (1081:1081:1081))
        (PORT d[10] (1185:1185:1185) (1151:1151:1151))
        (PORT d[11] (1085:1085:1085) (1039:1039:1039))
        (PORT clk (2333:2333:2333) (2384:2384:2384))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2250:2250:2250))
        (IOPATH (posedge clk) q (150:150:150) (175:175:175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (72:72:72))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1684:1684:1684))
        (PORT d[1] (1915:1915:1915) (1795:1795:1795))
        (PORT d[2] (1292:1292:1292) (1234:1234:1234))
        (PORT d[3] (1986:1986:1986) (1835:1835:1835))
        (PORT d[4] (1182:1182:1182) (1130:1130:1130))
        (PORT d[5] (1584:1584:1584) (1496:1496:1496))
        (PORT d[6] (1570:1570:1570) (1444:1444:1444))
        (PORT d[7] (1556:1556:1556) (1460:1460:1460))
        (PORT d[8] (1935:1935:1935) (1808:1808:1808))
        (PORT d[9] (1021:1021:1021) (978:978:978))
        (PORT d[10] (1207:1207:1207) (1177:1177:1177))
        (PORT d[11] (1359:1359:1359) (1297:1297:1297))
        (PORT clk (2314:2314:2314) (2363:2363:2363))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2229:2229:2229))
        (IOPATH (posedge clk) q (150:150:150) (175:175:175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (72:72:72))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1584:1584:1584))
        (PORT d[1] (1754:1754:1754) (1684:1684:1684))
        (PORT d[2] (1143:1143:1143) (1106:1106:1106))
        (PORT d[3] (1744:1744:1744) (1650:1650:1650))
        (PORT d[4] (1258:1258:1258) (1219:1219:1219))
        (PORT d[5] (1179:1179:1179) (1170:1170:1170))
        (PORT d[6] (1278:1278:1278) (1169:1169:1169))
        (PORT d[7] (1291:1291:1291) (1222:1222:1222))
        (PORT d[8] (1690:1690:1690) (1595:1595:1595))
        (PORT d[9] (1123:1123:1123) (1099:1099:1099))
        (PORT d[10] (1233:1233:1233) (1172:1172:1172))
        (PORT d[11] (1096:1096:1096) (1089:1089:1089))
        (PORT clk (2338:2338:2338) (2388:2388:2388))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2254:2254:2254))
        (IOPATH (posedge clk) q (150:150:150) (175:175:175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (72:72:72))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (976:976:976))
        (PORT d[1] (1177:1177:1177) (1136:1136:1136))
        (PORT d[2] (1051:1051:1051) (981:981:981))
        (PORT d[3] (1181:1181:1181) (1139:1139:1139))
        (PORT d[4] (2013:2013:2013) (1885:1885:1885))
        (PORT d[5] (1045:1045:1045) (1025:1025:1025))
        (PORT d[6] (1542:1542:1542) (1444:1444:1444))
        (PORT d[7] (1882:1882:1882) (1827:1827:1827))
        (PORT d[8] (1133:1133:1133) (1091:1091:1091))
        (PORT d[9] (1026:1026:1026) (956:956:956))
        (PORT d[10] (1533:1533:1533) (1511:1511:1511))
        (PORT d[11] (1034:1034:1034) (964:964:964))
        (PORT clk (2313:2313:2313) (2363:2363:2363))
        (PORT ena (709:709:709) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (89:89:89))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2229:2229:2229))
        (IOPATH (posedge clk) q (150:150:150) (175:175:175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (123:123:123))
      (HOLD d (posedge clk) (72:72:72))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (756:756:756) (564:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_ntrst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (736:736:736) (544:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (348:348:348))
        (PORT dataf (2678:2678:2678) (2321:2321:2321))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datae (2247:2247:2247) (1925:1925:1925))
        (PORT dataf (545:545:545) (572:572:572))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (371:371:371))
        (PORT dataf (541:541:541) (578:578:578))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (2833:2833:2833) (3065:3065:3065))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2272:2272:2272) (1941:1941:1941))
        (PORT datab (302:302:302) (315:315:315))
        (PORT dataf (536:536:536) (570:570:570))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataf (500:500:500) (524:524:524))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (2833:2833:2833) (3065:3065:3065))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2272:2272:2272) (1941:1941:1941))
        (PORT dataf (483:483:483) (504:504:504))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (370:370:370))
        (PORT datad (2214:2214:2214) (1903:1903:1903))
        (PORT dataf (487:487:487) (513:513:513))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (343:343:343))
        (PORT datae (2506:2506:2506) (2169:2169:2169))
        (PORT dataf (517:517:517) (565:565:565))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (306:306:306))
        (PORT datad (419:419:419) (445:445:445))
        (PORT dataf (2679:2679:2679) (2323:2323:2323))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (601:601:601))
        (PORT datac (325:325:325) (334:334:334))
        (PORT dataf (574:574:574) (635:635:635))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datac combout (428:428:428) (465:465:465))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (3223:3223:3223) (3486:3486:3486))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (653:653:653))
        (PORT datac (314:314:314) (327:327:327))
        (PORT datad (2524:2524:2524) (2186:2186:2186))
        (PORT dataf (531:531:531) (585:585:585))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2551:2551:2551) (2206:2206:2206))
        (PORT datad (346:346:346) (351:351:351))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datad combout (335:335:335) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (306:306:306))
        (PORT datac (399:399:399) (397:397:397))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (625:625:625) (576:576:576))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (3223:3223:3223) (3486:3486:3486))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (3061:3061:3061) (2602:2602:2602))
        (PORT dataf (676:676:676) (698:698:698))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3095:3095:3095) (2636:2636:2636))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2396:2396:2396) (2037:2037:2037))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2449:2449:2449))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (296:296:296))
        (PORT datac (357:357:357) (363:363:363))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (625:625:625) (576:576:576))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2449:2449:2449))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (3292:3292:3292) (2829:2829:2829))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2279:2279:2279) (1947:1947:1947))
        (PORT datab (333:333:333) (346:346:346))
        (PORT dataf (535:535:535) (572:572:572))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (681:681:681) (753:753:753))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (471:471:471) (509:509:509))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (600:600:600) (617:617:617))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (665:665:665) (705:705:705))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (742:742:742) (784:784:784))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (692:692:692) (751:751:751))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (318:318:318) (323:323:323))
        (IOPATH datac combout (370:370:370) (338:338:338))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT asdata (683:683:683) (725:725:725))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1197:1197:1197) (1013:1013:1013))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (315:315:315))
        (PORT datab (305:305:305) (322:322:322))
        (PORT datac (389:389:389) (419:419:419))
        (PORT dataf (365:365:365) (370:370:370))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (314:314:314))
        (PORT datab (306:306:306) (325:325:325))
        (PORT datac (311:311:311) (324:324:324))
        (PORT datad (304:304:304) (315:315:315))
        (PORT datae (377:377:377) (388:388:388))
        (PORT dataf (262:262:262) (300:300:300))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1084:1084:1084) (860:860:860))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (309:309:309))
        (PORT datab (752:752:752) (793:793:793))
        (PORT datac (779:779:779) (832:832:832))
        (PORT datad (414:414:414) (430:430:430))
        (PORT dataf (2670:2670:2670) (2314:2314:2314))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT asdata (827:827:827) (872:872:872))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1123:1123:1123) (891:891:891))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT asdata (919:919:919) (951:951:951))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1123:1123:1123) (891:891:891))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT asdata (914:914:914) (907:907:907))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1123:1123:1123) (891:891:891))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (817:817:817) (888:888:888))
        (PORT datad (304:304:304) (318:318:318))
        (PORT datae (407:407:407) (416:416:416))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (309:309:309))
        (PORT datab (751:751:751) (793:793:793))
        (PORT datac (429:429:429) (452:452:452))
        (PORT dataf (2670:2670:2670) (2313:2313:2313))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT asdata (1088:1088:1088) (1133:1133:1133))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1123:1123:1123) (891:891:891))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (661:661:661))
        (PORT datae (514:514:514) (542:542:542))
        (PORT dataf (608:608:608) (619:619:619))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2425:2425:2425))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1286:1286:1286) (1240:1240:1240))
        (PORT ena (1322:1322:1322) (1078:1078:1078))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (583:583:583))
        (PORT datab (777:777:777) (837:837:837))
        (PORT datac (146:146:146) (185:185:185))
        (PORT datad (622:622:622) (631:631:631))
        (PORT dataf (498:498:498) (531:531:531))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (415:415:415) (448:448:448))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (974:974:974) (961:961:961))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (416:416:416))
        (PORT datab (416:416:416) (448:448:448))
        (PORT datac (305:305:305) (318:318:318))
        (PORT datad (543:543:543) (583:583:583))
        (PORT datae (809:809:809) (864:864:864))
        (PORT dataf (744:744:744) (781:781:781))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1288:1288:1288) (1037:1037:1037))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (309:309:309) (321:321:321))
        (PORT datad (393:393:393) (396:396:396))
        (PORT dataf (490:490:490) (542:542:542))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1288:1288:1288) (1037:1037:1037))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (323:323:323))
        (PORT datad (412:412:412) (425:425:425))
        (PORT dataf (493:493:493) (551:551:551))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1288:1288:1288) (1037:1037:1037))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (316:316:316))
        (PORT datac (371:371:371) (386:386:386))
        (PORT datad (428:428:428) (452:452:452))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1288:1288:1288) (1037:1037:1037))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT asdata (873:873:873) (853:853:853))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1123:1123:1123) (891:891:891))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (584:584:584))
        (PORT datab (763:763:763) (798:798:798))
        (PORT datac (835:835:835) (898:898:898))
        (PORT datad (374:374:374) (384:384:384))
        (PORT datae (300:300:300) (302:302:302))
        (PORT dataf (590:590:590) (614:614:614))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (417:417:417))
        (PORT datab (295:295:295) (308:308:308))
        (PORT datac (136:136:136) (186:186:186))
        (PORT datad (757:757:757) (800:800:800))
        (PORT dataf (577:577:577) (612:612:612))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (365:365:365))
        (PORT datad (415:415:415) (427:427:427))
        (PORT dataf (517:517:517) (572:572:572))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1288:1288:1288) (1037:1037:1037))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT asdata (963:963:963) (980:980:980))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1123:1123:1123) (891:891:891))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (308:308:308))
        (PORT datad (398:398:398) (411:411:411))
        (PORT dataf (581:581:581) (625:625:625))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (PORT ena (1288:1288:1288) (1037:1037:1037))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (840:840:840) (899:899:899))
        (PORT datae (399:399:399) (412:412:412))
        (PORT dataf (344:344:344) (348:348:348))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (593:593:593))
        (PORT datab (832:832:832) (894:894:894))
        (PORT datac (422:422:422) (457:457:457))
        (PORT datad (677:677:677) (702:702:702))
        (PORT dataf (393:393:393) (449:449:449))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1042:1042:1042) (1035:1035:1035))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (382:382:382))
        (PORT datac (149:149:149) (188:188:188))
        (PORT datad (690:690:690) (715:715:715))
        (PORT dataf (479:479:479) (539:539:539))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1423:1423:1423) (1457:1457:1457))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (383:383:383) (374:374:374))
        (PORT dataf (507:507:507) (549:549:549))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d (128:128:128) (116:116:116))
        (PORT asdata (1452:1452:1452) (1430:1430:1430))
        (PORT clrn (1360:1360:1360) (1321:1321:1321))
        (PORT sload (2093:2093:2093) (1899:1899:1899))
        (PORT ena (2028:2028:2028) (1769:1769:1769))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (317:317:317))
        (PORT datab (308:308:308) (327:327:327))
        (PORT datac (397:397:397) (427:427:427))
        (PORT datad (323:323:323) (333:333:333))
        (PORT datae (155:155:155) (187:187:187))
        (PORT dataf (305:305:305) (310:310:310))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (974:974:974) (975:975:975))
        (PORT ena (1084:1084:1084) (860:860:860))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (887:887:887))
        (PORT datab (911:911:911) (922:922:922))
        (PORT datac (828:828:828) (884:884:884))
        (PORT datad (854:854:854) (915:915:915))
        (PORT datae (863:863:863) (900:900:900))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1067:1067:1067) (921:921:921))
        (PORT ena (1064:1064:1064) (838:838:838))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1067:1067:1067) (921:921:921))
        (PORT ena (1064:1064:1064) (838:838:838))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (802:802:802) (863:863:863))
        (PORT dataf (881:881:881) (911:911:911))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (325:325:325))
        (PORT datab (501:501:501) (553:553:553))
        (PORT datac (333:333:333) (344:344:344))
        (PORT datad (342:342:342) (356:356:356))
        (PORT datae (401:401:401) (452:452:452))
        (PORT dataf (326:326:326) (330:330:330))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (370:370:370) (338:338:338))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1067:1067:1067) (921:921:921))
        (PORT ena (1064:1064:1064) (838:838:838))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1067:1067:1067) (921:921:921))
        (PORT ena (1064:1064:1064) (838:838:838))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (PORT sclr (1067:1067:1067) (921:921:921))
        (PORT ena (1064:1064:1064) (838:838:838))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sclr (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sclr (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (348:348:348))
        (PORT datac (321:321:321) (331:331:331))
        (PORT datad (401:401:401) (410:410:410))
        (PORT dataf (365:365:365) (370:370:370))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (466:466:466))
        (PORT datab (905:905:905) (922:922:922))
        (PORT datac (3743:3743:3743) (3185:3185:3185))
        (PORT datad (307:307:307) (297:297:297))
        (PORT dataf (210:210:210) (281:281:281))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (907:907:907))
        (PORT datab (864:864:864) (927:927:927))
        (PORT datac (966:966:966) (1050:1050:1050))
        (PORT datae (880:880:880) (890:890:890))
        (PORT dataf (895:895:895) (918:918:918))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1120:1120:1120) (888:888:888))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (333:333:333))
        (PORT datab (511:511:511) (554:554:554))
        (PORT datac (347:347:347) (354:354:354))
        (PORT datad (343:343:343) (344:344:344))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (477:477:477))
        (PORT datab (339:339:339) (349:349:349))
        (PORT datac (291:291:291) (300:300:300))
        (PORT datad (880:880:880) (897:897:897))
        (PORT dataf (178:178:178) (228:228:228))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1120:1120:1120) (888:888:888))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (333:333:333))
        (PORT datab (511:511:511) (554:554:554))
        (PORT datac (358:358:358) (368:368:368))
        (PORT datad (401:401:401) (411:411:411))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
        (IOPATH datad combout (359:359:359) (310:310:310))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (466:466:466))
        (PORT datab (905:905:905) (921:921:921))
        (PORT datac (314:314:314) (326:326:326))
        (PORT datad (274:274:274) (277:277:277))
        (PORT dataf (293:293:293) (369:369:369))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1120:1120:1120) (888:888:888))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (476:476:476))
        (PORT datab (335:335:335) (346:346:346))
        (PORT datac (296:296:296) (317:317:317))
        (PORT datad (332:332:332) (350:350:350))
        (PORT datae (872:872:872) (874:874:874))
        (PORT dataf (496:496:496) (535:535:535))
        (PORT datag (339:339:339) (340:340:340))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (316:316:316) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
        (IOPATH datag combout (369:369:369) (298:298:298))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1120:1120:1120) (888:888:888))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (695:695:695))
        (PORT datac (2947:2947:2947) (2519:2519:2519))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (601:601:601) (652:652:652))
        (PORT dataf (613:613:613) (665:665:665))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1284:1284:1284) (1035:1035:1035))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (695:695:695))
        (PORT datad (375:375:375) (380:380:380))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datad combout (359:359:359) (310:310:310))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1284:1284:1284) (1035:1035:1035))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (684:684:684))
        (PORT datac (359:359:359) (369:369:369))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2423:2423:2423))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1284:1284:1284) (1035:1035:1035))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (684:684:684))
        (PORT datad (259:259:259) (254:254:254))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datad combout (359:359:359) (310:310:310))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2425:2425:2425))
        (PORT asdata (535:535:535) (510:510:510))
        (PORT ena (1128:1128:1128) (900:900:900))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (660:660:660))
        (PORT datac (307:307:307) (318:318:318))
        (PORT dataf (540:540:540) (573:573:573))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (660:660:660))
        (PORT datab (551:551:551) (591:591:591))
        (PORT datac (412:412:412) (434:434:434))
        (IOPATH dataa combout (581:581:581) (503:503:503))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (330:330:330) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3740:3740:3740) (3178:3178:3178))
        (PORT datac (900:900:900) (929:929:929))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (625:625:625) (576:576:576))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d (128:128:128) (116:116:116))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (587:587:587))
        (PORT datab (315:315:315) (325:325:325))
        (PORT datac (587:587:587) (657:657:657))
        (PORT datad (617:617:617) (649:649:649))
        (PORT datae (775:775:775) (827:827:827))
        (PORT dataf (540:540:540) (575:575:575))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT asdata (3551:3551:3551) (4162:4162:4162))
        (PORT ena (1460:1460:1460) (1185:1185:1185))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT asdata (683:683:683) (739:739:739))
        (PORT ena (1460:1460:1460) (1185:1185:1185))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT asdata (666:666:666) (704:704:704))
        (PORT ena (1460:1460:1460) (1185:1185:1185))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (935:935:935))
        (PORT datab (671:671:671) (721:721:721))
        (PORT datad (880:880:880) (903:903:903))
        (PORT datae (651:651:651) (732:732:732))
        (PORT dataf (941:941:941) (1036:1036:1036))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT asdata (671:671:671) (729:729:729))
        (PORT ena (1070:1070:1070) (845:845:845))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH cin sumout (524:524:524) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1087:1087:1087))
        (PORT datad (635:635:635) (684:684:684))
        (PORT datae (900:900:900) (929:929:929))
        (PORT dataf (871:871:871) (903:903:903))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datad combout (371:371:371) (347:347:347))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d (128:128:128) (116:116:116))
        (PORT sload (1067:1067:1067) (899:899:899))
        (PORT ena (1061:1061:1061) (836:836:836))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (377:377:377))
        (PORT datab (349:349:349) (361:361:361))
        (PORT datac (312:312:312) (323:323:323))
        (PORT datad (140:140:140) (178:178:178))
        (PORT datae (324:324:324) (316:316:316))
        (PORT dataf (358:358:358) (361:361:361))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d (128:128:128) (116:116:116))
        (PORT sload (1067:1067:1067) (899:899:899))
        (PORT ena (1061:1061:1061) (836:836:836))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d (128:128:128) (116:116:116))
        (PORT sload (1067:1067:1067) (899:899:899))
        (PORT ena (1061:1061:1061) (836:836:836))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1195:1195:1195) (1164:1164:1164))
        (IOPATH datad cout (841:841:841) (841:841:841))
        (IOPATH cin sumout (524:524:524) (433:433:433))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d (128:128:128) (116:116:116))
        (PORT sload (1067:1067:1067) (899:899:899))
        (PORT ena (1061:1061:1061) (836:836:836))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d (128:128:128) (116:116:116))
        (PORT sload (1067:1067:1067) (899:899:899))
        (PORT ena (1061:1061:1061) (836:836:836))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP sload (posedge clk) (132:132:132))
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD sload (posedge clk) (56:56:56))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (323:323:323))
        (PORT datab (341:341:341) (353:353:353))
        (PORT datac (348:348:348) (352:352:352))
        (PORT datad (387:387:387) (392:392:392))
        (PORT dataf (346:346:346) (345:345:345))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (335:335:335))
        (PORT datab (353:353:353) (365:365:365))
        (PORT datac (409:409:409) (416:416:416))
        (PORT datad (351:351:351) (352:352:352))
        (PORT dataf (361:361:361) (364:364:364))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (867:867:867) (885:885:885))
        (PORT dataf (945:945:945) (1036:1036:1036))
        (IOPATH datad combout (359:359:359) (310:310:310))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (310:310:310))
        (PORT datab (303:303:303) (314:314:314))
        (PORT datac (205:205:205) (261:261:261))
        (PORT datad (369:369:369) (462:462:462))
        (PORT dataf (125:125:125) (176:176:176))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (335:335:335) (291:291:291))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1053:1053:1053))
        (PORT datae (883:883:883) (912:912:912))
        (PORT dataf (886:886:886) (916:916:916))
        (IOPATH dataa combout (587:587:587) (507:507:507))
        (IOPATH datae combout (290:290:290) (266:266:266))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT d (128:128:128) (116:116:116))
        (PORT ena (1079:1079:1079) (867:867:867))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT asdata (673:673:673) (731:731:731))
        (PORT ena (1460:1460:1460) (1185:1185:1185))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2427:2427:2427))
        (PORT asdata (658:658:658) (698:698:698))
        (PORT ena (1070:1070:1070) (845:845:845))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (263:263:263))
        (PORT datab (299:299:299) (309:309:309))
        (PORT datac (369:369:369) (473:473:473))
        (PORT dataf (144:144:144) (190:190:190))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (342:342:342) (312:312:312))
        (IOPATH datae combout (515:515:515) (487:487:487))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2425:2425:2425))
        (PORT asdata (935:935:935) (903:903:903))
        (PORT ena (1449:1449:1449) (1205:1205:1205))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD asdata (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (670:670:670))
        (PORT datab (316:316:316) (331:331:331))
        (PORT datac (624:624:624) (674:674:674))
        (PORT dataf (551:551:551) (583:583:583))
        (IOPATH dataa combout (589:589:589) (510:510:510))
        (IOPATH datab combout (594:594:594) (504:504:504))
        (IOPATH datac combout (324:324:324) (323:323:323))
        (IOPATH datad combout (625:625:625) (576:576:576))
        (IOPATH dataf combout (116:116:116) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (187:187:187))
        (PORT datab (809:809:809) (882:882:882))
        (PORT datac (651:651:651) (705:705:705))
        (PORT datad (124:124:124) (175:175:175))
        (PORT datae (103:103:103) (136:136:136))
        (PORT dataf (566:566:566) (585:585:585))
        (PORT datag (122:122:122) (164:164:164))
        (IOPATH dataa combout (584:584:584) (504:504:504))
        (IOPATH datab combout (585:585:585) (497:497:497))
        (IOPATH datac combout (316:316:316) (312:312:312))
        (IOPATH datad combout (367:367:367) (325:325:325))
        (IOPATH datae combout (263:263:263) (242:242:242))
        (IOPATH dataf combout (111:111:111) (103:103:103))
        (IOPATH datag combout (369:369:369) (298:298:298))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataf (195:195:195) (245:245:245))
        (IOPATH dataf combout (111:111:111) (103:103:103))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2353:2353:2353))
        (PORT d (128:128:128) (116:116:116))
        (PORT clrn (1295:1295:1295) (1253:1253:1253))
        (PORT ena (1284:1284:1284) (1035:1035:1035))
        (IOPATH (posedge clk) q (102:102:102) (102:102:102))
        (IOPATH (negedge clrn) q (311:311:311) (311:311:311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (132:132:132))
      (SETUP ena (posedge clk) (132:132:132))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (569:569:569) (626:626:626))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (916:916:916) (992:992:992))
      )
    )
  )
)
