{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621363668115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621363668115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 19:47:48 2021 " "Processing started: Tue May 18 19:47:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621363668115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363668115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363668115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621363668359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621363668360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec1_enc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec1_enc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec1_enc2-Behavioral " "Found design unit 1: xtea_dec1_enc2-Behavioral" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673105 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec1_enc2 " "Found entity 1: xtea_dec1_enc2" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec2_enc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec2_enc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec2_enc1-Behavioral " "Found design unit 1: xtea_dec2_enc1-Behavioral" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673106 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec2_enc1 " "Found entity 1: xtea_dec2_enc1" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_top-Behavioral " "Found design unit 1: xtea_top-Behavioral" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673107 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_top " "Found entity 1: xtea_top" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_enc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file xtea_enc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec-Behavioral " "Found design unit 1: xtea_dec-Behavioral" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673109 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec " "Found entity 1: xtea_dec" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_sum-Behavioral " "Found design unit 1: xtea_sum-Behavioral" {  } { { "xtea_sum.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_sum.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673110 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_sum " "Found entity 1: xtea_sum" {  } { { "xtea_sum.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_sum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_tb-tb " "Found design unit 1: xtea_tb-tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673111 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_tb " "Found entity 1: xtea_tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363673111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xtea_top " "Elaborating entity \"xtea_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621363673130 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_data_valid xtea_top.vhd(106) " "VHDL Process Statement warning at xtea_top.vhd(106): signal \"key_data_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(113) " "VHDL Process Statement warning at xtea_top.vhd(113): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_ready xtea_top.vhd(120) " "VHDL Process Statement warning at xtea_top.vhd(120): signal \"s_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(127) " "VHDL Process Statement warning at xtea_top.vhd(127): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_data_valid xtea_top.vhd(144) " "VHDL Process Statement warning at xtea_top.vhd(144): signal \"key_data_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(146) " "VHDL Process Statement warning at xtea_top.vhd(146): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(147) " "VHDL Process Statement warning at xtea_top.vhd(147): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(149) " "VHDL Process Statement warning at xtea_top.vhd(149): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(160) " "VHDL Process Statement warning at xtea_top.vhd(160): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(164) " "VHDL Process Statement warning at xtea_top.vhd(164): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673133 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(165) " "VHDL Process Statement warning at xtea_top.vhd(165): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(169) " "VHDL Process Statement warning at xtea_top.vhd(169): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(170) " "VHDL Process Statement warning at xtea_top.vhd(170): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(174) " "VHDL Process Statement warning at xtea_top.vhd(174): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(175) " "VHDL Process Statement warning at xtea_top.vhd(175): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(179) " "VHDL Process Statement warning at xtea_top.vhd(179): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(180) " "VHDL Process Statement warning at xtea_top.vhd(180): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(184) " "VHDL Process Statement warning at xtea_top.vhd(184): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(196) " "VHDL Process Statement warning at xtea_top.vhd(196): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_word_out xtea_top.vhd(199) " "VHDL Process Statement warning at xtea_top.vhd(199): signal \"s_data_word_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_word_out xtea_top.vhd(202) " "VHDL Process Statement warning at xtea_top.vhd(202): signal \"s_data_word_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_word_out xtea_top.vhd(205) " "VHDL Process Statement warning at xtea_top.vhd(205): signal \"s_data_word_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_word_out xtea_top.vhd(208) " "VHDL Process Statement warning at xtea_top.vhd(208): signal \"s_data_word_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(212) " "VHDL Process Statement warning at xtea_top.vhd(212): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673134 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ready xtea_top.vhd(136) " "VHDL Process Statement warning at xtea_top.vhd(136): inferring latch(es) for signal or variable \"data_ready\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363673135 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_key_word_in xtea_top.vhd(136) " "VHDL Process Statement warning at xtea_top.vhd(136): inferring latch(es) for signal or variable \"s_key_word_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363673135 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data_word_in xtea_top.vhd(136) " "VHDL Process Statement warning at xtea_top.vhd(136): inferring latch(es) for signal or variable \"s_data_word_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363673135 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_word_out xtea_top.vhd(136) " "VHDL Process Statement warning at xtea_top.vhd(136): inferring latch(es) for signal or variable \"data_word_out\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363673136 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[0\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[0\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[1\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[1\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[2\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[2\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[3\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[3\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[4\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[4\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[5\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[5\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[6\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[6\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[7\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[7\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[8\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[8\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[9\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[9\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[10\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[10\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[11\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[11\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[12\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[12\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[13\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[13\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[14\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[14\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[15\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[15\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[16\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[16\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[17\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[17\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[18\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[18\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[19\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[19\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[20\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[20\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673138 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[21\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[21\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[22\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[22\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[23\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[23\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[24\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[24\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[25\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[25\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[26\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[26\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[27\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[27\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[28\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[28\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[29\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[29\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[30\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[30\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[31\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[31\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[0\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[0\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[1\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[1\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[2\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[2\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[3\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[3\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[4\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[4\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[5\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[5\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[6\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[6\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[7\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[7\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[8\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[8\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[9\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[9\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[10\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[10\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[11\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[11\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[12\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[12\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673139 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[13\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[13\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[14\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[14\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[15\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[15\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[16\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[16\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[17\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[17\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[18\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[18\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[19\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[19\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[20\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[20\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[21\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[21\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[22\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[22\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[23\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[23\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[24\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[24\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[25\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[25\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[26\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[26\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[27\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[27\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[28\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[28\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[29\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[29\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[30\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[30\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[31\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[31\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[32\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[32\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[33\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[33\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[34\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[34\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673140 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[35\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[35\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[36\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[36\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[37\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[37\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[38\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[38\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[39\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[39\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[40\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[40\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[41\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[41\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[42\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[42\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[43\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[43\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[44\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[44\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[45\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[45\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[46\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[46\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[47\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[47\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[48\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[48\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[49\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[49\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[50\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[50\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[51\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[51\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[52\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[52\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[53\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[53\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[54\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[54\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[55\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[55\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[56\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[56\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[57\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[57\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[58\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[58\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673141 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[59\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[59\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[60\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[60\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[61\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[61\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[62\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[62\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[63\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[63\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[64\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[64\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[65\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[65\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[66\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[66\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[67\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[67\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[68\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[68\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[69\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[69\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[70\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[70\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[71\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[71\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[72\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[72\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[73\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[73\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[74\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[74\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[75\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[75\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[76\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[76\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[77\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[77\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[78\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[78\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[79\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[79\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673142 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[80\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[80\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[81\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[81\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[82\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[82\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[83\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[83\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[84\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[84\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[85\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[85\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[86\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[86\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[87\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[87\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[88\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[88\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[89\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[89\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[90\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[90\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[91\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[91\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[92\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[92\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[93\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[93\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[94\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[94\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[95\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[95\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[96\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[96\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[97\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[97\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[98\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[98\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[99\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[99\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[100\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[100\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[101\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[101\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[102\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[102\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673143 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[103\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[103\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[104\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[104\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[105\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[105\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[106\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[106\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[107\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[107\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[108\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[108\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[109\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[109\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[110\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[110\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[111\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[111\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[112\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[112\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[113\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[113\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[114\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[114\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[115\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[115\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[116\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[116\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[117\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[117\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[118\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[118\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[119\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[119\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[120\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[120\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[121\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[121\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[122\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[122\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[123\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[123\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[124\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[124\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673144 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[125\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[125\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[126\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[126\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[127\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[127\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[0\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[0\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[1\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[1\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[2\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[2\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[3\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[3\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[4\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[4\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[5\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[5\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[6\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[6\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[7\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[7\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[8\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[8\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[9\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[9\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[10\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[10\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[11\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[11\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[12\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[12\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[13\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[13\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[14\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[14\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[15\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[15\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[16\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[16\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[17\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[17\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673145 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[18\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[18\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[19\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[19\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[20\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[20\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[21\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[21\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[22\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[22\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[23\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[23\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[24\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[24\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[25\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[25\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[26\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[26\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[27\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[27\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[28\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[28\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[29\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[29\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[30\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[30\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[31\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[31\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[32\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[32\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[33\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[33\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[34\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[34\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[35\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[35\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[36\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[36\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673146 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[37\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[37\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[38\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[38\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[39\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[39\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[40\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[40\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[41\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[41\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[42\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[42\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[43\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[43\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[44\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[44\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[45\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[45\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[46\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[46\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[47\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[47\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[48\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[48\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[49\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[49\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[50\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[50\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[51\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[51\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[52\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[52\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[53\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[53\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[54\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[54\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[55\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[55\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[56\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[56\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[57\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[57\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[58\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[58\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[59\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[59\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673147 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[60\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[60\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[61\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[61\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[62\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[62\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[63\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[63\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[64\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[64\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[65\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[65\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[66\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[66\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[67\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[67\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[68\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[68\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[69\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[69\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[70\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[70\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[71\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[71\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[72\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[72\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[73\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[73\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[74\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[74\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[75\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[75\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[76\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[76\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[77\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[77\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[78\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[78\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[79\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[79\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[80\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[80\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673148 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[81\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[81\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[82\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[82\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[83\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[83\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[84\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[84\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[85\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[85\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[86\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[86\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[87\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[87\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[88\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[88\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[89\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[89\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[90\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[90\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[91\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[91\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[92\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[92\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[93\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[93\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[94\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[94\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[95\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[95\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[96\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[96\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[97\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[97\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[98\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[98\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[99\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[99\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[100\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[100\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[101\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[101\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[102\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[102\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673149 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[103\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[103\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[104\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[104\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[105\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[105\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[106\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[106\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[107\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[107\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[108\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[108\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[109\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[109\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[110\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[110\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[111\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[111\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[112\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[112\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[113\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[113\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[114\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[114\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[115\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[115\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[116\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[116\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[117\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[117\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[118\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[118\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[119\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[119\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[120\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[120\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[121\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[121\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[122\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[122\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673150 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[123\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[123\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673151 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[124\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[124\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673151 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[125\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[125\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673151 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[126\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[126\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673151 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[127\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[127\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673151 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ready xtea_top.vhd(136) " "Inferred latch for \"data_ready\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673151 "|xtea_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec xtea_dec:dec " "Elaborating entity \"xtea_dec\" for hierarchy \"xtea_dec:dec\"" {  } { { "xtea_top.vhd" "dec" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621363673173 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_ready xtea_dec.vhd(19) " "VHDL Signal Declaration warning at xtea_dec.vhd(19): used implicit default value for signal \"data_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621363673174 "|xtea_top|xtea_dec:dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dec_enc_flag xtea_dec.vhd(157) " "VHDL Process Statement warning at xtea_dec.vhd(157): signal \"dec_enc_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673175 "|xtea_top|xtea_dec:dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dec_enc_flag xtea_dec.vhd(177) " "VHDL Process Statement warning at xtea_dec.vhd(177): signal \"dec_enc_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363673176 "|xtea_top|xtea_dec:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_iterator xtea_dec.vhd(137) " "VHDL Process Statement warning at xtea_dec.vhd(137): inferring latch(es) for signal or variable \"s_iterator\", which holds its previous value in one or more paths through the process" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363673176 "|xtea_top|xtea_dec:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_z1 xtea_dec.vhd(137) " "VHDL Process Statement warning at xtea_dec.vhd(137): inferring latch(es) for signal or variable \"s_z1\", which holds its previous value in one or more paths through the process" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363673177 "|xtea_top|xtea_dec:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_y1 xtea_dec.vhd(137) " "VHDL Process Statement warning at xtea_dec.vhd(137): inferring latch(es) for signal or variable \"s_y1\", which holds its previous value in one or more paths through the process" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363673177 "|xtea_top|xtea_dec:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_z0 xtea_dec.vhd(137) " "VHDL Process Statement warning at xtea_dec.vhd(137): inferring latch(es) for signal or variable \"s_z0\", which holds its previous value in one or more paths through the process" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363673177 "|xtea_top|xtea_dec:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_y0 xtea_dec.vhd(137) " "VHDL Process Statement warning at xtea_dec.vhd(137): inferring latch(es) for signal or variable \"s_y0\", which holds its previous value in one or more paths through the process" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363673177 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[0\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[0\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[1\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[1\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[2\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[2\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[3\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[3\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[4\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[4\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[5\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[5\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[6\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[6\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[7\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[7\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[8\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[8\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[9\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[9\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[10\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[10\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[11\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[11\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[12\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[12\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673179 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[13\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[13\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[14\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[14\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[15\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[15\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[16\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[16\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[17\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[17\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[18\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[18\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[19\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[19\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[20\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[20\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[21\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[21\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[22\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[22\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[23\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[23\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[24\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[24\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[25\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[25\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[26\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[26\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[27\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[27\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[28\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[28\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[29\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[29\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[30\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[30\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y0\[31\] xtea_dec.vhd(137) " "Inferred latch for \"s_y0\[31\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[0\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[0\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[1\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[1\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[2\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[2\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[3\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[3\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[4\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[4\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[5\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[5\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[6\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[6\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[7\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[7\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673180 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[8\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[8\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[9\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[9\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[10\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[10\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[11\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[11\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[12\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[12\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[13\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[13\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[14\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[14\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[15\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[15\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[16\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[16\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[17\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[17\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[18\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[18\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[19\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[19\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[20\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[20\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[21\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[21\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[22\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[22\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[23\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[23\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[24\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[24\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[25\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[25\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[26\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[26\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[27\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[27\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[28\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[28\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[29\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[29\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[30\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[30\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z0\[31\] xtea_dec.vhd(137) " "Inferred latch for \"s_z0\[31\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[0\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[0\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[1\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[1\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[2\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[2\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673181 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[3\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[3\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[4\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[4\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[5\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[5\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[6\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[6\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[7\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[7\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[8\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[8\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[9\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[9\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[10\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[10\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[11\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[11\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[12\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[12\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[13\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[13\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[14\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[14\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[15\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[15\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[16\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[16\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[17\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[17\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[18\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[18\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[19\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[19\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[20\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[20\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[21\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[21\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[22\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[22\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[23\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[23\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[24\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[24\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[25\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[25\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[26\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[26\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[27\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[27\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[28\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[28\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673182 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[29\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[29\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[30\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[30\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_y1\[31\] xtea_dec.vhd(137) " "Inferred latch for \"s_y1\[31\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[0\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[0\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[1\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[1\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[2\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[2\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[3\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[3\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[4\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[4\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[5\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[5\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[6\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[6\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[7\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[7\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[8\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[8\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[9\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[9\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[10\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[10\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[11\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[11\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[12\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[12\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[13\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[13\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[14\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[14\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[15\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[15\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[16\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[16\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[17\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[17\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[18\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[18\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[19\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[19\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[20\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[20\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[21\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[21\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673183 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[22\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[22\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[23\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[23\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[24\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[24\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[25\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[25\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[26\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[26\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[27\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[27\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[28\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[28\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[29\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[29\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[30\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[30\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_z1\[31\] xtea_dec.vhd(137) " "Inferred latch for \"s_z1\[31\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_iterator\[0\] xtea_dec.vhd(137) " "Inferred latch for \"s_iterator\[0\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_iterator\[1\] xtea_dec.vhd(137) " "Inferred latch for \"s_iterator\[1\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_iterator\[2\] xtea_dec.vhd(137) " "Inferred latch for \"s_iterator\[2\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_iterator\[3\] xtea_dec.vhd(137) " "Inferred latch for \"s_iterator\[3\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_iterator\[4\] xtea_dec.vhd(137) " "Inferred latch for \"s_iterator\[4\]\" at xtea_dec.vhd(137)" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363673184 "|xtea_top|xtea_dec:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_sum xtea_dec:dec\|xtea_sum:sumblock " "Elaborating entity \"xtea_sum\" for hierarchy \"xtea_dec:dec\|xtea_sum:sumblock\"" {  } { { "xtea_dec.vhd" "sumblock" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621363673203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec1_enc2 xtea_dec:dec\|xtea_dec1_enc2:dec1 " "Elaborating entity \"xtea_dec1_enc2\" for hierarchy \"xtea_dec:dec\|xtea_dec1_enc2:dec1\"" {  } { { "xtea_dec.vhd" "dec1" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621363673204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec2_enc1 xtea_dec:dec\|xtea_dec2_enc1:dec2 " "Elaborating entity \"xtea_dec2_enc1\" for hierarchy \"xtea_dec:dec\|xtea_dec2_enc1:dec2\"" {  } { { "xtea_dec.vhd" "dec2" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621363673219 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "xtea_dec:dec\|Selector154~0 " "Found clock multiplexer xtea_dec:dec\|Selector154~0" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 138 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1621363673744 "|xtea_top|xtea_dec:dec|Selector154~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1621363673744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[0\]\$latch " "LATCH primitive \"data_word_out\[0\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[1\]\$latch " "LATCH primitive \"data_word_out\[1\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[2\]\$latch " "LATCH primitive \"data_word_out\[2\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[3\]\$latch " "LATCH primitive \"data_word_out\[3\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[4\]\$latch " "LATCH primitive \"data_word_out\[4\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[5\]\$latch " "LATCH primitive \"data_word_out\[5\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[6\]\$latch " "LATCH primitive \"data_word_out\[6\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[7\]\$latch " "LATCH primitive \"data_word_out\[7\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[8\]\$latch " "LATCH primitive \"data_word_out\[8\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[9\]\$latch " "LATCH primitive \"data_word_out\[9\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[10\]\$latch " "LATCH primitive \"data_word_out\[10\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[11\]\$latch " "LATCH primitive \"data_word_out\[11\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[12\]\$latch " "LATCH primitive \"data_word_out\[12\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[13\]\$latch " "LATCH primitive \"data_word_out\[13\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[14\]\$latch " "LATCH primitive \"data_word_out\[14\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[15\]\$latch " "LATCH primitive \"data_word_out\[15\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[16\]\$latch " "LATCH primitive \"data_word_out\[16\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[17\]\$latch " "LATCH primitive \"data_word_out\[17\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[18\]\$latch " "LATCH primitive \"data_word_out\[18\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[19\]\$latch " "LATCH primitive \"data_word_out\[19\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[20\]\$latch " "LATCH primitive \"data_word_out\[20\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[21\]\$latch " "LATCH primitive \"data_word_out\[21\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[22\]\$latch " "LATCH primitive \"data_word_out\[22\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[23\]\$latch " "LATCH primitive \"data_word_out\[23\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[24\]\$latch " "LATCH primitive \"data_word_out\[24\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[25\]\$latch " "LATCH primitive \"data_word_out\[25\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[26\]\$latch " "LATCH primitive \"data_word_out\[26\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[27\]\$latch " "LATCH primitive \"data_word_out\[27\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[28\]\$latch " "LATCH primitive \"data_word_out\[28\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[29\]\$latch " "LATCH primitive \"data_word_out\[29\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[30\]\$latch " "LATCH primitive \"data_word_out\[30\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_word_out\[31\]\$latch " "LATCH primitive \"data_word_out\[31\]\$latch\" is permanently disabled" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621363673801 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621363673869 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[0\] GND " "Pin \"data_word_out\[0\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[1\] GND " "Pin \"data_word_out\[1\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[2\] GND " "Pin \"data_word_out\[2\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[3\] GND " "Pin \"data_word_out\[3\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[4\] GND " "Pin \"data_word_out\[4\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[5\] GND " "Pin \"data_word_out\[5\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[6\] GND " "Pin \"data_word_out\[6\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[7\] GND " "Pin \"data_word_out\[7\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[8\] GND " "Pin \"data_word_out\[8\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[9\] GND " "Pin \"data_word_out\[9\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[10\] GND " "Pin \"data_word_out\[10\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[11\] GND " "Pin \"data_word_out\[11\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[12\] GND " "Pin \"data_word_out\[12\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[13\] GND " "Pin \"data_word_out\[13\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[14\] GND " "Pin \"data_word_out\[14\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[15\] GND " "Pin \"data_word_out\[15\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[16\] GND " "Pin \"data_word_out\[16\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[17\] GND " "Pin \"data_word_out\[17\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[18\] GND " "Pin \"data_word_out\[18\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[19\] GND " "Pin \"data_word_out\[19\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[20\] GND " "Pin \"data_word_out\[20\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[21\] GND " "Pin \"data_word_out\[21\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[22\] GND " "Pin \"data_word_out\[22\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[23\] GND " "Pin \"data_word_out\[23\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[24\] GND " "Pin \"data_word_out\[24\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[25\] GND " "Pin \"data_word_out\[25\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[26\] GND " "Pin \"data_word_out\[26\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[27\] GND " "Pin \"data_word_out\[27\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[28\] GND " "Pin \"data_word_out\[28\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[29\] GND " "Pin \"data_word_out\[29\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[30\] GND " "Pin \"data_word_out\[30\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_word_out\[31\] GND " "Pin \"data_word_out\[31\]\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_word_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_ready GND " "Pin \"data_ready\" is stuck at GND" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621363673905 "|xtea_top|data_ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621363673905 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "274 " "274 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621363673909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621363673987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621363673987 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "68 " "Design contains 68 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[0\] " "No output dependent on input pin \"key_word_in\[0\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[1\] " "No output dependent on input pin \"key_word_in\[1\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[2\] " "No output dependent on input pin \"key_word_in\[2\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[3\] " "No output dependent on input pin \"key_word_in\[3\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[4\] " "No output dependent on input pin \"key_word_in\[4\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[5\] " "No output dependent on input pin \"key_word_in\[5\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[6\] " "No output dependent on input pin \"key_word_in\[6\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[7\] " "No output dependent on input pin \"key_word_in\[7\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[8\] " "No output dependent on input pin \"key_word_in\[8\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[9\] " "No output dependent on input pin \"key_word_in\[9\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[10\] " "No output dependent on input pin \"key_word_in\[10\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[11\] " "No output dependent on input pin \"key_word_in\[11\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[12\] " "No output dependent on input pin \"key_word_in\[12\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[13\] " "No output dependent on input pin \"key_word_in\[13\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[14\] " "No output dependent on input pin \"key_word_in\[14\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[15\] " "No output dependent on input pin \"key_word_in\[15\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[16\] " "No output dependent on input pin \"key_word_in\[16\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[17\] " "No output dependent on input pin \"key_word_in\[17\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[18\] " "No output dependent on input pin \"key_word_in\[18\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[19\] " "No output dependent on input pin \"key_word_in\[19\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[20\] " "No output dependent on input pin \"key_word_in\[20\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[21\] " "No output dependent on input pin \"key_word_in\[21\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[22\] " "No output dependent on input pin \"key_word_in\[22\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[23\] " "No output dependent on input pin \"key_word_in\[23\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[24\] " "No output dependent on input pin \"key_word_in\[24\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[25\] " "No output dependent on input pin \"key_word_in\[25\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[26\] " "No output dependent on input pin \"key_word_in\[26\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[27\] " "No output dependent on input pin \"key_word_in\[27\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[28\] " "No output dependent on input pin \"key_word_in\[28\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[29\] " "No output dependent on input pin \"key_word_in\[29\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[30\] " "No output dependent on input pin \"key_word_in\[30\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_word_in\[31\] " "No output dependent on input pin \"key_word_in\[31\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_word_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_data_valid " "No output dependent on input pin \"key_data_valid\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|key_data_valid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "encryption " "No output dependent on input pin \"encryption\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|encryption"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[0\] " "No output dependent on input pin \"data_word_in\[0\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[1\] " "No output dependent on input pin \"data_word_in\[1\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[2\] " "No output dependent on input pin \"data_word_in\[2\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[3\] " "No output dependent on input pin \"data_word_in\[3\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[4\] " "No output dependent on input pin \"data_word_in\[4\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[5\] " "No output dependent on input pin \"data_word_in\[5\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[6\] " "No output dependent on input pin \"data_word_in\[6\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[7\] " "No output dependent on input pin \"data_word_in\[7\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[8\] " "No output dependent on input pin \"data_word_in\[8\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[9\] " "No output dependent on input pin \"data_word_in\[9\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[10\] " "No output dependent on input pin \"data_word_in\[10\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[11\] " "No output dependent on input pin \"data_word_in\[11\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[12\] " "No output dependent on input pin \"data_word_in\[12\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[13\] " "No output dependent on input pin \"data_word_in\[13\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[14\] " "No output dependent on input pin \"data_word_in\[14\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[15\] " "No output dependent on input pin \"data_word_in\[15\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[16\] " "No output dependent on input pin \"data_word_in\[16\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[17\] " "No output dependent on input pin \"data_word_in\[17\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[18\] " "No output dependent on input pin \"data_word_in\[18\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[19\] " "No output dependent on input pin \"data_word_in\[19\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[20\] " "No output dependent on input pin \"data_word_in\[20\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[21\] " "No output dependent on input pin \"data_word_in\[21\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[22\] " "No output dependent on input pin \"data_word_in\[22\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[23\] " "No output dependent on input pin \"data_word_in\[23\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[24\] " "No output dependent on input pin \"data_word_in\[24\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[25\] " "No output dependent on input pin \"data_word_in\[25\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[26\] " "No output dependent on input pin \"data_word_in\[26\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[27\] " "No output dependent on input pin \"data_word_in\[27\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[28\] " "No output dependent on input pin \"data_word_in\[28\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[29\] " "No output dependent on input pin \"data_word_in\[29\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[30\] " "No output dependent on input pin \"data_word_in\[30\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_word_in\[31\] " "No output dependent on input pin \"data_word_in\[31\]\"" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621363674008 "|xtea_top|data_word_in[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621363674008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621363674010 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621363674010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621363674010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 175 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621363674031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 19:47:54 2021 " "Processing ended: Tue May 18 19:47:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621363674031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621363674031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621363674031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363674031 ""}
