-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cacheDataDR is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_inData_0_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_0_empty_n : IN STD_LOGIC;
    p_inData_0_read : OUT STD_LOGIC;
    p_inData_1_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_1_empty_n : IN STD_LOGIC;
    p_inData_1_read : OUT STD_LOGIC;
    p_inData_2_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_2_empty_n : IN STD_LOGIC;
    p_inData_2_read : OUT STD_LOGIC;
    p_inData_3_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_3_empty_n : IN STD_LOGIC;
    p_inData_3_read : OUT STD_LOGIC;
    p_inData_4_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_4_empty_n : IN STD_LOGIC;
    p_inData_4_read : OUT STD_LOGIC;
    p_inData_5_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_5_empty_n : IN STD_LOGIC;
    p_inData_5_read : OUT STD_LOGIC;
    p_inData_6_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_6_empty_n : IN STD_LOGIC;
    p_inData_6_read : OUT STD_LOGIC;
    p_inData_7_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_7_empty_n : IN STD_LOGIC;
    p_inData_7_read : OUT STD_LOGIC;
    p_inData_8_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_8_empty_n : IN STD_LOGIC;
    p_inData_8_read : OUT STD_LOGIC;
    p_inData_9_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_9_empty_n : IN STD_LOGIC;
    p_inData_9_read : OUT STD_LOGIC;
    p_inData_10_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_10_empty_n : IN STD_LOGIC;
    p_inData_10_read : OUT STD_LOGIC;
    p_inData_11_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_11_empty_n : IN STD_LOGIC;
    p_inData_11_read : OUT STD_LOGIC;
    p_inData_12_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_12_empty_n : IN STD_LOGIC;
    p_inData_12_read : OUT STD_LOGIC;
    p_inData_13_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_13_empty_n : IN STD_LOGIC;
    p_inData_13_read : OUT STD_LOGIC;
    p_inData_14_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_14_empty_n : IN STD_LOGIC;
    p_inData_14_read : OUT STD_LOGIC;
    p_inData_15_dout : IN STD_LOGIC_VECTOR (53 downto 0);
    p_inData_15_empty_n : IN STD_LOGIC;
    p_inData_15_read : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_0_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_0_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_0_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_1_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_1_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_1_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_2_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_2_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_2_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_3_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_3_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_3_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_4_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_4_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_4_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_5_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_5_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_5_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_6_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_6_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_6_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_7_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_7_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_7_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_8_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_8_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_8_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_9_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_9_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_9_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_10_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_10_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_10_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_11_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_11_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_11_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_12_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_12_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_12_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_13_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_13_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_13_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_14_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_14_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_14_d0 : OUT STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_15_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_15_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_15_d0 : OUT STD_LOGIC_VECTOR (53 downto 0) );
end;


architecture behav of cacheDataDR is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln113_fu_14108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_inData_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_inData_1_blk_n : STD_LOGIC;
    signal p_inData_2_blk_n : STD_LOGIC;
    signal p_inData_3_blk_n : STD_LOGIC;
    signal p_inData_4_blk_n : STD_LOGIC;
    signal p_inData_5_blk_n : STD_LOGIC;
    signal p_inData_6_blk_n : STD_LOGIC;
    signal p_inData_7_blk_n : STD_LOGIC;
    signal p_inData_8_blk_n : STD_LOGIC;
    signal p_inData_9_blk_n : STD_LOGIC;
    signal p_inData_10_blk_n : STD_LOGIC;
    signal p_inData_11_blk_n : STD_LOGIC;
    signal p_inData_12_blk_n : STD_LOGIC;
    signal p_inData_13_blk_n : STD_LOGIC;
    signal p_inData_14_blk_n : STD_LOGIC;
    signal p_inData_15_blk_n : STD_LOGIC;
    signal r_0201_reg_471 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_0201_reg_471_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_0201_reg_471_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_0200_reg_486 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_1_0199_reg_500 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_2_0198_reg_514 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_3_0197_reg_528 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_4_0196_reg_542 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_5_0195_reg_556 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_6_0194_reg_570 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_7_0193_reg_584 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_8_0192_reg_598 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_9_0191_reg_612 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_10_0190_reg_626 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_11_0189_reg_640 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_12_0188_reg_654 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_13_0187_reg_668 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_14_0186_reg_682 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_15_0185_reg_696 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_15_16_reg_13206 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_14_16_reg_13262 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_13_16_reg_13318 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_12_16_reg_13374 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_11_16_reg_13430 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_10_16_reg_13486 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_9_16_reg_13542 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_8_16_reg_13598 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_7_16_reg_13654 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_6_16_reg_13710 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_5_16_reg_13766 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_4_16_reg_13822 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_3_16_reg_13878 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_2_16_reg_13934 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_1_16_reg_13990 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_16_159_reg_14046 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_reg_14152 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_fu_14102_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_14172 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_16_reg_14177 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_17_reg_14197 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_18_reg_14217 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_19_reg_14237 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_20_reg_14257 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_21_reg_14277 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln113_reg_14297 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_reg_14297_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_reg_14297_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_14114_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_reg_14301 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_0_23_reg_14325 : STD_LOGIC_VECTOR (53 downto 0);
    signal xor_ln203_fu_14124_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln203_reg_14345 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_0_24_reg_14349 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_25_reg_14369 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_26_reg_14389 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_27_reg_14409 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_28_reg_14429 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_29_reg_14449 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_phi_mux_r_0201_phi_fu_475_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_temp_0_16_159_phi_fu_14051_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_0200_phi_fu_490_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_16_phi_fu_13995_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_0199_phi_fu_504_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_16_phi_fu_13939_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_0198_phi_fu_518_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_16_phi_fu_13883_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_0197_phi_fu_532_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_16_phi_fu_13827_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_0196_phi_fu_546_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_16_phi_fu_13771_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_0195_phi_fu_560_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_16_phi_fu_13715_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_0194_phi_fu_574_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_16_phi_fu_13659_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_0193_phi_fu_588_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_16_phi_fu_13603_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_0192_phi_fu_602_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_16_phi_fu_13547_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_0191_phi_fu_616_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_16_phi_fu_13491_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_0190_phi_fu_630_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_16_phi_fu_13435_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_0189_phi_fu_644_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_16_phi_fu_13379_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_0188_phi_fu_658_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_16_phi_fu_13323_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_0187_phi_fu_672_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_16_phi_fu_13267_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_0186_phi_fu_686_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_16_phi_fu_13211_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_0185_phi_fu_700_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_1_phi_fu_713_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_15_1_reg_710 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_1_phi_fu_765_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_14_1_reg_762 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_1_phi_fu_817_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_13_1_reg_814 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_1_phi_fu_869_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_12_1_reg_866 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_1_phi_fu_921_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_11_1_reg_918 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_1_phi_fu_973_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_10_1_reg_970 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_1_phi_fu_1025_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_9_1_reg_1022 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_1_phi_fu_1077_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_8_1_reg_1074 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_1_phi_fu_1129_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_7_1_reg_1126 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_1_phi_fu_1181_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_6_1_reg_1178 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_1_phi_fu_1233_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_5_1_reg_1230 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_1_phi_fu_1285_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_4_1_reg_1282 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_1_phi_fu_1337_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_3_1_reg_1334 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_1_phi_fu_1389_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_2_1_reg_1386 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_1_phi_fu_1441_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_1_reg_1438 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_1_phi_fu_1493_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_1_reg_1490 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_2_phi_fu_1545_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_15_2_reg_1542 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_2_phi_fu_1597_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_14_2_reg_1594 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_2_phi_fu_1649_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_13_2_reg_1646 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_2_phi_fu_1701_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_12_2_reg_1698 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_2_phi_fu_1753_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_11_2_reg_1750 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_2_phi_fu_1805_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_10_2_reg_1802 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_2_phi_fu_1857_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_9_2_reg_1854 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_2_phi_fu_1909_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_8_2_reg_1906 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_2_phi_fu_1961_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_7_2_reg_1958 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_2_phi_fu_2013_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_6_2_reg_2010 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_2_phi_fu_2065_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_5_2_reg_2062 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_2_phi_fu_2117_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_4_2_reg_2114 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_2_phi_fu_2169_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_3_2_reg_2166 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_2_phi_fu_2221_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_2_2_reg_2218 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_2_phi_fu_2273_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_2_reg_2270 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_2_phi_fu_2325_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_2_reg_2322 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_3_phi_fu_2377_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_15_3_reg_2374 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_3_phi_fu_2429_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_14_3_reg_2426 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_3_phi_fu_2481_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_13_3_reg_2478 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_3_phi_fu_2533_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_12_3_reg_2530 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_3_phi_fu_2585_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_11_3_reg_2582 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_3_phi_fu_2637_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_10_3_reg_2634 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_3_phi_fu_2689_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_9_3_reg_2686 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_3_phi_fu_2741_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_8_3_reg_2738 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_3_phi_fu_2793_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_7_3_reg_2790 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_3_phi_fu_2845_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_6_3_reg_2842 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_3_phi_fu_2897_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_5_3_reg_2894 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_3_phi_fu_2949_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_4_3_reg_2946 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_3_phi_fu_3001_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_3_3_reg_2998 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_3_phi_fu_3053_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_2_3_reg_3050 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_3_phi_fu_3105_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_3_reg_3102 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_3_phi_fu_3157_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_3_reg_3154 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_4_phi_fu_3209_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_15_4_reg_3206 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_4_phi_fu_3261_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_14_4_reg_3258 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_4_phi_fu_3313_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_13_4_reg_3310 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_4_phi_fu_3365_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_12_4_reg_3362 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_4_phi_fu_3417_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_11_4_reg_3414 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_4_phi_fu_3469_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_10_4_reg_3466 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_4_phi_fu_3521_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_9_4_reg_3518 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_4_phi_fu_3573_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_8_4_reg_3570 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_4_phi_fu_3625_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_7_4_reg_3622 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_4_phi_fu_3677_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_6_4_reg_3674 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_4_phi_fu_3729_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_5_4_reg_3726 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_4_phi_fu_3781_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_4_4_reg_3778 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_4_phi_fu_3833_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_3_4_reg_3830 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_4_phi_fu_3885_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_2_4_reg_3882 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_4_phi_fu_3937_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_4_reg_3934 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_4_phi_fu_3989_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_4_reg_3986 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_5_phi_fu_4041_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_15_5_reg_4038 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_5_phi_fu_4093_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_14_5_reg_4090 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_5_phi_fu_4145_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_13_5_reg_4142 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_5_phi_fu_4197_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_12_5_reg_4194 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_5_phi_fu_4249_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_11_5_reg_4246 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_5_phi_fu_4301_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_10_5_reg_4298 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_5_phi_fu_4353_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_9_5_reg_4350 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_5_phi_fu_4405_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_8_5_reg_4402 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_5_phi_fu_4457_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_7_5_reg_4454 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_5_phi_fu_4509_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_6_5_reg_4506 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_5_phi_fu_4561_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_5_5_reg_4558 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_5_phi_fu_4613_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_4_5_reg_4610 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_5_phi_fu_4665_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_3_5_reg_4662 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_5_phi_fu_4717_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_2_5_reg_4714 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_5_phi_fu_4769_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_5_reg_4766 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_5_phi_fu_4821_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_5_reg_4818 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_6_phi_fu_4873_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_15_6_reg_4870 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_6_phi_fu_4925_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_14_6_reg_4922 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_6_phi_fu_4977_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_13_6_reg_4974 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_6_phi_fu_5029_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_12_6_reg_5026 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_6_phi_fu_5081_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_11_6_reg_5078 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_6_phi_fu_5133_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_10_6_reg_5130 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_6_phi_fu_5185_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_9_6_reg_5182 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_6_phi_fu_5237_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_8_6_reg_5234 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_6_phi_fu_5289_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_7_6_reg_5286 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_6_phi_fu_5341_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_6_6_reg_5338 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_6_phi_fu_5393_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_5_6_reg_5390 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_6_phi_fu_5445_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_4_6_reg_5442 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_6_phi_fu_5497_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_3_6_reg_5494 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_6_phi_fu_5549_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_2_6_reg_5546 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_6_phi_fu_5601_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_6_reg_5598 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_6_phi_fu_5653_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_6_reg_5650 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_7_phi_fu_5705_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_15_7_reg_5702 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_7_phi_fu_5758_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_14_7_reg_5755 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_7_phi_fu_5811_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_13_7_reg_5808 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_7_phi_fu_5864_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_12_7_reg_5861 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_7_phi_fu_5917_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_11_7_reg_5914 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_7_phi_fu_5970_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_10_7_reg_5967 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_7_phi_fu_6023_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_9_7_reg_6020 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_7_phi_fu_6076_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_8_7_reg_6073 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_7_phi_fu_6129_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_7_7_reg_6126 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_7_phi_fu_6182_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_6_7_reg_6179 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_7_phi_fu_6235_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_5_7_reg_6232 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_7_phi_fu_6288_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_4_7_reg_6285 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_7_phi_fu_6341_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_3_7_reg_6338 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_7_phi_fu_6394_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_2_7_reg_6391 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_7_phi_fu_6447_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_7_reg_6444 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_7_phi_fu_6500_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_7_reg_6497 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_15_8_reg_6550 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_15_8_reg_6550 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_8_reg_6550 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_14_8_reg_6602 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_14_8_reg_6602 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_8_reg_6602 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_13_8_reg_6654 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_13_8_reg_6654 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_8_reg_6654 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_12_8_reg_6706 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_12_8_reg_6706 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_8_reg_6706 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_11_8_reg_6758 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_11_8_reg_6758 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_8_reg_6758 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_10_8_reg_6810 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_10_8_reg_6810 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_8_reg_6810 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_9_8_reg_6862 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_9_8_reg_6862 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_8_reg_6862 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_8_8_reg_6914 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_8_8_reg_6914 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_8_reg_6914 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_7_8_reg_6966 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_7_8_reg_6966 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_8_reg_6966 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_6_8_reg_7018 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_6_8_reg_7018 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_8_reg_7018 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_5_8_reg_7070 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_5_8_reg_7070 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_8_reg_7070 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_4_8_reg_7122 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_4_8_reg_7122 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_8_reg_7122 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_3_8_reg_7174 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_3_8_reg_7174 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_8_reg_7174 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_2_8_reg_7226 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_2_8_reg_7226 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_8_reg_7226 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_1_8_reg_7278 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_8_reg_7278 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_8_reg_7278 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_0_8_reg_7330 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_8_reg_7330 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_8_reg_7330 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_9_phi_fu_7385_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_9_reg_7382 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_9_phi_fu_7437_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_9_reg_7434 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_9_phi_fu_7489_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_9_reg_7486 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_9_phi_fu_7541_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_9_reg_7538 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_9_phi_fu_7593_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_9_reg_7590 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_9_phi_fu_7645_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_9_reg_7642 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_9_phi_fu_7697_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_9_reg_7694 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_9_phi_fu_7749_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_9_reg_7746 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_9_phi_fu_7801_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_9_reg_7798 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_9_phi_fu_7853_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_9_reg_7850 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_9_phi_fu_7905_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_9_reg_7902 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_9_phi_fu_7957_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_9_reg_7954 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_9_phi_fu_8009_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_9_reg_8006 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_9_phi_fu_8061_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_9_reg_8058 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_9_phi_fu_8113_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_9_reg_8110 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_9_phi_fu_8165_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_9_reg_8162 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_10_phi_fu_8217_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_10_reg_8214 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_10_phi_fu_8269_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_10_reg_8266 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_10_phi_fu_8321_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_10_reg_8318 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_10_phi_fu_8373_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_10_reg_8370 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_10_phi_fu_8425_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_10_reg_8422 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_10_phi_fu_8477_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_10_reg_8474 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_10_phi_fu_8529_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_10_reg_8526 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_10_phi_fu_8581_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_10_reg_8578 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_10_phi_fu_8633_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_10_reg_8630 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_10_phi_fu_8685_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_10_reg_8682 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_10_phi_fu_8737_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_10_reg_8734 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_10_phi_fu_8789_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_10_reg_8786 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_10_phi_fu_8841_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_10_reg_8838 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_10_phi_fu_8893_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_10_reg_8890 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_10_phi_fu_8945_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_10_reg_8942 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_10_phi_fu_8997_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_10_reg_8994 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_11_phi_fu_9049_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_11_reg_9046 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_11_phi_fu_9101_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_11_reg_9098 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_11_phi_fu_9153_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_11_reg_9150 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_11_phi_fu_9205_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_11_reg_9202 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_11_phi_fu_9257_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_11_reg_9254 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_11_phi_fu_9309_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_11_reg_9306 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_11_phi_fu_9361_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_11_reg_9358 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_11_phi_fu_9413_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_11_reg_9410 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_11_phi_fu_9465_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_11_reg_9462 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_11_phi_fu_9517_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_11_reg_9514 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_11_phi_fu_9569_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_11_reg_9566 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_11_phi_fu_9621_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_11_reg_9618 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_11_phi_fu_9673_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_11_reg_9670 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_11_phi_fu_9725_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_11_reg_9722 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_11_phi_fu_9777_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_11_reg_9774 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_11_phi_fu_9829_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_11_reg_9826 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_12_phi_fu_9881_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_12_reg_9878 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_12_phi_fu_9933_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_12_reg_9930 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_12_phi_fu_9985_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_12_reg_9982 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_12_phi_fu_10037_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_12_reg_10034 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_12_phi_fu_10089_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_12_reg_10086 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_12_phi_fu_10141_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_12_reg_10138 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_12_phi_fu_10193_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_12_reg_10190 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_12_phi_fu_10245_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_12_reg_10242 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_12_phi_fu_10297_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_12_reg_10294 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_12_phi_fu_10349_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_12_reg_10346 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_12_phi_fu_10401_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_12_reg_10398 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_12_phi_fu_10453_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_12_reg_10450 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_12_phi_fu_10505_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_12_reg_10502 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_12_phi_fu_10557_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_12_reg_10554 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_12_phi_fu_10609_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_12_reg_10606 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_12_phi_fu_10661_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_12_reg_10658 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_13_phi_fu_10713_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_13_reg_10710 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_13_phi_fu_10765_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_13_reg_10762 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_13_phi_fu_10817_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_13_reg_10814 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_13_phi_fu_10869_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_13_reg_10866 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_13_phi_fu_10921_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_13_reg_10918 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_13_phi_fu_10973_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_13_reg_10970 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_13_phi_fu_11025_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_13_reg_11022 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_13_phi_fu_11077_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_13_reg_11074 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_13_phi_fu_11129_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_13_reg_11126 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_13_phi_fu_11181_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_13_reg_11178 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_13_phi_fu_11233_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_13_reg_11230 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_13_phi_fu_11285_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_13_reg_11282 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_13_phi_fu_11337_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_13_reg_11334 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_13_phi_fu_11389_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_13_reg_11386 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_13_phi_fu_11441_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_13_reg_11438 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_13_phi_fu_11493_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_13_reg_11490 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_14_phi_fu_11545_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_14_reg_11542 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_14_phi_fu_11597_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_14_reg_11594 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_14_phi_fu_11649_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_14_reg_11646 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_14_phi_fu_11701_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_14_reg_11698 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_14_phi_fu_11753_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_14_reg_11750 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_14_phi_fu_11805_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_14_reg_11802 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_14_phi_fu_11857_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_14_reg_11854 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_14_phi_fu_11909_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_14_reg_11906 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_14_phi_fu_11961_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_14_reg_11958 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_14_phi_fu_12013_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_14_reg_12010 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_14_phi_fu_12065_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_14_reg_12062 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_14_phi_fu_12117_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_14_reg_12114 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_14_phi_fu_12169_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_14_reg_12166 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_14_phi_fu_12221_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_14_reg_12218 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_14_phi_fu_12273_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_14_reg_12270 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_14_phi_fu_12325_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_14_reg_12322 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_15_phi_fu_12377_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_15_reg_12374 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_15_phi_fu_12429_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_15_reg_12426 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_15_phi_fu_12481_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_15_reg_12478 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_15_phi_fu_12533_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_15_reg_12530 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_15_phi_fu_12585_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_15_reg_12582 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_15_phi_fu_12637_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_15_reg_12634 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_15_phi_fu_12689_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_15_reg_12686 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_15_phi_fu_12741_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_15_reg_12738 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_15_phi_fu_12793_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_15_reg_12790 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_15_phi_fu_12845_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_15_reg_12842 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_15_phi_fu_12897_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_15_reg_12894 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_15_phi_fu_12949_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_15_reg_12946 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_15_phi_fu_13001_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_15_reg_12998 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_15_phi_fu_13053_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_15_reg_13050 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_15_phi_fu_13105_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_15_reg_13102 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_15_phi_fu_13157_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_15_reg_13154 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_16_reg_13206 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_16_reg_13262 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_16_reg_13318 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_16_reg_13374 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_16_reg_13430 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_16_reg_13486 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_16_reg_13542 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_16_reg_13598 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_16_reg_13654 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_16_reg_13710 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_16_reg_13766 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_16_reg_13822 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_16_reg_13878 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_16_reg_13934 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_16_reg_13990 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_16_159_reg_14046 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln126_fu_14130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_274 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln113_reg_14297_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_temp_0_8_reg_7330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_0_8_reg_7330 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_0_8_reg_7330 <= ap_phi_mux_temp_0_7_phi_fu_6500_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_0_8_reg_7330 <= ap_phi_reg_pp0_iter1_temp_0_8_reg_7330;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_10_8_reg_6810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_10_8_reg_6810 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_10_8_reg_6810 <= ap_phi_mux_temp_10_7_phi_fu_5970_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_10_8_reg_6810 <= ap_phi_reg_pp0_iter1_temp_10_8_reg_6810;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_11_8_reg_6758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_11_8_reg_6758 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_11_8_reg_6758 <= ap_phi_mux_temp_11_7_phi_fu_5917_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_11_8_reg_6758 <= ap_phi_reg_pp0_iter1_temp_11_8_reg_6758;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_12_8_reg_6706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_12_8_reg_6706 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_12_8_reg_6706 <= ap_phi_mux_temp_12_7_phi_fu_5864_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_12_8_reg_6706 <= ap_phi_reg_pp0_iter1_temp_12_8_reg_6706;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_13_8_reg_6654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_13_8_reg_6654 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_13_8_reg_6654 <= ap_phi_mux_temp_13_7_phi_fu_5811_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_13_8_reg_6654 <= ap_phi_reg_pp0_iter1_temp_13_8_reg_6654;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_14_8_reg_6602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_14_8_reg_6602 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_14_8_reg_6602 <= ap_phi_mux_temp_14_7_phi_fu_5758_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_14_8_reg_6602 <= ap_phi_reg_pp0_iter1_temp_14_8_reg_6602;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_15_8_reg_6550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_15_8_reg_6550 <= ap_phi_mux_temp_15_7_phi_fu_5705_p32;
            elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_15_8_reg_6550 <= p_inData_7_dout;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_15_8_reg_6550 <= ap_phi_reg_pp0_iter1_temp_15_8_reg_6550;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_1_8_reg_7278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_1_8_reg_7278 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_1_8_reg_7278 <= ap_phi_mux_temp_1_7_phi_fu_6447_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_1_8_reg_7278 <= ap_phi_reg_pp0_iter1_temp_1_8_reg_7278;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_2_8_reg_7226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_2_8_reg_7226 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_2_8_reg_7226 <= ap_phi_mux_temp_2_7_phi_fu_6394_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_2_8_reg_7226 <= ap_phi_reg_pp0_iter1_temp_2_8_reg_7226;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_3_8_reg_7174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_3_8_reg_7174 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_3_8_reg_7174 <= ap_phi_mux_temp_3_7_phi_fu_6341_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_3_8_reg_7174 <= ap_phi_reg_pp0_iter1_temp_3_8_reg_7174;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_4_8_reg_7122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_4_8_reg_7122 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_4_8_reg_7122 <= ap_phi_mux_temp_4_7_phi_fu_6288_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_4_8_reg_7122 <= ap_phi_reg_pp0_iter1_temp_4_8_reg_7122;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_5_8_reg_7070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_5_8_reg_7070 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_5_8_reg_7070 <= ap_phi_mux_temp_5_7_phi_fu_6235_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_5_8_reg_7070 <= ap_phi_reg_pp0_iter1_temp_5_8_reg_7070;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_6_8_reg_7018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_6_8_reg_7018 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_6_8_reg_7018 <= ap_phi_mux_temp_6_7_phi_fu_6182_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_6_8_reg_7018 <= ap_phi_reg_pp0_iter1_temp_6_8_reg_7018;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_7_8_reg_6966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_7_8_reg_6966 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_7_8_reg_6966 <= ap_phi_mux_temp_7_7_phi_fu_6129_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_7_8_reg_6966 <= ap_phi_reg_pp0_iter1_temp_7_8_reg_6966;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_8_8_reg_6914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_8_8_reg_6914 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_8_8_reg_6914 <= ap_phi_mux_temp_8_7_phi_fu_6076_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_8_8_reg_6914 <= ap_phi_reg_pp0_iter1_temp_8_8_reg_6914;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_9_8_reg_6862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_9_8_reg_6862 <= p_inData_7_dout;
            elsif ((((trunc_ln_fu_14114_p4 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_fu_14114_p4 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_temp_9_8_reg_6862 <= ap_phi_mux_temp_9_7_phi_fu_6023_p32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_temp_9_8_reg_6862 <= ap_phi_reg_pp0_iter1_temp_9_8_reg_6862;
            end if; 
        end if;
    end process;

    r_0201_reg_471_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln113_reg_14297 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                r_0201_reg_471 <= r_reg_14172;
            elsif ((((icmp_ln113_reg_14297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                r_0201_reg_471 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    temp_0_16_159_reg_14046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_0_16_159_reg_14046 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_0_16_159_reg_14046 <= ap_phi_mux_temp_0_15_phi_fu_13157_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_0_16_159_reg_14046 <= ap_phi_reg_pp0_iter2_temp_0_16_159_reg_14046;
            end if; 
        end if;
    end process;

    temp_10_16_reg_13486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_10_16_reg_13486 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_10_16_reg_13486 <= ap_phi_mux_temp_10_15_phi_fu_12637_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_10_16_reg_13486 <= ap_phi_reg_pp0_iter2_temp_10_16_reg_13486;
            end if; 
        end if;
    end process;

    temp_11_16_reg_13430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_11_16_reg_13430 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_11_16_reg_13430 <= ap_phi_mux_temp_11_15_phi_fu_12585_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_11_16_reg_13430 <= ap_phi_reg_pp0_iter2_temp_11_16_reg_13430;
            end if; 
        end if;
    end process;

    temp_12_16_reg_13374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_12_16_reg_13374 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_12_16_reg_13374 <= ap_phi_mux_temp_12_15_phi_fu_12533_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_12_16_reg_13374 <= ap_phi_reg_pp0_iter2_temp_12_16_reg_13374;
            end if; 
        end if;
    end process;

    temp_13_16_reg_13318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_13_16_reg_13318 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_13_16_reg_13318 <= ap_phi_mux_temp_13_15_phi_fu_12481_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_13_16_reg_13318 <= ap_phi_reg_pp0_iter2_temp_13_16_reg_13318;
            end if; 
        end if;
    end process;

    temp_14_16_reg_13262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_14_16_reg_13262 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_14_16_reg_13262 <= ap_phi_mux_temp_14_15_phi_fu_12429_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_14_16_reg_13262 <= ap_phi_reg_pp0_iter2_temp_14_16_reg_13262;
            end if; 
        end if;
    end process;

    temp_15_16_reg_13206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_15_16_reg_13206 <= ap_phi_mux_temp_15_15_phi_fu_12377_p32;
            elsif (((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_15_16_reg_13206 <= p_inData_15_dout;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_15_16_reg_13206 <= ap_phi_reg_pp0_iter2_temp_15_16_reg_13206;
            end if; 
        end if;
    end process;

    temp_1_16_reg_13990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_1_16_reg_13990 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_1_16_reg_13990 <= ap_phi_mux_temp_1_15_phi_fu_13105_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_1_16_reg_13990 <= ap_phi_reg_pp0_iter2_temp_1_16_reg_13990;
            end if; 
        end if;
    end process;

    temp_2_16_reg_13934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_2_16_reg_13934 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_2_16_reg_13934 <= ap_phi_mux_temp_2_15_phi_fu_13053_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_2_16_reg_13934 <= ap_phi_reg_pp0_iter2_temp_2_16_reg_13934;
            end if; 
        end if;
    end process;

    temp_3_16_reg_13878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_3_16_reg_13878 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_3_16_reg_13878 <= ap_phi_mux_temp_3_15_phi_fu_13001_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_3_16_reg_13878 <= ap_phi_reg_pp0_iter2_temp_3_16_reg_13878;
            end if; 
        end if;
    end process;

    temp_4_16_reg_13822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_4_16_reg_13822 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_4_16_reg_13822 <= ap_phi_mux_temp_4_15_phi_fu_12949_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_4_16_reg_13822 <= ap_phi_reg_pp0_iter2_temp_4_16_reg_13822;
            end if; 
        end if;
    end process;

    temp_5_16_reg_13766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_5_16_reg_13766 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_5_16_reg_13766 <= ap_phi_mux_temp_5_15_phi_fu_12897_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_5_16_reg_13766 <= ap_phi_reg_pp0_iter2_temp_5_16_reg_13766;
            end if; 
        end if;
    end process;

    temp_6_16_reg_13710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_6_16_reg_13710 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_6_16_reg_13710 <= ap_phi_mux_temp_6_15_phi_fu_12845_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_6_16_reg_13710 <= ap_phi_reg_pp0_iter2_temp_6_16_reg_13710;
            end if; 
        end if;
    end process;

    temp_7_16_reg_13654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_7_16_reg_13654 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_7_16_reg_13654 <= ap_phi_mux_temp_7_15_phi_fu_12793_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_7_16_reg_13654 <= ap_phi_reg_pp0_iter2_temp_7_16_reg_13654;
            end if; 
        end if;
    end process;

    temp_8_16_reg_13598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_8_16_reg_13598 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_8_16_reg_13598 <= ap_phi_mux_temp_8_15_phi_fu_12741_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_8_16_reg_13598 <= ap_phi_reg_pp0_iter2_temp_8_16_reg_13598;
            end if; 
        end if;
    end process;

    temp_9_16_reg_13542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_reg_14301 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_9_16_reg_13542 <= p_inData_15_dout;
            elsif ((((trunc_ln_reg_14301 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln_reg_14301 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                temp_9_16_reg_13542 <= ap_phi_mux_temp_9_15_phi_fu_12689_p32;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                temp_9_16_reg_13542 <= ap_phi_reg_pp0_iter2_temp_9_16_reg_13542;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_temp_0_8_reg_7330 <= ap_phi_reg_pp0_iter0_temp_0_8_reg_7330;
                ap_phi_reg_pp0_iter1_temp_10_8_reg_6810 <= ap_phi_reg_pp0_iter0_temp_10_8_reg_6810;
                ap_phi_reg_pp0_iter1_temp_11_8_reg_6758 <= ap_phi_reg_pp0_iter0_temp_11_8_reg_6758;
                ap_phi_reg_pp0_iter1_temp_12_8_reg_6706 <= ap_phi_reg_pp0_iter0_temp_12_8_reg_6706;
                ap_phi_reg_pp0_iter1_temp_13_8_reg_6654 <= ap_phi_reg_pp0_iter0_temp_13_8_reg_6654;
                ap_phi_reg_pp0_iter1_temp_14_8_reg_6602 <= ap_phi_reg_pp0_iter0_temp_14_8_reg_6602;
                ap_phi_reg_pp0_iter1_temp_15_8_reg_6550 <= ap_phi_reg_pp0_iter0_temp_15_8_reg_6550;
                ap_phi_reg_pp0_iter1_temp_1_8_reg_7278 <= ap_phi_reg_pp0_iter0_temp_1_8_reg_7278;
                ap_phi_reg_pp0_iter1_temp_2_8_reg_7226 <= ap_phi_reg_pp0_iter0_temp_2_8_reg_7226;
                ap_phi_reg_pp0_iter1_temp_3_8_reg_7174 <= ap_phi_reg_pp0_iter0_temp_3_8_reg_7174;
                ap_phi_reg_pp0_iter1_temp_4_8_reg_7122 <= ap_phi_reg_pp0_iter0_temp_4_8_reg_7122;
                ap_phi_reg_pp0_iter1_temp_5_8_reg_7070 <= ap_phi_reg_pp0_iter0_temp_5_8_reg_7070;
                ap_phi_reg_pp0_iter1_temp_6_8_reg_7018 <= ap_phi_reg_pp0_iter0_temp_6_8_reg_7018;
                ap_phi_reg_pp0_iter1_temp_7_8_reg_6966 <= ap_phi_reg_pp0_iter0_temp_7_8_reg_6966;
                ap_phi_reg_pp0_iter1_temp_8_8_reg_6914 <= ap_phi_reg_pp0_iter0_temp_8_8_reg_6914;
                ap_phi_reg_pp0_iter1_temp_9_8_reg_6862 <= ap_phi_reg_pp0_iter0_temp_9_8_reg_6862;
                r_reg_14172 <= r_fu_14102_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln113_reg_14297 <= icmp_ln113_fu_14108_p2;
                icmp_ln113_reg_14297_pp0_iter1_reg <= icmp_ln113_reg_14297;
                r_0201_reg_471_pp0_iter1_reg <= r_0201_reg_471;
                temp_0_16_reg_14177 <= p_inData_1_dout;
                temp_0_17_reg_14197 <= p_inData_2_dout;
                temp_0_18_reg_14217 <= p_inData_3_dout;
                temp_0_19_reg_14237 <= p_inData_4_dout;
                temp_0_20_reg_14257 <= p_inData_5_dout;
                temp_0_21_reg_14277 <= p_inData_6_dout;
                temp_0_23_reg_14325 <= p_inData_8_dout;
                temp_0_24_reg_14349 <= p_inData_9_dout;
                temp_0_25_reg_14369 <= p_inData_10_dout;
                temp_0_26_reg_14389 <= p_inData_11_dout;
                temp_0_27_reg_14409 <= p_inData_12_dout;
                temp_0_28_reg_14429 <= p_inData_13_dout;
                temp_0_29_reg_14449 <= p_inData_14_dout;
                temp_0_reg_14152 <= p_inData_0_dout;
                trunc_ln_reg_14301 <= r_0201_reg_471(7 downto 4);
                xor_ln203_reg_14345 <= xor_ln203_fu_14124_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln113_reg_14297_pp0_iter2_reg <= icmp_ln113_reg_14297_pp0_iter1_reg;
                r_0201_reg_471_pp0_iter2_reg <= r_0201_reg_471_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                temp_0_0200_reg_486 <= ap_phi_mux_temp_0_16_159_phi_fu_14051_p32;
                temp_10_0190_reg_626 <= ap_phi_mux_temp_10_16_phi_fu_13491_p32;
                temp_11_0189_reg_640 <= ap_phi_mux_temp_11_16_phi_fu_13435_p32;
                temp_12_0188_reg_654 <= ap_phi_mux_temp_12_16_phi_fu_13379_p32;
                temp_13_0187_reg_668 <= ap_phi_mux_temp_13_16_phi_fu_13323_p32;
                temp_14_0186_reg_682 <= ap_phi_mux_temp_14_16_phi_fu_13267_p32;
                temp_15_0185_reg_696 <= ap_phi_mux_temp_15_16_phi_fu_13211_p32;
                temp_1_0199_reg_500 <= ap_phi_mux_temp_1_16_phi_fu_13995_p32;
                temp_2_0198_reg_514 <= ap_phi_mux_temp_2_16_phi_fu_13939_p32;
                temp_3_0197_reg_528 <= ap_phi_mux_temp_3_16_phi_fu_13883_p32;
                temp_4_0196_reg_542 <= ap_phi_mux_temp_4_16_phi_fu_13827_p32;
                temp_5_0195_reg_556 <= ap_phi_mux_temp_5_16_phi_fu_13771_p32;
                temp_6_0194_reg_570 <= ap_phi_mux_temp_6_16_phi_fu_13715_p32;
                temp_7_0193_reg_584 <= ap_phi_mux_temp_7_16_phi_fu_13659_p32;
                temp_8_0192_reg_598 <= ap_phi_mux_temp_8_16_phi_fu_13603_p32;
                temp_9_0191_reg_612 <= ap_phi_mux_temp_9_16_phi_fu_13547_p32;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, p_inData_0_empty_n, p_inData_1_empty_n, p_inData_2_empty_n, p_inData_3_empty_n, p_inData_4_empty_n, p_inData_5_empty_n, p_inData_6_empty_n, p_inData_7_empty_n, p_inData_8_empty_n, p_inData_9_empty_n, p_inData_10_empty_n, p_inData_11_empty_n, p_inData_12_empty_n, p_inData_13_empty_n, p_inData_14_empty_n, ap_enable_reg_pp0_iter1, p_inData_15_empty_n, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((p_inData_6_empty_n = ap_const_logic_0) or (p_inData_5_empty_n = ap_const_logic_0) or (p_inData_4_empty_n = ap_const_logic_0) or (p_inData_3_empty_n = ap_const_logic_0) or (p_inData_2_empty_n = ap_const_logic_0) or (p_inData_1_empty_n = ap_const_logic_0) or (p_inData_0_empty_n = ap_const_logic_0))) or ((p_inData_15_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((p_inData_10_empty_n = ap_const_logic_0) or (p_inData_9_empty_n = ap_const_logic_0) or (p_inData_8_empty_n = ap_const_logic_0) or (p_inData_7_empty_n = ap_const_logic_0) or (p_inData_14_empty_n = ap_const_logic_0) or (p_inData_13_empty_n = ap_const_logic_0) or (p_inData_12_empty_n = ap_const_logic_0) or (p_inData_11_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, p_inData_0_empty_n, p_inData_1_empty_n, p_inData_2_empty_n, p_inData_3_empty_n, p_inData_4_empty_n, p_inData_5_empty_n, p_inData_6_empty_n, p_inData_7_empty_n, p_inData_8_empty_n, p_inData_9_empty_n, p_inData_10_empty_n, p_inData_11_empty_n, p_inData_12_empty_n, p_inData_13_empty_n, p_inData_14_empty_n, ap_enable_reg_pp0_iter1, p_inData_15_empty_n, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((p_inData_6_empty_n = ap_const_logic_0) or (p_inData_5_empty_n = ap_const_logic_0) or (p_inData_4_empty_n = ap_const_logic_0) or (p_inData_3_empty_n = ap_const_logic_0) or (p_inData_2_empty_n = ap_const_logic_0) or (p_inData_1_empty_n = ap_const_logic_0) or (p_inData_0_empty_n = ap_const_logic_0))) or ((p_inData_15_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((p_inData_10_empty_n = ap_const_logic_0) or (p_inData_9_empty_n = ap_const_logic_0) or (p_inData_8_empty_n = ap_const_logic_0) or (p_inData_7_empty_n = ap_const_logic_0) or (p_inData_14_empty_n = ap_const_logic_0) or (p_inData_13_empty_n = ap_const_logic_0) or (p_inData_12_empty_n = ap_const_logic_0) or (p_inData_11_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(p_inData_0_empty_n, p_inData_1_empty_n, p_inData_2_empty_n, p_inData_3_empty_n, p_inData_4_empty_n, p_inData_5_empty_n, p_inData_6_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((p_inData_6_empty_n = ap_const_logic_0) or (p_inData_5_empty_n = ap_const_logic_0) or (p_inData_4_empty_n = ap_const_logic_0) or (p_inData_3_empty_n = ap_const_logic_0) or (p_inData_2_empty_n = ap_const_logic_0) or (p_inData_1_empty_n = ap_const_logic_0) or (p_inData_0_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter1_assign_proc : process(p_inData_7_empty_n, p_inData_8_empty_n, p_inData_9_empty_n, p_inData_10_empty_n, p_inData_11_empty_n, p_inData_12_empty_n, p_inData_13_empty_n, p_inData_14_empty_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((p_inData_10_empty_n = ap_const_logic_0) or (p_inData_9_empty_n = ap_const_logic_0) or (p_inData_8_empty_n = ap_const_logic_0) or (p_inData_7_empty_n = ap_const_logic_0) or (p_inData_14_empty_n = ap_const_logic_0) or (p_inData_13_empty_n = ap_const_logic_0) or (p_inData_12_empty_n = ap_const_logic_0) or (p_inData_11_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter2_assign_proc : process(p_inData_15_empty_n)
    begin
                ap_block_state4_pp0_stage0_iter2 <= (p_inData_15_empty_n = ap_const_logic_0);
    end process;

        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_274_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_274 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_11001, icmp_ln113_reg_14297_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_r_0201_phi_fu_475_p6_assign_proc : process(r_0201_reg_471, r_reg_14172, icmp_ln113_reg_14297, ap_condition_274)
    begin
        if ((ap_const_boolean_1 = ap_condition_274)) then
            if ((icmp_ln113_reg_14297 = ap_const_lv1_1)) then 
                ap_phi_mux_r_0201_phi_fu_475_p6 <= ap_const_lv8_0;
            elsif ((icmp_ln113_reg_14297 = ap_const_lv1_0)) then 
                ap_phi_mux_r_0201_phi_fu_475_p6 <= r_reg_14172;
            else 
                ap_phi_mux_r_0201_phi_fu_475_p6 <= r_0201_reg_471;
            end if;
        else 
            ap_phi_mux_r_0201_phi_fu_475_p6 <= r_0201_reg_471;
        end if; 
    end process;


    ap_phi_mux_temp_0_0200_phi_fu_490_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_0_0200_reg_486, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_0_16_159_phi_fu_14051_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_0_0200_phi_fu_490_p6 <= ap_phi_mux_temp_0_16_159_phi_fu_14051_p32;
        else 
            ap_phi_mux_temp_0_0200_phi_fu_490_p6 <= temp_0_0200_reg_486;
        end if; 
    end process;


    ap_phi_mux_temp_0_10_phi_fu_8997_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_0_9_phi_fu_8165_p32, ap_phi_reg_pp0_iter2_temp_0_10_reg_8994)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_0_10_phi_fu_8997_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_10_phi_fu_8997_p32 <= ap_phi_mux_temp_0_9_phi_fu_8165_p32;
        else 
            ap_phi_mux_temp_0_10_phi_fu_8997_p32 <= ap_phi_reg_pp0_iter2_temp_0_10_reg_8994;
        end if; 
    end process;


    ap_phi_mux_temp_0_11_phi_fu_9829_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_0_10_phi_fu_8997_p32, ap_phi_reg_pp0_iter2_temp_0_11_reg_9826)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_0_11_phi_fu_9829_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_11_phi_fu_9829_p32 <= ap_phi_mux_temp_0_10_phi_fu_8997_p32;
        else 
            ap_phi_mux_temp_0_11_phi_fu_9829_p32 <= ap_phi_reg_pp0_iter2_temp_0_11_reg_9826;
        end if; 
    end process;


    ap_phi_mux_temp_0_12_phi_fu_10661_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_0_11_phi_fu_9829_p32, ap_phi_reg_pp0_iter2_temp_0_12_reg_10658)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_0_12_phi_fu_10661_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_12_phi_fu_10661_p32 <= ap_phi_mux_temp_0_11_phi_fu_9829_p32;
        else 
            ap_phi_mux_temp_0_12_phi_fu_10661_p32 <= ap_phi_reg_pp0_iter2_temp_0_12_reg_10658;
        end if; 
    end process;


    ap_phi_mux_temp_0_13_phi_fu_11493_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_0_12_phi_fu_10661_p32, ap_phi_reg_pp0_iter2_temp_0_13_reg_11490)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_0_13_phi_fu_11493_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_13_phi_fu_11493_p32 <= ap_phi_mux_temp_0_12_phi_fu_10661_p32;
        else 
            ap_phi_mux_temp_0_13_phi_fu_11493_p32 <= ap_phi_reg_pp0_iter2_temp_0_13_reg_11490;
        end if; 
    end process;


    ap_phi_mux_temp_0_14_phi_fu_12325_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_0_13_phi_fu_11493_p32, ap_phi_reg_pp0_iter2_temp_0_14_reg_12322)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_0_14_phi_fu_12325_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_14_phi_fu_12325_p32 <= ap_phi_mux_temp_0_13_phi_fu_11493_p32;
        else 
            ap_phi_mux_temp_0_14_phi_fu_12325_p32 <= ap_phi_reg_pp0_iter2_temp_0_14_reg_12322;
        end if; 
    end process;


    ap_phi_mux_temp_0_15_phi_fu_13157_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_0_14_phi_fu_12325_p32, ap_phi_reg_pp0_iter2_temp_0_15_reg_13154)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_0_15_phi_fu_13157_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_15_phi_fu_13157_p32 <= ap_phi_mux_temp_0_14_phi_fu_12325_p32;
        else 
            ap_phi_mux_temp_0_15_phi_fu_13157_p32 <= ap_phi_reg_pp0_iter2_temp_0_15_reg_13154;
        end if; 
    end process;


    ap_phi_mux_temp_0_16_159_phi_fu_14051_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_0_15_phi_fu_13157_p32, ap_phi_reg_pp0_iter2_temp_0_16_159_reg_14046)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_0_16_159_phi_fu_14051_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_0_16_159_phi_fu_14051_p32 <= ap_phi_mux_temp_0_15_phi_fu_13157_p32;
        else 
            ap_phi_mux_temp_0_16_159_phi_fu_14051_p32 <= ap_phi_reg_pp0_iter2_temp_0_16_159_reg_14046;
        end if; 
    end process;


    ap_phi_mux_temp_0_1_phi_fu_1493_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_0_0200_phi_fu_490_p6, ap_phi_reg_pp0_iter1_temp_0_1_reg_1490)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_0_1_phi_fu_1493_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_1_phi_fu_1493_p32 <= ap_phi_mux_temp_0_0200_phi_fu_490_p6;
        else 
            ap_phi_mux_temp_0_1_phi_fu_1493_p32 <= ap_phi_reg_pp0_iter1_temp_0_1_reg_1490;
        end if; 
    end process;


    ap_phi_mux_temp_0_2_phi_fu_2325_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_0_1_phi_fu_1493_p32, ap_phi_reg_pp0_iter1_temp_0_2_reg_2322)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_0_2_phi_fu_2325_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_2_phi_fu_2325_p32 <= ap_phi_mux_temp_0_1_phi_fu_1493_p32;
        else 
            ap_phi_mux_temp_0_2_phi_fu_2325_p32 <= ap_phi_reg_pp0_iter1_temp_0_2_reg_2322;
        end if; 
    end process;


    ap_phi_mux_temp_0_3_phi_fu_3157_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_0_2_phi_fu_2325_p32, ap_phi_reg_pp0_iter1_temp_0_3_reg_3154)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_0_3_phi_fu_3157_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_3_phi_fu_3157_p32 <= ap_phi_mux_temp_0_2_phi_fu_2325_p32;
        else 
            ap_phi_mux_temp_0_3_phi_fu_3157_p32 <= ap_phi_reg_pp0_iter1_temp_0_3_reg_3154;
        end if; 
    end process;


    ap_phi_mux_temp_0_4_phi_fu_3989_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_0_3_phi_fu_3157_p32, ap_phi_reg_pp0_iter1_temp_0_4_reg_3986)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_0_4_phi_fu_3989_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_4_phi_fu_3989_p32 <= ap_phi_mux_temp_0_3_phi_fu_3157_p32;
        else 
            ap_phi_mux_temp_0_4_phi_fu_3989_p32 <= ap_phi_reg_pp0_iter1_temp_0_4_reg_3986;
        end if; 
    end process;


    ap_phi_mux_temp_0_5_phi_fu_4821_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_0_4_phi_fu_3989_p32, ap_phi_reg_pp0_iter1_temp_0_5_reg_4818)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_0_5_phi_fu_4821_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_5_phi_fu_4821_p32 <= ap_phi_mux_temp_0_4_phi_fu_3989_p32;
        else 
            ap_phi_mux_temp_0_5_phi_fu_4821_p32 <= ap_phi_reg_pp0_iter1_temp_0_5_reg_4818;
        end if; 
    end process;


    ap_phi_mux_temp_0_6_phi_fu_5653_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_0_5_phi_fu_4821_p32, ap_phi_reg_pp0_iter1_temp_0_6_reg_5650)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_0_6_phi_fu_5653_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_6_phi_fu_5653_p32 <= ap_phi_mux_temp_0_5_phi_fu_4821_p32;
        else 
            ap_phi_mux_temp_0_6_phi_fu_5653_p32 <= ap_phi_reg_pp0_iter1_temp_0_6_reg_5650;
        end if; 
    end process;


    ap_phi_mux_temp_0_7_phi_fu_6500_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_0_6_phi_fu_5653_p32, ap_phi_reg_pp0_iter1_temp_0_7_reg_6497)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_0_7_phi_fu_6500_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_7_phi_fu_6500_p32 <= ap_phi_mux_temp_0_6_phi_fu_5653_p32;
        else 
            ap_phi_mux_temp_0_7_phi_fu_6500_p32 <= ap_phi_reg_pp0_iter1_temp_0_7_reg_6497;
        end if; 
    end process;


    ap_phi_mux_temp_0_9_phi_fu_8165_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_0_8_reg_7330, ap_phi_reg_pp0_iter2_temp_0_9_reg_8162)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_0_9_phi_fu_8165_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_0_9_phi_fu_8165_p32 <= ap_phi_reg_pp0_iter2_temp_0_8_reg_7330;
        else 
            ap_phi_mux_temp_0_9_phi_fu_8165_p32 <= ap_phi_reg_pp0_iter2_temp_0_9_reg_8162;
        end if; 
    end process;


    ap_phi_mux_temp_10_0190_phi_fu_630_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_10_0190_reg_626, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_10_16_phi_fu_13491_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_10_0190_phi_fu_630_p6 <= ap_phi_mux_temp_10_16_phi_fu_13491_p32;
        else 
            ap_phi_mux_temp_10_0190_phi_fu_630_p6 <= temp_10_0190_reg_626;
        end if; 
    end process;


    ap_phi_mux_temp_10_10_phi_fu_8477_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_10_9_phi_fu_7645_p32, ap_phi_reg_pp0_iter2_temp_10_10_reg_8474)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_10_10_phi_fu_8477_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_10_10_phi_fu_8477_p32 <= ap_phi_mux_temp_10_9_phi_fu_7645_p32;
        else 
            ap_phi_mux_temp_10_10_phi_fu_8477_p32 <= ap_phi_reg_pp0_iter2_temp_10_10_reg_8474;
        end if; 
    end process;


    ap_phi_mux_temp_10_11_phi_fu_9309_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_10_10_phi_fu_8477_p32, ap_phi_reg_pp0_iter2_temp_10_11_reg_9306)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_10_11_phi_fu_9309_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_11_phi_fu_9309_p32 <= ap_phi_mux_temp_10_10_phi_fu_8477_p32;
        else 
            ap_phi_mux_temp_10_11_phi_fu_9309_p32 <= ap_phi_reg_pp0_iter2_temp_10_11_reg_9306;
        end if; 
    end process;


    ap_phi_mux_temp_10_12_phi_fu_10141_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_10_11_phi_fu_9309_p32, ap_phi_reg_pp0_iter2_temp_10_12_reg_10138)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_10_12_phi_fu_10141_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_12_phi_fu_10141_p32 <= ap_phi_mux_temp_10_11_phi_fu_9309_p32;
        else 
            ap_phi_mux_temp_10_12_phi_fu_10141_p32 <= ap_phi_reg_pp0_iter2_temp_10_12_reg_10138;
        end if; 
    end process;


    ap_phi_mux_temp_10_13_phi_fu_10973_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_10_12_phi_fu_10141_p32, ap_phi_reg_pp0_iter2_temp_10_13_reg_10970)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_10_13_phi_fu_10973_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_13_phi_fu_10973_p32 <= ap_phi_mux_temp_10_12_phi_fu_10141_p32;
        else 
            ap_phi_mux_temp_10_13_phi_fu_10973_p32 <= ap_phi_reg_pp0_iter2_temp_10_13_reg_10970;
        end if; 
    end process;


    ap_phi_mux_temp_10_14_phi_fu_11805_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_10_13_phi_fu_10973_p32, ap_phi_reg_pp0_iter2_temp_10_14_reg_11802)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_10_14_phi_fu_11805_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_14_phi_fu_11805_p32 <= ap_phi_mux_temp_10_13_phi_fu_10973_p32;
        else 
            ap_phi_mux_temp_10_14_phi_fu_11805_p32 <= ap_phi_reg_pp0_iter2_temp_10_14_reg_11802;
        end if; 
    end process;


    ap_phi_mux_temp_10_15_phi_fu_12637_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_10_14_phi_fu_11805_p32, ap_phi_reg_pp0_iter2_temp_10_15_reg_12634)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_10_15_phi_fu_12637_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_15_phi_fu_12637_p32 <= ap_phi_mux_temp_10_14_phi_fu_11805_p32;
        else 
            ap_phi_mux_temp_10_15_phi_fu_12637_p32 <= ap_phi_reg_pp0_iter2_temp_10_15_reg_12634;
        end if; 
    end process;


    ap_phi_mux_temp_10_16_phi_fu_13491_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_10_15_phi_fu_12637_p32, ap_phi_reg_pp0_iter2_temp_10_16_reg_13486)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_10_16_phi_fu_13491_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_16_phi_fu_13491_p32 <= ap_phi_mux_temp_10_15_phi_fu_12637_p32;
        else 
            ap_phi_mux_temp_10_16_phi_fu_13491_p32 <= ap_phi_reg_pp0_iter2_temp_10_16_reg_13486;
        end if; 
    end process;


    ap_phi_mux_temp_10_1_phi_fu_973_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_10_0190_phi_fu_630_p6, ap_phi_reg_pp0_iter1_temp_10_1_reg_970)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_10_1_phi_fu_973_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_1_phi_fu_973_p32 <= ap_phi_mux_temp_10_0190_phi_fu_630_p6;
        else 
            ap_phi_mux_temp_10_1_phi_fu_973_p32 <= ap_phi_reg_pp0_iter1_temp_10_1_reg_970;
        end if; 
    end process;


    ap_phi_mux_temp_10_2_phi_fu_1805_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_10_1_phi_fu_973_p32, ap_phi_reg_pp0_iter1_temp_10_2_reg_1802)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_10_2_phi_fu_1805_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_2_phi_fu_1805_p32 <= ap_phi_mux_temp_10_1_phi_fu_973_p32;
        else 
            ap_phi_mux_temp_10_2_phi_fu_1805_p32 <= ap_phi_reg_pp0_iter1_temp_10_2_reg_1802;
        end if; 
    end process;


    ap_phi_mux_temp_10_3_phi_fu_2637_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_10_2_phi_fu_1805_p32, ap_phi_reg_pp0_iter1_temp_10_3_reg_2634)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_10_3_phi_fu_2637_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_3_phi_fu_2637_p32 <= ap_phi_mux_temp_10_2_phi_fu_1805_p32;
        else 
            ap_phi_mux_temp_10_3_phi_fu_2637_p32 <= ap_phi_reg_pp0_iter1_temp_10_3_reg_2634;
        end if; 
    end process;


    ap_phi_mux_temp_10_4_phi_fu_3469_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_10_3_phi_fu_2637_p32, ap_phi_reg_pp0_iter1_temp_10_4_reg_3466)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_10_4_phi_fu_3469_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_4_phi_fu_3469_p32 <= ap_phi_mux_temp_10_3_phi_fu_2637_p32;
        else 
            ap_phi_mux_temp_10_4_phi_fu_3469_p32 <= ap_phi_reg_pp0_iter1_temp_10_4_reg_3466;
        end if; 
    end process;


    ap_phi_mux_temp_10_5_phi_fu_4301_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_10_4_phi_fu_3469_p32, ap_phi_reg_pp0_iter1_temp_10_5_reg_4298)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_10_5_phi_fu_4301_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_5_phi_fu_4301_p32 <= ap_phi_mux_temp_10_4_phi_fu_3469_p32;
        else 
            ap_phi_mux_temp_10_5_phi_fu_4301_p32 <= ap_phi_reg_pp0_iter1_temp_10_5_reg_4298;
        end if; 
    end process;


    ap_phi_mux_temp_10_6_phi_fu_5133_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_10_5_phi_fu_4301_p32, ap_phi_reg_pp0_iter1_temp_10_6_reg_5130)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_10_6_phi_fu_5133_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_6_phi_fu_5133_p32 <= ap_phi_mux_temp_10_5_phi_fu_4301_p32;
        else 
            ap_phi_mux_temp_10_6_phi_fu_5133_p32 <= ap_phi_reg_pp0_iter1_temp_10_6_reg_5130;
        end if; 
    end process;


    ap_phi_mux_temp_10_7_phi_fu_5970_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_10_6_phi_fu_5133_p32, ap_phi_reg_pp0_iter1_temp_10_7_reg_5967)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_10_7_phi_fu_5970_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_7_phi_fu_5970_p32 <= ap_phi_mux_temp_10_6_phi_fu_5133_p32;
        else 
            ap_phi_mux_temp_10_7_phi_fu_5970_p32 <= ap_phi_reg_pp0_iter1_temp_10_7_reg_5967;
        end if; 
    end process;


    ap_phi_mux_temp_10_9_phi_fu_7645_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_10_8_reg_6810, ap_phi_reg_pp0_iter2_temp_10_9_reg_7642)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_10_9_phi_fu_7645_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_10_9_phi_fu_7645_p32 <= ap_phi_reg_pp0_iter2_temp_10_8_reg_6810;
        else 
            ap_phi_mux_temp_10_9_phi_fu_7645_p32 <= ap_phi_reg_pp0_iter2_temp_10_9_reg_7642;
        end if; 
    end process;


    ap_phi_mux_temp_11_0189_phi_fu_644_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_11_0189_reg_640, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_11_16_phi_fu_13435_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_11_0189_phi_fu_644_p6 <= ap_phi_mux_temp_11_16_phi_fu_13435_p32;
        else 
            ap_phi_mux_temp_11_0189_phi_fu_644_p6 <= temp_11_0189_reg_640;
        end if; 
    end process;


    ap_phi_mux_temp_11_10_phi_fu_8425_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_11_9_phi_fu_7593_p32, ap_phi_reg_pp0_iter2_temp_11_10_reg_8422)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_11_10_phi_fu_8425_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_10_phi_fu_8425_p32 <= ap_phi_mux_temp_11_9_phi_fu_7593_p32;
        else 
            ap_phi_mux_temp_11_10_phi_fu_8425_p32 <= ap_phi_reg_pp0_iter2_temp_11_10_reg_8422;
        end if; 
    end process;


    ap_phi_mux_temp_11_11_phi_fu_9257_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_11_10_phi_fu_8425_p32, ap_phi_reg_pp0_iter2_temp_11_11_reg_9254)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_11_11_phi_fu_9257_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_11_11_phi_fu_9257_p32 <= ap_phi_mux_temp_11_10_phi_fu_8425_p32;
        else 
            ap_phi_mux_temp_11_11_phi_fu_9257_p32 <= ap_phi_reg_pp0_iter2_temp_11_11_reg_9254;
        end if; 
    end process;


    ap_phi_mux_temp_11_12_phi_fu_10089_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_11_11_phi_fu_9257_p32, ap_phi_reg_pp0_iter2_temp_11_12_reg_10086)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_11_12_phi_fu_10089_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_12_phi_fu_10089_p32 <= ap_phi_mux_temp_11_11_phi_fu_9257_p32;
        else 
            ap_phi_mux_temp_11_12_phi_fu_10089_p32 <= ap_phi_reg_pp0_iter2_temp_11_12_reg_10086;
        end if; 
    end process;


    ap_phi_mux_temp_11_13_phi_fu_10921_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_11_12_phi_fu_10089_p32, ap_phi_reg_pp0_iter2_temp_11_13_reg_10918)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_11_13_phi_fu_10921_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_13_phi_fu_10921_p32 <= ap_phi_mux_temp_11_12_phi_fu_10089_p32;
        else 
            ap_phi_mux_temp_11_13_phi_fu_10921_p32 <= ap_phi_reg_pp0_iter2_temp_11_13_reg_10918;
        end if; 
    end process;


    ap_phi_mux_temp_11_14_phi_fu_11753_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_11_13_phi_fu_10921_p32, ap_phi_reg_pp0_iter2_temp_11_14_reg_11750)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_11_14_phi_fu_11753_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_14_phi_fu_11753_p32 <= ap_phi_mux_temp_11_13_phi_fu_10921_p32;
        else 
            ap_phi_mux_temp_11_14_phi_fu_11753_p32 <= ap_phi_reg_pp0_iter2_temp_11_14_reg_11750;
        end if; 
    end process;


    ap_phi_mux_temp_11_15_phi_fu_12585_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_11_14_phi_fu_11753_p32, ap_phi_reg_pp0_iter2_temp_11_15_reg_12582)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_11_15_phi_fu_12585_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_15_phi_fu_12585_p32 <= ap_phi_mux_temp_11_14_phi_fu_11753_p32;
        else 
            ap_phi_mux_temp_11_15_phi_fu_12585_p32 <= ap_phi_reg_pp0_iter2_temp_11_15_reg_12582;
        end if; 
    end process;


    ap_phi_mux_temp_11_16_phi_fu_13435_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_11_15_phi_fu_12585_p32, ap_phi_reg_pp0_iter2_temp_11_16_reg_13430)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_11_16_phi_fu_13435_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_16_phi_fu_13435_p32 <= ap_phi_mux_temp_11_15_phi_fu_12585_p32;
        else 
            ap_phi_mux_temp_11_16_phi_fu_13435_p32 <= ap_phi_reg_pp0_iter2_temp_11_16_reg_13430;
        end if; 
    end process;


    ap_phi_mux_temp_11_1_phi_fu_921_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_11_0189_phi_fu_644_p6, ap_phi_reg_pp0_iter1_temp_11_1_reg_918)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_11_1_phi_fu_921_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_1_phi_fu_921_p32 <= ap_phi_mux_temp_11_0189_phi_fu_644_p6;
        else 
            ap_phi_mux_temp_11_1_phi_fu_921_p32 <= ap_phi_reg_pp0_iter1_temp_11_1_reg_918;
        end if; 
    end process;


    ap_phi_mux_temp_11_2_phi_fu_1753_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_11_1_phi_fu_921_p32, ap_phi_reg_pp0_iter1_temp_11_2_reg_1750)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_11_2_phi_fu_1753_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_2_phi_fu_1753_p32 <= ap_phi_mux_temp_11_1_phi_fu_921_p32;
        else 
            ap_phi_mux_temp_11_2_phi_fu_1753_p32 <= ap_phi_reg_pp0_iter1_temp_11_2_reg_1750;
        end if; 
    end process;


    ap_phi_mux_temp_11_3_phi_fu_2585_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_11_2_phi_fu_1753_p32, ap_phi_reg_pp0_iter1_temp_11_3_reg_2582)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_11_3_phi_fu_2585_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_3_phi_fu_2585_p32 <= ap_phi_mux_temp_11_2_phi_fu_1753_p32;
        else 
            ap_phi_mux_temp_11_3_phi_fu_2585_p32 <= ap_phi_reg_pp0_iter1_temp_11_3_reg_2582;
        end if; 
    end process;


    ap_phi_mux_temp_11_4_phi_fu_3417_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_11_3_phi_fu_2585_p32, ap_phi_reg_pp0_iter1_temp_11_4_reg_3414)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_11_4_phi_fu_3417_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_4_phi_fu_3417_p32 <= ap_phi_mux_temp_11_3_phi_fu_2585_p32;
        else 
            ap_phi_mux_temp_11_4_phi_fu_3417_p32 <= ap_phi_reg_pp0_iter1_temp_11_4_reg_3414;
        end if; 
    end process;


    ap_phi_mux_temp_11_5_phi_fu_4249_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_11_4_phi_fu_3417_p32, ap_phi_reg_pp0_iter1_temp_11_5_reg_4246)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_11_5_phi_fu_4249_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_5_phi_fu_4249_p32 <= ap_phi_mux_temp_11_4_phi_fu_3417_p32;
        else 
            ap_phi_mux_temp_11_5_phi_fu_4249_p32 <= ap_phi_reg_pp0_iter1_temp_11_5_reg_4246;
        end if; 
    end process;


    ap_phi_mux_temp_11_6_phi_fu_5081_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_11_5_phi_fu_4249_p32, ap_phi_reg_pp0_iter1_temp_11_6_reg_5078)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_11_6_phi_fu_5081_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_6_phi_fu_5081_p32 <= ap_phi_mux_temp_11_5_phi_fu_4249_p32;
        else 
            ap_phi_mux_temp_11_6_phi_fu_5081_p32 <= ap_phi_reg_pp0_iter1_temp_11_6_reg_5078;
        end if; 
    end process;


    ap_phi_mux_temp_11_7_phi_fu_5917_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_11_6_phi_fu_5081_p32, ap_phi_reg_pp0_iter1_temp_11_7_reg_5914)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_11_7_phi_fu_5917_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_7_phi_fu_5917_p32 <= ap_phi_mux_temp_11_6_phi_fu_5081_p32;
        else 
            ap_phi_mux_temp_11_7_phi_fu_5917_p32 <= ap_phi_reg_pp0_iter1_temp_11_7_reg_5914;
        end if; 
    end process;


    ap_phi_mux_temp_11_9_phi_fu_7593_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_11_8_reg_6758, ap_phi_reg_pp0_iter2_temp_11_9_reg_7590)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_11_9_phi_fu_7593_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_11_9_phi_fu_7593_p32 <= ap_phi_reg_pp0_iter2_temp_11_8_reg_6758;
        else 
            ap_phi_mux_temp_11_9_phi_fu_7593_p32 <= ap_phi_reg_pp0_iter2_temp_11_9_reg_7590;
        end if; 
    end process;


    ap_phi_mux_temp_12_0188_phi_fu_658_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_12_0188_reg_654, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_12_16_phi_fu_13379_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_12_0188_phi_fu_658_p6 <= ap_phi_mux_temp_12_16_phi_fu_13379_p32;
        else 
            ap_phi_mux_temp_12_0188_phi_fu_658_p6 <= temp_12_0188_reg_654;
        end if; 
    end process;


    ap_phi_mux_temp_12_10_phi_fu_8373_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_12_9_phi_fu_7541_p32, ap_phi_reg_pp0_iter2_temp_12_10_reg_8370)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_12_10_phi_fu_8373_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_10_phi_fu_8373_p32 <= ap_phi_mux_temp_12_9_phi_fu_7541_p32;
        else 
            ap_phi_mux_temp_12_10_phi_fu_8373_p32 <= ap_phi_reg_pp0_iter2_temp_12_10_reg_8370;
        end if; 
    end process;


    ap_phi_mux_temp_12_11_phi_fu_9205_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_12_10_phi_fu_8373_p32, ap_phi_reg_pp0_iter2_temp_12_11_reg_9202)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_12_11_phi_fu_9205_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_11_phi_fu_9205_p32 <= ap_phi_mux_temp_12_10_phi_fu_8373_p32;
        else 
            ap_phi_mux_temp_12_11_phi_fu_9205_p32 <= ap_phi_reg_pp0_iter2_temp_12_11_reg_9202;
        end if; 
    end process;


    ap_phi_mux_temp_12_12_phi_fu_10037_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_12_11_phi_fu_9205_p32, ap_phi_reg_pp0_iter2_temp_12_12_reg_10034)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_12_12_phi_fu_10037_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_12_12_phi_fu_10037_p32 <= ap_phi_mux_temp_12_11_phi_fu_9205_p32;
        else 
            ap_phi_mux_temp_12_12_phi_fu_10037_p32 <= ap_phi_reg_pp0_iter2_temp_12_12_reg_10034;
        end if; 
    end process;


    ap_phi_mux_temp_12_13_phi_fu_10869_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_12_12_phi_fu_10037_p32, ap_phi_reg_pp0_iter2_temp_12_13_reg_10866)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_12_13_phi_fu_10869_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_13_phi_fu_10869_p32 <= ap_phi_mux_temp_12_12_phi_fu_10037_p32;
        else 
            ap_phi_mux_temp_12_13_phi_fu_10869_p32 <= ap_phi_reg_pp0_iter2_temp_12_13_reg_10866;
        end if; 
    end process;


    ap_phi_mux_temp_12_14_phi_fu_11701_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_12_13_phi_fu_10869_p32, ap_phi_reg_pp0_iter2_temp_12_14_reg_11698)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_12_14_phi_fu_11701_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_14_phi_fu_11701_p32 <= ap_phi_mux_temp_12_13_phi_fu_10869_p32;
        else 
            ap_phi_mux_temp_12_14_phi_fu_11701_p32 <= ap_phi_reg_pp0_iter2_temp_12_14_reg_11698;
        end if; 
    end process;


    ap_phi_mux_temp_12_15_phi_fu_12533_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_12_14_phi_fu_11701_p32, ap_phi_reg_pp0_iter2_temp_12_15_reg_12530)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_12_15_phi_fu_12533_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_15_phi_fu_12533_p32 <= ap_phi_mux_temp_12_14_phi_fu_11701_p32;
        else 
            ap_phi_mux_temp_12_15_phi_fu_12533_p32 <= ap_phi_reg_pp0_iter2_temp_12_15_reg_12530;
        end if; 
    end process;


    ap_phi_mux_temp_12_16_phi_fu_13379_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_12_15_phi_fu_12533_p32, ap_phi_reg_pp0_iter2_temp_12_16_reg_13374)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_12_16_phi_fu_13379_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_16_phi_fu_13379_p32 <= ap_phi_mux_temp_12_15_phi_fu_12533_p32;
        else 
            ap_phi_mux_temp_12_16_phi_fu_13379_p32 <= ap_phi_reg_pp0_iter2_temp_12_16_reg_13374;
        end if; 
    end process;


    ap_phi_mux_temp_12_1_phi_fu_869_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_12_0188_phi_fu_658_p6, ap_phi_reg_pp0_iter1_temp_12_1_reg_866)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_12_1_phi_fu_869_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_1_phi_fu_869_p32 <= ap_phi_mux_temp_12_0188_phi_fu_658_p6;
        else 
            ap_phi_mux_temp_12_1_phi_fu_869_p32 <= ap_phi_reg_pp0_iter1_temp_12_1_reg_866;
        end if; 
    end process;


    ap_phi_mux_temp_12_2_phi_fu_1701_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_12_1_phi_fu_869_p32, ap_phi_reg_pp0_iter1_temp_12_2_reg_1698)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_12_2_phi_fu_1701_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_2_phi_fu_1701_p32 <= ap_phi_mux_temp_12_1_phi_fu_869_p32;
        else 
            ap_phi_mux_temp_12_2_phi_fu_1701_p32 <= ap_phi_reg_pp0_iter1_temp_12_2_reg_1698;
        end if; 
    end process;


    ap_phi_mux_temp_12_3_phi_fu_2533_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_12_2_phi_fu_1701_p32, ap_phi_reg_pp0_iter1_temp_12_3_reg_2530)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_12_3_phi_fu_2533_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_3_phi_fu_2533_p32 <= ap_phi_mux_temp_12_2_phi_fu_1701_p32;
        else 
            ap_phi_mux_temp_12_3_phi_fu_2533_p32 <= ap_phi_reg_pp0_iter1_temp_12_3_reg_2530;
        end if; 
    end process;


    ap_phi_mux_temp_12_4_phi_fu_3365_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_12_3_phi_fu_2533_p32, ap_phi_reg_pp0_iter1_temp_12_4_reg_3362)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_12_4_phi_fu_3365_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_4_phi_fu_3365_p32 <= ap_phi_mux_temp_12_3_phi_fu_2533_p32;
        else 
            ap_phi_mux_temp_12_4_phi_fu_3365_p32 <= ap_phi_reg_pp0_iter1_temp_12_4_reg_3362;
        end if; 
    end process;


    ap_phi_mux_temp_12_5_phi_fu_4197_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_12_4_phi_fu_3365_p32, ap_phi_reg_pp0_iter1_temp_12_5_reg_4194)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_12_5_phi_fu_4197_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_5_phi_fu_4197_p32 <= ap_phi_mux_temp_12_4_phi_fu_3365_p32;
        else 
            ap_phi_mux_temp_12_5_phi_fu_4197_p32 <= ap_phi_reg_pp0_iter1_temp_12_5_reg_4194;
        end if; 
    end process;


    ap_phi_mux_temp_12_6_phi_fu_5029_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_12_5_phi_fu_4197_p32, ap_phi_reg_pp0_iter1_temp_12_6_reg_5026)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_12_6_phi_fu_5029_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_6_phi_fu_5029_p32 <= ap_phi_mux_temp_12_5_phi_fu_4197_p32;
        else 
            ap_phi_mux_temp_12_6_phi_fu_5029_p32 <= ap_phi_reg_pp0_iter1_temp_12_6_reg_5026;
        end if; 
    end process;


    ap_phi_mux_temp_12_7_phi_fu_5864_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_12_6_phi_fu_5029_p32, ap_phi_reg_pp0_iter1_temp_12_7_reg_5861)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_12_7_phi_fu_5864_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_7_phi_fu_5864_p32 <= ap_phi_mux_temp_12_6_phi_fu_5029_p32;
        else 
            ap_phi_mux_temp_12_7_phi_fu_5864_p32 <= ap_phi_reg_pp0_iter1_temp_12_7_reg_5861;
        end if; 
    end process;


    ap_phi_mux_temp_12_9_phi_fu_7541_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_12_8_reg_6706, ap_phi_reg_pp0_iter2_temp_12_9_reg_7538)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_12_9_phi_fu_7541_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_12_9_phi_fu_7541_p32 <= ap_phi_reg_pp0_iter2_temp_12_8_reg_6706;
        else 
            ap_phi_mux_temp_12_9_phi_fu_7541_p32 <= ap_phi_reg_pp0_iter2_temp_12_9_reg_7538;
        end if; 
    end process;


    ap_phi_mux_temp_13_0187_phi_fu_672_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_13_0187_reg_668, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_13_16_phi_fu_13323_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_13_0187_phi_fu_672_p6 <= ap_phi_mux_temp_13_16_phi_fu_13323_p32;
        else 
            ap_phi_mux_temp_13_0187_phi_fu_672_p6 <= temp_13_0187_reg_668;
        end if; 
    end process;


    ap_phi_mux_temp_13_10_phi_fu_8321_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_13_9_phi_fu_7489_p32, ap_phi_reg_pp0_iter2_temp_13_10_reg_8318)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_13_10_phi_fu_8321_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_10_phi_fu_8321_p32 <= ap_phi_mux_temp_13_9_phi_fu_7489_p32;
        else 
            ap_phi_mux_temp_13_10_phi_fu_8321_p32 <= ap_phi_reg_pp0_iter2_temp_13_10_reg_8318;
        end if; 
    end process;


    ap_phi_mux_temp_13_11_phi_fu_9153_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_13_10_phi_fu_8321_p32, ap_phi_reg_pp0_iter2_temp_13_11_reg_9150)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_13_11_phi_fu_9153_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_11_phi_fu_9153_p32 <= ap_phi_mux_temp_13_10_phi_fu_8321_p32;
        else 
            ap_phi_mux_temp_13_11_phi_fu_9153_p32 <= ap_phi_reg_pp0_iter2_temp_13_11_reg_9150;
        end if; 
    end process;


    ap_phi_mux_temp_13_12_phi_fu_9985_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_13_11_phi_fu_9153_p32, ap_phi_reg_pp0_iter2_temp_13_12_reg_9982)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_13_12_phi_fu_9985_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_12_phi_fu_9985_p32 <= ap_phi_mux_temp_13_11_phi_fu_9153_p32;
        else 
            ap_phi_mux_temp_13_12_phi_fu_9985_p32 <= ap_phi_reg_pp0_iter2_temp_13_12_reg_9982;
        end if; 
    end process;


    ap_phi_mux_temp_13_13_phi_fu_10817_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_13_12_phi_fu_9985_p32, ap_phi_reg_pp0_iter2_temp_13_13_reg_10814)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_13_13_phi_fu_10817_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_13_13_phi_fu_10817_p32 <= ap_phi_mux_temp_13_12_phi_fu_9985_p32;
        else 
            ap_phi_mux_temp_13_13_phi_fu_10817_p32 <= ap_phi_reg_pp0_iter2_temp_13_13_reg_10814;
        end if; 
    end process;


    ap_phi_mux_temp_13_14_phi_fu_11649_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_13_13_phi_fu_10817_p32, ap_phi_reg_pp0_iter2_temp_13_14_reg_11646)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_13_14_phi_fu_11649_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_14_phi_fu_11649_p32 <= ap_phi_mux_temp_13_13_phi_fu_10817_p32;
        else 
            ap_phi_mux_temp_13_14_phi_fu_11649_p32 <= ap_phi_reg_pp0_iter2_temp_13_14_reg_11646;
        end if; 
    end process;


    ap_phi_mux_temp_13_15_phi_fu_12481_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_13_14_phi_fu_11649_p32, ap_phi_reg_pp0_iter2_temp_13_15_reg_12478)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_13_15_phi_fu_12481_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_15_phi_fu_12481_p32 <= ap_phi_mux_temp_13_14_phi_fu_11649_p32;
        else 
            ap_phi_mux_temp_13_15_phi_fu_12481_p32 <= ap_phi_reg_pp0_iter2_temp_13_15_reg_12478;
        end if; 
    end process;


    ap_phi_mux_temp_13_16_phi_fu_13323_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_13_15_phi_fu_12481_p32, ap_phi_reg_pp0_iter2_temp_13_16_reg_13318)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_13_16_phi_fu_13323_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_16_phi_fu_13323_p32 <= ap_phi_mux_temp_13_15_phi_fu_12481_p32;
        else 
            ap_phi_mux_temp_13_16_phi_fu_13323_p32 <= ap_phi_reg_pp0_iter2_temp_13_16_reg_13318;
        end if; 
    end process;


    ap_phi_mux_temp_13_1_phi_fu_817_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_13_0187_phi_fu_672_p6, ap_phi_reg_pp0_iter1_temp_13_1_reg_814)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_13_1_phi_fu_817_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_1_phi_fu_817_p32 <= ap_phi_mux_temp_13_0187_phi_fu_672_p6;
        else 
            ap_phi_mux_temp_13_1_phi_fu_817_p32 <= ap_phi_reg_pp0_iter1_temp_13_1_reg_814;
        end if; 
    end process;


    ap_phi_mux_temp_13_2_phi_fu_1649_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_13_1_phi_fu_817_p32, ap_phi_reg_pp0_iter1_temp_13_2_reg_1646)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_13_2_phi_fu_1649_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_2_phi_fu_1649_p32 <= ap_phi_mux_temp_13_1_phi_fu_817_p32;
        else 
            ap_phi_mux_temp_13_2_phi_fu_1649_p32 <= ap_phi_reg_pp0_iter1_temp_13_2_reg_1646;
        end if; 
    end process;


    ap_phi_mux_temp_13_3_phi_fu_2481_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_13_2_phi_fu_1649_p32, ap_phi_reg_pp0_iter1_temp_13_3_reg_2478)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_13_3_phi_fu_2481_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_3_phi_fu_2481_p32 <= ap_phi_mux_temp_13_2_phi_fu_1649_p32;
        else 
            ap_phi_mux_temp_13_3_phi_fu_2481_p32 <= ap_phi_reg_pp0_iter1_temp_13_3_reg_2478;
        end if; 
    end process;


    ap_phi_mux_temp_13_4_phi_fu_3313_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_13_3_phi_fu_2481_p32, ap_phi_reg_pp0_iter1_temp_13_4_reg_3310)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_13_4_phi_fu_3313_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_4_phi_fu_3313_p32 <= ap_phi_mux_temp_13_3_phi_fu_2481_p32;
        else 
            ap_phi_mux_temp_13_4_phi_fu_3313_p32 <= ap_phi_reg_pp0_iter1_temp_13_4_reg_3310;
        end if; 
    end process;


    ap_phi_mux_temp_13_5_phi_fu_4145_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_13_4_phi_fu_3313_p32, ap_phi_reg_pp0_iter1_temp_13_5_reg_4142)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_13_5_phi_fu_4145_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_5_phi_fu_4145_p32 <= ap_phi_mux_temp_13_4_phi_fu_3313_p32;
        else 
            ap_phi_mux_temp_13_5_phi_fu_4145_p32 <= ap_phi_reg_pp0_iter1_temp_13_5_reg_4142;
        end if; 
    end process;


    ap_phi_mux_temp_13_6_phi_fu_4977_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_13_5_phi_fu_4145_p32, ap_phi_reg_pp0_iter1_temp_13_6_reg_4974)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_13_6_phi_fu_4977_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_6_phi_fu_4977_p32 <= ap_phi_mux_temp_13_5_phi_fu_4145_p32;
        else 
            ap_phi_mux_temp_13_6_phi_fu_4977_p32 <= ap_phi_reg_pp0_iter1_temp_13_6_reg_4974;
        end if; 
    end process;


    ap_phi_mux_temp_13_7_phi_fu_5811_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_13_6_phi_fu_4977_p32, ap_phi_reg_pp0_iter1_temp_13_7_reg_5808)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_13_7_phi_fu_5811_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_7_phi_fu_5811_p32 <= ap_phi_mux_temp_13_6_phi_fu_4977_p32;
        else 
            ap_phi_mux_temp_13_7_phi_fu_5811_p32 <= ap_phi_reg_pp0_iter1_temp_13_7_reg_5808;
        end if; 
    end process;


    ap_phi_mux_temp_13_9_phi_fu_7489_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_13_8_reg_6654, ap_phi_reg_pp0_iter2_temp_13_9_reg_7486)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_13_9_phi_fu_7489_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_13_9_phi_fu_7489_p32 <= ap_phi_reg_pp0_iter2_temp_13_8_reg_6654;
        else 
            ap_phi_mux_temp_13_9_phi_fu_7489_p32 <= ap_phi_reg_pp0_iter2_temp_13_9_reg_7486;
        end if; 
    end process;


    ap_phi_mux_temp_14_0186_phi_fu_686_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_14_0186_reg_682, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_14_16_phi_fu_13267_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_14_0186_phi_fu_686_p6 <= ap_phi_mux_temp_14_16_phi_fu_13267_p32;
        else 
            ap_phi_mux_temp_14_0186_phi_fu_686_p6 <= temp_14_0186_reg_682;
        end if; 
    end process;


    ap_phi_mux_temp_14_10_phi_fu_8269_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_14_9_phi_fu_7437_p32, ap_phi_reg_pp0_iter2_temp_14_10_reg_8266)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_14_10_phi_fu_8269_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_10_phi_fu_8269_p32 <= ap_phi_mux_temp_14_9_phi_fu_7437_p32;
        else 
            ap_phi_mux_temp_14_10_phi_fu_8269_p32 <= ap_phi_reg_pp0_iter2_temp_14_10_reg_8266;
        end if; 
    end process;


    ap_phi_mux_temp_14_11_phi_fu_9101_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_14_10_phi_fu_8269_p32, ap_phi_reg_pp0_iter2_temp_14_11_reg_9098)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_14_11_phi_fu_9101_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_11_phi_fu_9101_p32 <= ap_phi_mux_temp_14_10_phi_fu_8269_p32;
        else 
            ap_phi_mux_temp_14_11_phi_fu_9101_p32 <= ap_phi_reg_pp0_iter2_temp_14_11_reg_9098;
        end if; 
    end process;


    ap_phi_mux_temp_14_12_phi_fu_9933_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_14_11_phi_fu_9101_p32, ap_phi_reg_pp0_iter2_temp_14_12_reg_9930)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_14_12_phi_fu_9933_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_12_phi_fu_9933_p32 <= ap_phi_mux_temp_14_11_phi_fu_9101_p32;
        else 
            ap_phi_mux_temp_14_12_phi_fu_9933_p32 <= ap_phi_reg_pp0_iter2_temp_14_12_reg_9930;
        end if; 
    end process;


    ap_phi_mux_temp_14_13_phi_fu_10765_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_14_12_phi_fu_9933_p32, ap_phi_reg_pp0_iter2_temp_14_13_reg_10762)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_14_13_phi_fu_10765_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_13_phi_fu_10765_p32 <= ap_phi_mux_temp_14_12_phi_fu_9933_p32;
        else 
            ap_phi_mux_temp_14_13_phi_fu_10765_p32 <= ap_phi_reg_pp0_iter2_temp_14_13_reg_10762;
        end if; 
    end process;


    ap_phi_mux_temp_14_14_phi_fu_11597_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_14_13_phi_fu_10765_p32, ap_phi_reg_pp0_iter2_temp_14_14_reg_11594)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_14_14_phi_fu_11597_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_14_14_phi_fu_11597_p32 <= ap_phi_mux_temp_14_13_phi_fu_10765_p32;
        else 
            ap_phi_mux_temp_14_14_phi_fu_11597_p32 <= ap_phi_reg_pp0_iter2_temp_14_14_reg_11594;
        end if; 
    end process;


    ap_phi_mux_temp_14_15_phi_fu_12429_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_14_14_phi_fu_11597_p32, ap_phi_reg_pp0_iter2_temp_14_15_reg_12426)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_14_15_phi_fu_12429_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_15_phi_fu_12429_p32 <= ap_phi_mux_temp_14_14_phi_fu_11597_p32;
        else 
            ap_phi_mux_temp_14_15_phi_fu_12429_p32 <= ap_phi_reg_pp0_iter2_temp_14_15_reg_12426;
        end if; 
    end process;


    ap_phi_mux_temp_14_16_phi_fu_13267_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_14_15_phi_fu_12429_p32, ap_phi_reg_pp0_iter2_temp_14_16_reg_13262)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_14_16_phi_fu_13267_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_16_phi_fu_13267_p32 <= ap_phi_mux_temp_14_15_phi_fu_12429_p32;
        else 
            ap_phi_mux_temp_14_16_phi_fu_13267_p32 <= ap_phi_reg_pp0_iter2_temp_14_16_reg_13262;
        end if; 
    end process;


    ap_phi_mux_temp_14_1_phi_fu_765_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_14_0186_phi_fu_686_p6, ap_phi_reg_pp0_iter1_temp_14_1_reg_762)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_14_1_phi_fu_765_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_1_phi_fu_765_p32 <= ap_phi_mux_temp_14_0186_phi_fu_686_p6;
        else 
            ap_phi_mux_temp_14_1_phi_fu_765_p32 <= ap_phi_reg_pp0_iter1_temp_14_1_reg_762;
        end if; 
    end process;


    ap_phi_mux_temp_14_2_phi_fu_1597_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_14_1_phi_fu_765_p32, ap_phi_reg_pp0_iter1_temp_14_2_reg_1594)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_14_2_phi_fu_1597_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_2_phi_fu_1597_p32 <= ap_phi_mux_temp_14_1_phi_fu_765_p32;
        else 
            ap_phi_mux_temp_14_2_phi_fu_1597_p32 <= ap_phi_reg_pp0_iter1_temp_14_2_reg_1594;
        end if; 
    end process;


    ap_phi_mux_temp_14_3_phi_fu_2429_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_14_2_phi_fu_1597_p32, ap_phi_reg_pp0_iter1_temp_14_3_reg_2426)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_14_3_phi_fu_2429_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_3_phi_fu_2429_p32 <= ap_phi_mux_temp_14_2_phi_fu_1597_p32;
        else 
            ap_phi_mux_temp_14_3_phi_fu_2429_p32 <= ap_phi_reg_pp0_iter1_temp_14_3_reg_2426;
        end if; 
    end process;


    ap_phi_mux_temp_14_4_phi_fu_3261_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_14_3_phi_fu_2429_p32, ap_phi_reg_pp0_iter1_temp_14_4_reg_3258)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_14_4_phi_fu_3261_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_4_phi_fu_3261_p32 <= ap_phi_mux_temp_14_3_phi_fu_2429_p32;
        else 
            ap_phi_mux_temp_14_4_phi_fu_3261_p32 <= ap_phi_reg_pp0_iter1_temp_14_4_reg_3258;
        end if; 
    end process;


    ap_phi_mux_temp_14_5_phi_fu_4093_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_14_4_phi_fu_3261_p32, ap_phi_reg_pp0_iter1_temp_14_5_reg_4090)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_14_5_phi_fu_4093_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_5_phi_fu_4093_p32 <= ap_phi_mux_temp_14_4_phi_fu_3261_p32;
        else 
            ap_phi_mux_temp_14_5_phi_fu_4093_p32 <= ap_phi_reg_pp0_iter1_temp_14_5_reg_4090;
        end if; 
    end process;


    ap_phi_mux_temp_14_6_phi_fu_4925_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_14_5_phi_fu_4093_p32, ap_phi_reg_pp0_iter1_temp_14_6_reg_4922)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_14_6_phi_fu_4925_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_6_phi_fu_4925_p32 <= ap_phi_mux_temp_14_5_phi_fu_4093_p32;
        else 
            ap_phi_mux_temp_14_6_phi_fu_4925_p32 <= ap_phi_reg_pp0_iter1_temp_14_6_reg_4922;
        end if; 
    end process;


    ap_phi_mux_temp_14_7_phi_fu_5758_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_14_6_phi_fu_4925_p32, ap_phi_reg_pp0_iter1_temp_14_7_reg_5755)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_14_7_phi_fu_5758_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_7_phi_fu_5758_p32 <= ap_phi_mux_temp_14_6_phi_fu_4925_p32;
        else 
            ap_phi_mux_temp_14_7_phi_fu_5758_p32 <= ap_phi_reg_pp0_iter1_temp_14_7_reg_5755;
        end if; 
    end process;


    ap_phi_mux_temp_14_9_phi_fu_7437_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_14_8_reg_6602, ap_phi_reg_pp0_iter2_temp_14_9_reg_7434)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_14_9_phi_fu_7437_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_14_9_phi_fu_7437_p32 <= ap_phi_reg_pp0_iter2_temp_14_8_reg_6602;
        else 
            ap_phi_mux_temp_14_9_phi_fu_7437_p32 <= ap_phi_reg_pp0_iter2_temp_14_9_reg_7434;
        end if; 
    end process;


    ap_phi_mux_temp_15_0185_phi_fu_700_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_15_0185_reg_696, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_15_16_phi_fu_13211_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_15_0185_phi_fu_700_p6 <= ap_phi_mux_temp_15_16_phi_fu_13211_p32;
        else 
            ap_phi_mux_temp_15_0185_phi_fu_700_p6 <= temp_15_0185_reg_696;
        end if; 
    end process;


    ap_phi_mux_temp_15_10_phi_fu_8217_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_15_9_phi_fu_7385_p32, ap_phi_reg_pp0_iter2_temp_15_10_reg_8214)
    begin
        if (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_10_phi_fu_8217_p32 <= ap_phi_mux_temp_15_9_phi_fu_7385_p32;
        elsif ((trunc_ln_reg_14301 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_15_10_phi_fu_8217_p32 <= temp_0_24_reg_14349;
        else 
            ap_phi_mux_temp_15_10_phi_fu_8217_p32 <= ap_phi_reg_pp0_iter2_temp_15_10_reg_8214;
        end if; 
    end process;


    ap_phi_mux_temp_15_11_phi_fu_9049_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_15_10_phi_fu_8217_p32, ap_phi_reg_pp0_iter2_temp_15_11_reg_9046)
    begin
        if (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_11_phi_fu_9049_p32 <= ap_phi_mux_temp_15_10_phi_fu_8217_p32;
        elsif ((trunc_ln_reg_14301 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_15_11_phi_fu_9049_p32 <= temp_0_25_reg_14369;
        else 
            ap_phi_mux_temp_15_11_phi_fu_9049_p32 <= ap_phi_reg_pp0_iter2_temp_15_11_reg_9046;
        end if; 
    end process;


    ap_phi_mux_temp_15_12_phi_fu_9881_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_15_11_phi_fu_9049_p32, ap_phi_reg_pp0_iter2_temp_15_12_reg_9878)
    begin
        if (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_12_phi_fu_9881_p32 <= ap_phi_mux_temp_15_11_phi_fu_9049_p32;
        elsif ((trunc_ln_reg_14301 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_15_12_phi_fu_9881_p32 <= temp_0_26_reg_14389;
        else 
            ap_phi_mux_temp_15_12_phi_fu_9881_p32 <= ap_phi_reg_pp0_iter2_temp_15_12_reg_9878;
        end if; 
    end process;


    ap_phi_mux_temp_15_13_phi_fu_10713_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_15_12_phi_fu_9881_p32, ap_phi_reg_pp0_iter2_temp_15_13_reg_10710)
    begin
        if (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_13_phi_fu_10713_p32 <= ap_phi_mux_temp_15_12_phi_fu_9881_p32;
        elsif ((trunc_ln_reg_14301 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_15_13_phi_fu_10713_p32 <= temp_0_27_reg_14409;
        else 
            ap_phi_mux_temp_15_13_phi_fu_10713_p32 <= ap_phi_reg_pp0_iter2_temp_15_13_reg_10710;
        end if; 
    end process;


    ap_phi_mux_temp_15_14_phi_fu_11545_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_15_13_phi_fu_10713_p32, ap_phi_reg_pp0_iter2_temp_15_14_reg_11542)
    begin
        if (((trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_14_phi_fu_11545_p32 <= ap_phi_mux_temp_15_13_phi_fu_10713_p32;
        elsif ((trunc_ln_reg_14301 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_15_14_phi_fu_11545_p32 <= temp_0_28_reg_14429;
        else 
            ap_phi_mux_temp_15_14_phi_fu_11545_p32 <= ap_phi_reg_pp0_iter2_temp_15_14_reg_11542;
        end if; 
    end process;


    ap_phi_mux_temp_15_15_phi_fu_12377_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_15_14_phi_fu_11545_p32, ap_phi_reg_pp0_iter2_temp_15_15_reg_12374)
    begin
        if (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_15_15_phi_fu_12377_p32 <= ap_phi_mux_temp_15_14_phi_fu_11545_p32;
        elsif ((trunc_ln_reg_14301 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_15_15_phi_fu_12377_p32 <= temp_0_29_reg_14449;
        else 
            ap_phi_mux_temp_15_15_phi_fu_12377_p32 <= ap_phi_reg_pp0_iter2_temp_15_15_reg_12374;
        end if; 
    end process;


    ap_phi_mux_temp_15_16_phi_fu_13211_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_15_15_phi_fu_12377_p32, ap_phi_reg_pp0_iter2_temp_15_16_reg_13206)
    begin
        if (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_16_phi_fu_13211_p32 <= ap_phi_mux_temp_15_15_phi_fu_12377_p32;
        elsif ((trunc_ln_reg_14301 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_15_16_phi_fu_13211_p32 <= p_inData_15_dout;
        else 
            ap_phi_mux_temp_15_16_phi_fu_13211_p32 <= ap_phi_reg_pp0_iter2_temp_15_16_reg_13206;
        end if; 
    end process;


    ap_phi_mux_temp_15_1_phi_fu_713_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_15_0185_phi_fu_700_p6, ap_phi_reg_pp0_iter1_temp_15_1_reg_710)
    begin
        if (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_1_phi_fu_713_p32 <= ap_phi_mux_temp_15_0185_phi_fu_700_p6;
        elsif ((trunc_ln_fu_14114_p4 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_15_1_phi_fu_713_p32 <= temp_0_reg_14152;
        else 
            ap_phi_mux_temp_15_1_phi_fu_713_p32 <= ap_phi_reg_pp0_iter1_temp_15_1_reg_710;
        end if; 
    end process;


    ap_phi_mux_temp_15_2_phi_fu_1545_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_15_1_phi_fu_713_p32, ap_phi_reg_pp0_iter1_temp_15_2_reg_1542)
    begin
        if (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_2_phi_fu_1545_p32 <= ap_phi_mux_temp_15_1_phi_fu_713_p32;
        elsif ((trunc_ln_fu_14114_p4 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_15_2_phi_fu_1545_p32 <= temp_0_16_reg_14177;
        else 
            ap_phi_mux_temp_15_2_phi_fu_1545_p32 <= ap_phi_reg_pp0_iter1_temp_15_2_reg_1542;
        end if; 
    end process;


    ap_phi_mux_temp_15_3_phi_fu_2377_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_15_2_phi_fu_1545_p32, ap_phi_reg_pp0_iter1_temp_15_3_reg_2374)
    begin
        if (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_3_phi_fu_2377_p32 <= ap_phi_mux_temp_15_2_phi_fu_1545_p32;
        elsif ((trunc_ln_fu_14114_p4 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_15_3_phi_fu_2377_p32 <= temp_0_17_reg_14197;
        else 
            ap_phi_mux_temp_15_3_phi_fu_2377_p32 <= ap_phi_reg_pp0_iter1_temp_15_3_reg_2374;
        end if; 
    end process;


    ap_phi_mux_temp_15_4_phi_fu_3209_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_15_3_phi_fu_2377_p32, ap_phi_reg_pp0_iter1_temp_15_4_reg_3206)
    begin
        if (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_4_phi_fu_3209_p32 <= ap_phi_mux_temp_15_3_phi_fu_2377_p32;
        elsif ((trunc_ln_fu_14114_p4 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_15_4_phi_fu_3209_p32 <= temp_0_18_reg_14217;
        else 
            ap_phi_mux_temp_15_4_phi_fu_3209_p32 <= ap_phi_reg_pp0_iter1_temp_15_4_reg_3206;
        end if; 
    end process;


    ap_phi_mux_temp_15_5_phi_fu_4041_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_15_4_phi_fu_3209_p32, ap_phi_reg_pp0_iter1_temp_15_5_reg_4038)
    begin
        if (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_5_phi_fu_4041_p32 <= ap_phi_mux_temp_15_4_phi_fu_3209_p32;
        elsif ((trunc_ln_fu_14114_p4 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_15_5_phi_fu_4041_p32 <= temp_0_19_reg_14237;
        else 
            ap_phi_mux_temp_15_5_phi_fu_4041_p32 <= ap_phi_reg_pp0_iter1_temp_15_5_reg_4038;
        end if; 
    end process;


    ap_phi_mux_temp_15_6_phi_fu_4873_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_15_5_phi_fu_4041_p32, ap_phi_reg_pp0_iter1_temp_15_6_reg_4870)
    begin
        if (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_6_phi_fu_4873_p32 <= ap_phi_mux_temp_15_5_phi_fu_4041_p32;
        elsif ((trunc_ln_fu_14114_p4 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_15_6_phi_fu_4873_p32 <= temp_0_20_reg_14257;
        else 
            ap_phi_mux_temp_15_6_phi_fu_4873_p32 <= ap_phi_reg_pp0_iter1_temp_15_6_reg_4870;
        end if; 
    end process;


    ap_phi_mux_temp_15_7_phi_fu_5705_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_15_6_phi_fu_4873_p32, ap_phi_reg_pp0_iter1_temp_15_7_reg_5702)
    begin
        if (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_7_phi_fu_5705_p32 <= ap_phi_mux_temp_15_6_phi_fu_4873_p32;
        elsif ((trunc_ln_fu_14114_p4 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_15_7_phi_fu_5705_p32 <= temp_0_21_reg_14277;
        else 
            ap_phi_mux_temp_15_7_phi_fu_5705_p32 <= ap_phi_reg_pp0_iter1_temp_15_7_reg_5702;
        end if; 
    end process;


    ap_phi_mux_temp_15_9_phi_fu_7385_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_15_8_reg_6550, ap_phi_reg_pp0_iter2_temp_15_9_reg_7382)
    begin
        if (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_15_9_phi_fu_7385_p32 <= ap_phi_reg_pp0_iter2_temp_15_8_reg_6550;
        elsif ((xor_ln203_reg_14345 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_15_9_phi_fu_7385_p32 <= temp_0_23_reg_14325;
        else 
            ap_phi_mux_temp_15_9_phi_fu_7385_p32 <= ap_phi_reg_pp0_iter2_temp_15_9_reg_7382;
        end if; 
    end process;


    ap_phi_mux_temp_1_0199_phi_fu_504_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_1_0199_reg_500, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_1_16_phi_fu_13995_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_1_0199_phi_fu_504_p6 <= ap_phi_mux_temp_1_16_phi_fu_13995_p32;
        else 
            ap_phi_mux_temp_1_0199_phi_fu_504_p6 <= temp_1_0199_reg_500;
        end if; 
    end process;


    ap_phi_mux_temp_1_10_phi_fu_8945_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_1_9_phi_fu_8113_p32, ap_phi_reg_pp0_iter2_temp_1_10_reg_8942)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_1_10_phi_fu_8945_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_10_phi_fu_8945_p32 <= ap_phi_mux_temp_1_9_phi_fu_8113_p32;
        else 
            ap_phi_mux_temp_1_10_phi_fu_8945_p32 <= ap_phi_reg_pp0_iter2_temp_1_10_reg_8942;
        end if; 
    end process;


    ap_phi_mux_temp_1_11_phi_fu_9777_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_1_10_phi_fu_8945_p32, ap_phi_reg_pp0_iter2_temp_1_11_reg_9774)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_1_11_phi_fu_9777_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_11_phi_fu_9777_p32 <= ap_phi_mux_temp_1_10_phi_fu_8945_p32;
        else 
            ap_phi_mux_temp_1_11_phi_fu_9777_p32 <= ap_phi_reg_pp0_iter2_temp_1_11_reg_9774;
        end if; 
    end process;


    ap_phi_mux_temp_1_12_phi_fu_10609_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_1_11_phi_fu_9777_p32, ap_phi_reg_pp0_iter2_temp_1_12_reg_10606)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_1_12_phi_fu_10609_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_12_phi_fu_10609_p32 <= ap_phi_mux_temp_1_11_phi_fu_9777_p32;
        else 
            ap_phi_mux_temp_1_12_phi_fu_10609_p32 <= ap_phi_reg_pp0_iter2_temp_1_12_reg_10606;
        end if; 
    end process;


    ap_phi_mux_temp_1_13_phi_fu_11441_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_1_12_phi_fu_10609_p32, ap_phi_reg_pp0_iter2_temp_1_13_reg_11438)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_1_13_phi_fu_11441_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_13_phi_fu_11441_p32 <= ap_phi_mux_temp_1_12_phi_fu_10609_p32;
        else 
            ap_phi_mux_temp_1_13_phi_fu_11441_p32 <= ap_phi_reg_pp0_iter2_temp_1_13_reg_11438;
        end if; 
    end process;


    ap_phi_mux_temp_1_14_phi_fu_12273_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_1_13_phi_fu_11441_p32, ap_phi_reg_pp0_iter2_temp_1_14_reg_12270)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_1_14_phi_fu_12273_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_14_phi_fu_12273_p32 <= ap_phi_mux_temp_1_13_phi_fu_11441_p32;
        else 
            ap_phi_mux_temp_1_14_phi_fu_12273_p32 <= ap_phi_reg_pp0_iter2_temp_1_14_reg_12270;
        end if; 
    end process;


    ap_phi_mux_temp_1_15_phi_fu_13105_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_1_14_phi_fu_12273_p32, ap_phi_reg_pp0_iter2_temp_1_15_reg_13102)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_1_15_phi_fu_13105_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_15_phi_fu_13105_p32 <= ap_phi_mux_temp_1_14_phi_fu_12273_p32;
        else 
            ap_phi_mux_temp_1_15_phi_fu_13105_p32 <= ap_phi_reg_pp0_iter2_temp_1_15_reg_13102;
        end if; 
    end process;


    ap_phi_mux_temp_1_16_phi_fu_13995_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_1_15_phi_fu_13105_p32, ap_phi_reg_pp0_iter2_temp_1_16_reg_13990)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_1_16_phi_fu_13995_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_16_phi_fu_13995_p32 <= ap_phi_mux_temp_1_15_phi_fu_13105_p32;
        else 
            ap_phi_mux_temp_1_16_phi_fu_13995_p32 <= ap_phi_reg_pp0_iter2_temp_1_16_reg_13990;
        end if; 
    end process;


    ap_phi_mux_temp_1_1_phi_fu_1441_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_1_0199_phi_fu_504_p6, ap_phi_reg_pp0_iter1_temp_1_1_reg_1438)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_1_1_phi_fu_1441_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_1_1_phi_fu_1441_p32 <= ap_phi_mux_temp_1_0199_phi_fu_504_p6;
        else 
            ap_phi_mux_temp_1_1_phi_fu_1441_p32 <= ap_phi_reg_pp0_iter1_temp_1_1_reg_1438;
        end if; 
    end process;


    ap_phi_mux_temp_1_2_phi_fu_2273_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_1_1_phi_fu_1441_p32, ap_phi_reg_pp0_iter1_temp_1_2_reg_2270)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_1_2_phi_fu_2273_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_2_phi_fu_2273_p32 <= ap_phi_mux_temp_1_1_phi_fu_1441_p32;
        else 
            ap_phi_mux_temp_1_2_phi_fu_2273_p32 <= ap_phi_reg_pp0_iter1_temp_1_2_reg_2270;
        end if; 
    end process;


    ap_phi_mux_temp_1_3_phi_fu_3105_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_1_2_phi_fu_2273_p32, ap_phi_reg_pp0_iter1_temp_1_3_reg_3102)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_1_3_phi_fu_3105_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_3_phi_fu_3105_p32 <= ap_phi_mux_temp_1_2_phi_fu_2273_p32;
        else 
            ap_phi_mux_temp_1_3_phi_fu_3105_p32 <= ap_phi_reg_pp0_iter1_temp_1_3_reg_3102;
        end if; 
    end process;


    ap_phi_mux_temp_1_4_phi_fu_3937_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_1_3_phi_fu_3105_p32, ap_phi_reg_pp0_iter1_temp_1_4_reg_3934)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_1_4_phi_fu_3937_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_4_phi_fu_3937_p32 <= ap_phi_mux_temp_1_3_phi_fu_3105_p32;
        else 
            ap_phi_mux_temp_1_4_phi_fu_3937_p32 <= ap_phi_reg_pp0_iter1_temp_1_4_reg_3934;
        end if; 
    end process;


    ap_phi_mux_temp_1_5_phi_fu_4769_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_1_4_phi_fu_3937_p32, ap_phi_reg_pp0_iter1_temp_1_5_reg_4766)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_1_5_phi_fu_4769_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_5_phi_fu_4769_p32 <= ap_phi_mux_temp_1_4_phi_fu_3937_p32;
        else 
            ap_phi_mux_temp_1_5_phi_fu_4769_p32 <= ap_phi_reg_pp0_iter1_temp_1_5_reg_4766;
        end if; 
    end process;


    ap_phi_mux_temp_1_6_phi_fu_5601_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_1_5_phi_fu_4769_p32, ap_phi_reg_pp0_iter1_temp_1_6_reg_5598)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_1_6_phi_fu_5601_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_6_phi_fu_5601_p32 <= ap_phi_mux_temp_1_5_phi_fu_4769_p32;
        else 
            ap_phi_mux_temp_1_6_phi_fu_5601_p32 <= ap_phi_reg_pp0_iter1_temp_1_6_reg_5598;
        end if; 
    end process;


    ap_phi_mux_temp_1_7_phi_fu_6447_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_1_6_phi_fu_5601_p32, ap_phi_reg_pp0_iter1_temp_1_7_reg_6444)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_1_7_phi_fu_6447_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_1_7_phi_fu_6447_p32 <= ap_phi_mux_temp_1_6_phi_fu_5601_p32;
        else 
            ap_phi_mux_temp_1_7_phi_fu_6447_p32 <= ap_phi_reg_pp0_iter1_temp_1_7_reg_6444;
        end if; 
    end process;


    ap_phi_mux_temp_1_9_phi_fu_8113_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_1_8_reg_7278, ap_phi_reg_pp0_iter2_temp_1_9_reg_8110)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_1_9_phi_fu_8113_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_1_9_phi_fu_8113_p32 <= ap_phi_reg_pp0_iter2_temp_1_8_reg_7278;
        else 
            ap_phi_mux_temp_1_9_phi_fu_8113_p32 <= ap_phi_reg_pp0_iter2_temp_1_9_reg_8110;
        end if; 
    end process;


    ap_phi_mux_temp_2_0198_phi_fu_518_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_2_0198_reg_514, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_2_16_phi_fu_13939_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_2_0198_phi_fu_518_p6 <= ap_phi_mux_temp_2_16_phi_fu_13939_p32;
        else 
            ap_phi_mux_temp_2_0198_phi_fu_518_p6 <= temp_2_0198_reg_514;
        end if; 
    end process;


    ap_phi_mux_temp_2_10_phi_fu_8893_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_2_9_phi_fu_8061_p32, ap_phi_reg_pp0_iter2_temp_2_10_reg_8890)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_2_10_phi_fu_8893_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_10_phi_fu_8893_p32 <= ap_phi_mux_temp_2_9_phi_fu_8061_p32;
        else 
            ap_phi_mux_temp_2_10_phi_fu_8893_p32 <= ap_phi_reg_pp0_iter2_temp_2_10_reg_8890;
        end if; 
    end process;


    ap_phi_mux_temp_2_11_phi_fu_9725_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_2_10_phi_fu_8893_p32, ap_phi_reg_pp0_iter2_temp_2_11_reg_9722)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_2_11_phi_fu_9725_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_11_phi_fu_9725_p32 <= ap_phi_mux_temp_2_10_phi_fu_8893_p32;
        else 
            ap_phi_mux_temp_2_11_phi_fu_9725_p32 <= ap_phi_reg_pp0_iter2_temp_2_11_reg_9722;
        end if; 
    end process;


    ap_phi_mux_temp_2_12_phi_fu_10557_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_2_11_phi_fu_9725_p32, ap_phi_reg_pp0_iter2_temp_2_12_reg_10554)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_2_12_phi_fu_10557_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_12_phi_fu_10557_p32 <= ap_phi_mux_temp_2_11_phi_fu_9725_p32;
        else 
            ap_phi_mux_temp_2_12_phi_fu_10557_p32 <= ap_phi_reg_pp0_iter2_temp_2_12_reg_10554;
        end if; 
    end process;


    ap_phi_mux_temp_2_13_phi_fu_11389_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_2_12_phi_fu_10557_p32, ap_phi_reg_pp0_iter2_temp_2_13_reg_11386)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_2_13_phi_fu_11389_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_13_phi_fu_11389_p32 <= ap_phi_mux_temp_2_12_phi_fu_10557_p32;
        else 
            ap_phi_mux_temp_2_13_phi_fu_11389_p32 <= ap_phi_reg_pp0_iter2_temp_2_13_reg_11386;
        end if; 
    end process;


    ap_phi_mux_temp_2_14_phi_fu_12221_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_2_13_phi_fu_11389_p32, ap_phi_reg_pp0_iter2_temp_2_14_reg_12218)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_2_14_phi_fu_12221_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_14_phi_fu_12221_p32 <= ap_phi_mux_temp_2_13_phi_fu_11389_p32;
        else 
            ap_phi_mux_temp_2_14_phi_fu_12221_p32 <= ap_phi_reg_pp0_iter2_temp_2_14_reg_12218;
        end if; 
    end process;


    ap_phi_mux_temp_2_15_phi_fu_13053_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_2_14_phi_fu_12221_p32, ap_phi_reg_pp0_iter2_temp_2_15_reg_13050)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_2_15_phi_fu_13053_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_15_phi_fu_13053_p32 <= ap_phi_mux_temp_2_14_phi_fu_12221_p32;
        else 
            ap_phi_mux_temp_2_15_phi_fu_13053_p32 <= ap_phi_reg_pp0_iter2_temp_2_15_reg_13050;
        end if; 
    end process;


    ap_phi_mux_temp_2_16_phi_fu_13939_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_2_15_phi_fu_13053_p32, ap_phi_reg_pp0_iter2_temp_2_16_reg_13934)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_2_16_phi_fu_13939_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_16_phi_fu_13939_p32 <= ap_phi_mux_temp_2_15_phi_fu_13053_p32;
        else 
            ap_phi_mux_temp_2_16_phi_fu_13939_p32 <= ap_phi_reg_pp0_iter2_temp_2_16_reg_13934;
        end if; 
    end process;


    ap_phi_mux_temp_2_1_phi_fu_1389_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_2_0198_phi_fu_518_p6, ap_phi_reg_pp0_iter1_temp_2_1_reg_1386)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_2_1_phi_fu_1389_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_1_phi_fu_1389_p32 <= ap_phi_mux_temp_2_0198_phi_fu_518_p6;
        else 
            ap_phi_mux_temp_2_1_phi_fu_1389_p32 <= ap_phi_reg_pp0_iter1_temp_2_1_reg_1386;
        end if; 
    end process;


    ap_phi_mux_temp_2_2_phi_fu_2221_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_2_1_phi_fu_1389_p32, ap_phi_reg_pp0_iter1_temp_2_2_reg_2218)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_2_2_phi_fu_2221_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_2_2_phi_fu_2221_p32 <= ap_phi_mux_temp_2_1_phi_fu_1389_p32;
        else 
            ap_phi_mux_temp_2_2_phi_fu_2221_p32 <= ap_phi_reg_pp0_iter1_temp_2_2_reg_2218;
        end if; 
    end process;


    ap_phi_mux_temp_2_3_phi_fu_3053_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_2_2_phi_fu_2221_p32, ap_phi_reg_pp0_iter1_temp_2_3_reg_3050)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_2_3_phi_fu_3053_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_3_phi_fu_3053_p32 <= ap_phi_mux_temp_2_2_phi_fu_2221_p32;
        else 
            ap_phi_mux_temp_2_3_phi_fu_3053_p32 <= ap_phi_reg_pp0_iter1_temp_2_3_reg_3050;
        end if; 
    end process;


    ap_phi_mux_temp_2_4_phi_fu_3885_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_2_3_phi_fu_3053_p32, ap_phi_reg_pp0_iter1_temp_2_4_reg_3882)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_2_4_phi_fu_3885_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_4_phi_fu_3885_p32 <= ap_phi_mux_temp_2_3_phi_fu_3053_p32;
        else 
            ap_phi_mux_temp_2_4_phi_fu_3885_p32 <= ap_phi_reg_pp0_iter1_temp_2_4_reg_3882;
        end if; 
    end process;


    ap_phi_mux_temp_2_5_phi_fu_4717_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_2_4_phi_fu_3885_p32, ap_phi_reg_pp0_iter1_temp_2_5_reg_4714)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_2_5_phi_fu_4717_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_5_phi_fu_4717_p32 <= ap_phi_mux_temp_2_4_phi_fu_3885_p32;
        else 
            ap_phi_mux_temp_2_5_phi_fu_4717_p32 <= ap_phi_reg_pp0_iter1_temp_2_5_reg_4714;
        end if; 
    end process;


    ap_phi_mux_temp_2_6_phi_fu_5549_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_2_5_phi_fu_4717_p32, ap_phi_reg_pp0_iter1_temp_2_6_reg_5546)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_2_6_phi_fu_5549_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_6_phi_fu_5549_p32 <= ap_phi_mux_temp_2_5_phi_fu_4717_p32;
        else 
            ap_phi_mux_temp_2_6_phi_fu_5549_p32 <= ap_phi_reg_pp0_iter1_temp_2_6_reg_5546;
        end if; 
    end process;


    ap_phi_mux_temp_2_7_phi_fu_6394_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_2_6_phi_fu_5549_p32, ap_phi_reg_pp0_iter1_temp_2_7_reg_6391)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_2_7_phi_fu_6394_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_7_phi_fu_6394_p32 <= ap_phi_mux_temp_2_6_phi_fu_5549_p32;
        else 
            ap_phi_mux_temp_2_7_phi_fu_6394_p32 <= ap_phi_reg_pp0_iter1_temp_2_7_reg_6391;
        end if; 
    end process;


    ap_phi_mux_temp_2_9_phi_fu_8061_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_2_8_reg_7226, ap_phi_reg_pp0_iter2_temp_2_9_reg_8058)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_2_9_phi_fu_8061_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_2_9_phi_fu_8061_p32 <= ap_phi_reg_pp0_iter2_temp_2_8_reg_7226;
        else 
            ap_phi_mux_temp_2_9_phi_fu_8061_p32 <= ap_phi_reg_pp0_iter2_temp_2_9_reg_8058;
        end if; 
    end process;


    ap_phi_mux_temp_3_0197_phi_fu_532_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_3_0197_reg_528, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_3_16_phi_fu_13883_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_3_0197_phi_fu_532_p6 <= ap_phi_mux_temp_3_16_phi_fu_13883_p32;
        else 
            ap_phi_mux_temp_3_0197_phi_fu_532_p6 <= temp_3_0197_reg_528;
        end if; 
    end process;


    ap_phi_mux_temp_3_10_phi_fu_8841_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_3_9_phi_fu_8009_p32, ap_phi_reg_pp0_iter2_temp_3_10_reg_8838)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_3_10_phi_fu_8841_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_10_phi_fu_8841_p32 <= ap_phi_mux_temp_3_9_phi_fu_8009_p32;
        else 
            ap_phi_mux_temp_3_10_phi_fu_8841_p32 <= ap_phi_reg_pp0_iter2_temp_3_10_reg_8838;
        end if; 
    end process;


    ap_phi_mux_temp_3_11_phi_fu_9673_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_3_10_phi_fu_8841_p32, ap_phi_reg_pp0_iter2_temp_3_11_reg_9670)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_3_11_phi_fu_9673_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_11_phi_fu_9673_p32 <= ap_phi_mux_temp_3_10_phi_fu_8841_p32;
        else 
            ap_phi_mux_temp_3_11_phi_fu_9673_p32 <= ap_phi_reg_pp0_iter2_temp_3_11_reg_9670;
        end if; 
    end process;


    ap_phi_mux_temp_3_12_phi_fu_10505_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_3_11_phi_fu_9673_p32, ap_phi_reg_pp0_iter2_temp_3_12_reg_10502)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_3_12_phi_fu_10505_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_12_phi_fu_10505_p32 <= ap_phi_mux_temp_3_11_phi_fu_9673_p32;
        else 
            ap_phi_mux_temp_3_12_phi_fu_10505_p32 <= ap_phi_reg_pp0_iter2_temp_3_12_reg_10502;
        end if; 
    end process;


    ap_phi_mux_temp_3_13_phi_fu_11337_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_3_12_phi_fu_10505_p32, ap_phi_reg_pp0_iter2_temp_3_13_reg_11334)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_3_13_phi_fu_11337_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_13_phi_fu_11337_p32 <= ap_phi_mux_temp_3_12_phi_fu_10505_p32;
        else 
            ap_phi_mux_temp_3_13_phi_fu_11337_p32 <= ap_phi_reg_pp0_iter2_temp_3_13_reg_11334;
        end if; 
    end process;


    ap_phi_mux_temp_3_14_phi_fu_12169_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_3_13_phi_fu_11337_p32, ap_phi_reg_pp0_iter2_temp_3_14_reg_12166)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_3_14_phi_fu_12169_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_14_phi_fu_12169_p32 <= ap_phi_mux_temp_3_13_phi_fu_11337_p32;
        else 
            ap_phi_mux_temp_3_14_phi_fu_12169_p32 <= ap_phi_reg_pp0_iter2_temp_3_14_reg_12166;
        end if; 
    end process;


    ap_phi_mux_temp_3_15_phi_fu_13001_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_3_14_phi_fu_12169_p32, ap_phi_reg_pp0_iter2_temp_3_15_reg_12998)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_3_15_phi_fu_13001_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_15_phi_fu_13001_p32 <= ap_phi_mux_temp_3_14_phi_fu_12169_p32;
        else 
            ap_phi_mux_temp_3_15_phi_fu_13001_p32 <= ap_phi_reg_pp0_iter2_temp_3_15_reg_12998;
        end if; 
    end process;


    ap_phi_mux_temp_3_16_phi_fu_13883_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_3_15_phi_fu_13001_p32, ap_phi_reg_pp0_iter2_temp_3_16_reg_13878)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_3_16_phi_fu_13883_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_16_phi_fu_13883_p32 <= ap_phi_mux_temp_3_15_phi_fu_13001_p32;
        else 
            ap_phi_mux_temp_3_16_phi_fu_13883_p32 <= ap_phi_reg_pp0_iter2_temp_3_16_reg_13878;
        end if; 
    end process;


    ap_phi_mux_temp_3_1_phi_fu_1337_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_3_0197_phi_fu_532_p6, ap_phi_reg_pp0_iter1_temp_3_1_reg_1334)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_3_1_phi_fu_1337_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_1_phi_fu_1337_p32 <= ap_phi_mux_temp_3_0197_phi_fu_532_p6;
        else 
            ap_phi_mux_temp_3_1_phi_fu_1337_p32 <= ap_phi_reg_pp0_iter1_temp_3_1_reg_1334;
        end if; 
    end process;


    ap_phi_mux_temp_3_2_phi_fu_2169_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_3_1_phi_fu_1337_p32, ap_phi_reg_pp0_iter1_temp_3_2_reg_2166)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_3_2_phi_fu_2169_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_2_phi_fu_2169_p32 <= ap_phi_mux_temp_3_1_phi_fu_1337_p32;
        else 
            ap_phi_mux_temp_3_2_phi_fu_2169_p32 <= ap_phi_reg_pp0_iter1_temp_3_2_reg_2166;
        end if; 
    end process;


    ap_phi_mux_temp_3_3_phi_fu_3001_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_3_2_phi_fu_2169_p32, ap_phi_reg_pp0_iter1_temp_3_3_reg_2998)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_3_3_phi_fu_3001_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_3_3_phi_fu_3001_p32 <= ap_phi_mux_temp_3_2_phi_fu_2169_p32;
        else 
            ap_phi_mux_temp_3_3_phi_fu_3001_p32 <= ap_phi_reg_pp0_iter1_temp_3_3_reg_2998;
        end if; 
    end process;


    ap_phi_mux_temp_3_4_phi_fu_3833_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_3_3_phi_fu_3001_p32, ap_phi_reg_pp0_iter1_temp_3_4_reg_3830)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_3_4_phi_fu_3833_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_4_phi_fu_3833_p32 <= ap_phi_mux_temp_3_3_phi_fu_3001_p32;
        else 
            ap_phi_mux_temp_3_4_phi_fu_3833_p32 <= ap_phi_reg_pp0_iter1_temp_3_4_reg_3830;
        end if; 
    end process;


    ap_phi_mux_temp_3_5_phi_fu_4665_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_3_4_phi_fu_3833_p32, ap_phi_reg_pp0_iter1_temp_3_5_reg_4662)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_3_5_phi_fu_4665_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_5_phi_fu_4665_p32 <= ap_phi_mux_temp_3_4_phi_fu_3833_p32;
        else 
            ap_phi_mux_temp_3_5_phi_fu_4665_p32 <= ap_phi_reg_pp0_iter1_temp_3_5_reg_4662;
        end if; 
    end process;


    ap_phi_mux_temp_3_6_phi_fu_5497_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_3_5_phi_fu_4665_p32, ap_phi_reg_pp0_iter1_temp_3_6_reg_5494)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_3_6_phi_fu_5497_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_6_phi_fu_5497_p32 <= ap_phi_mux_temp_3_5_phi_fu_4665_p32;
        else 
            ap_phi_mux_temp_3_6_phi_fu_5497_p32 <= ap_phi_reg_pp0_iter1_temp_3_6_reg_5494;
        end if; 
    end process;


    ap_phi_mux_temp_3_7_phi_fu_6341_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_3_6_phi_fu_5497_p32, ap_phi_reg_pp0_iter1_temp_3_7_reg_6338)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_3_7_phi_fu_6341_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_7_phi_fu_6341_p32 <= ap_phi_mux_temp_3_6_phi_fu_5497_p32;
        else 
            ap_phi_mux_temp_3_7_phi_fu_6341_p32 <= ap_phi_reg_pp0_iter1_temp_3_7_reg_6338;
        end if; 
    end process;


    ap_phi_mux_temp_3_9_phi_fu_8009_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_3_8_reg_7174, ap_phi_reg_pp0_iter2_temp_3_9_reg_8006)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_3_9_phi_fu_8009_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_3_9_phi_fu_8009_p32 <= ap_phi_reg_pp0_iter2_temp_3_8_reg_7174;
        else 
            ap_phi_mux_temp_3_9_phi_fu_8009_p32 <= ap_phi_reg_pp0_iter2_temp_3_9_reg_8006;
        end if; 
    end process;


    ap_phi_mux_temp_4_0196_phi_fu_546_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_4_0196_reg_542, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_4_16_phi_fu_13827_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_4_0196_phi_fu_546_p6 <= ap_phi_mux_temp_4_16_phi_fu_13827_p32;
        else 
            ap_phi_mux_temp_4_0196_phi_fu_546_p6 <= temp_4_0196_reg_542;
        end if; 
    end process;


    ap_phi_mux_temp_4_10_phi_fu_8789_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_4_9_phi_fu_7957_p32, ap_phi_reg_pp0_iter2_temp_4_10_reg_8786)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_4_10_phi_fu_8789_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_10_phi_fu_8789_p32 <= ap_phi_mux_temp_4_9_phi_fu_7957_p32;
        else 
            ap_phi_mux_temp_4_10_phi_fu_8789_p32 <= ap_phi_reg_pp0_iter2_temp_4_10_reg_8786;
        end if; 
    end process;


    ap_phi_mux_temp_4_11_phi_fu_9621_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_4_10_phi_fu_8789_p32, ap_phi_reg_pp0_iter2_temp_4_11_reg_9618)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_4_11_phi_fu_9621_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_11_phi_fu_9621_p32 <= ap_phi_mux_temp_4_10_phi_fu_8789_p32;
        else 
            ap_phi_mux_temp_4_11_phi_fu_9621_p32 <= ap_phi_reg_pp0_iter2_temp_4_11_reg_9618;
        end if; 
    end process;


    ap_phi_mux_temp_4_12_phi_fu_10453_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_4_11_phi_fu_9621_p32, ap_phi_reg_pp0_iter2_temp_4_12_reg_10450)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_4_12_phi_fu_10453_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_12_phi_fu_10453_p32 <= ap_phi_mux_temp_4_11_phi_fu_9621_p32;
        else 
            ap_phi_mux_temp_4_12_phi_fu_10453_p32 <= ap_phi_reg_pp0_iter2_temp_4_12_reg_10450;
        end if; 
    end process;


    ap_phi_mux_temp_4_13_phi_fu_11285_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_4_12_phi_fu_10453_p32, ap_phi_reg_pp0_iter2_temp_4_13_reg_11282)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_4_13_phi_fu_11285_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_13_phi_fu_11285_p32 <= ap_phi_mux_temp_4_12_phi_fu_10453_p32;
        else 
            ap_phi_mux_temp_4_13_phi_fu_11285_p32 <= ap_phi_reg_pp0_iter2_temp_4_13_reg_11282;
        end if; 
    end process;


    ap_phi_mux_temp_4_14_phi_fu_12117_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_4_13_phi_fu_11285_p32, ap_phi_reg_pp0_iter2_temp_4_14_reg_12114)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_4_14_phi_fu_12117_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_14_phi_fu_12117_p32 <= ap_phi_mux_temp_4_13_phi_fu_11285_p32;
        else 
            ap_phi_mux_temp_4_14_phi_fu_12117_p32 <= ap_phi_reg_pp0_iter2_temp_4_14_reg_12114;
        end if; 
    end process;


    ap_phi_mux_temp_4_15_phi_fu_12949_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_4_14_phi_fu_12117_p32, ap_phi_reg_pp0_iter2_temp_4_15_reg_12946)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_4_15_phi_fu_12949_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_15_phi_fu_12949_p32 <= ap_phi_mux_temp_4_14_phi_fu_12117_p32;
        else 
            ap_phi_mux_temp_4_15_phi_fu_12949_p32 <= ap_phi_reg_pp0_iter2_temp_4_15_reg_12946;
        end if; 
    end process;


    ap_phi_mux_temp_4_16_phi_fu_13827_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_4_15_phi_fu_12949_p32, ap_phi_reg_pp0_iter2_temp_4_16_reg_13822)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_4_16_phi_fu_13827_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_16_phi_fu_13827_p32 <= ap_phi_mux_temp_4_15_phi_fu_12949_p32;
        else 
            ap_phi_mux_temp_4_16_phi_fu_13827_p32 <= ap_phi_reg_pp0_iter2_temp_4_16_reg_13822;
        end if; 
    end process;


    ap_phi_mux_temp_4_1_phi_fu_1285_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_4_0196_phi_fu_546_p6, ap_phi_reg_pp0_iter1_temp_4_1_reg_1282)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_4_1_phi_fu_1285_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_1_phi_fu_1285_p32 <= ap_phi_mux_temp_4_0196_phi_fu_546_p6;
        else 
            ap_phi_mux_temp_4_1_phi_fu_1285_p32 <= ap_phi_reg_pp0_iter1_temp_4_1_reg_1282;
        end if; 
    end process;


    ap_phi_mux_temp_4_2_phi_fu_2117_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_4_1_phi_fu_1285_p32, ap_phi_reg_pp0_iter1_temp_4_2_reg_2114)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_4_2_phi_fu_2117_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_2_phi_fu_2117_p32 <= ap_phi_mux_temp_4_1_phi_fu_1285_p32;
        else 
            ap_phi_mux_temp_4_2_phi_fu_2117_p32 <= ap_phi_reg_pp0_iter1_temp_4_2_reg_2114;
        end if; 
    end process;


    ap_phi_mux_temp_4_3_phi_fu_2949_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_4_2_phi_fu_2117_p32, ap_phi_reg_pp0_iter1_temp_4_3_reg_2946)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_4_3_phi_fu_2949_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_3_phi_fu_2949_p32 <= ap_phi_mux_temp_4_2_phi_fu_2117_p32;
        else 
            ap_phi_mux_temp_4_3_phi_fu_2949_p32 <= ap_phi_reg_pp0_iter1_temp_4_3_reg_2946;
        end if; 
    end process;


    ap_phi_mux_temp_4_4_phi_fu_3781_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_4_3_phi_fu_2949_p32, ap_phi_reg_pp0_iter1_temp_4_4_reg_3778)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_4_4_phi_fu_3781_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_4_4_phi_fu_3781_p32 <= ap_phi_mux_temp_4_3_phi_fu_2949_p32;
        else 
            ap_phi_mux_temp_4_4_phi_fu_3781_p32 <= ap_phi_reg_pp0_iter1_temp_4_4_reg_3778;
        end if; 
    end process;


    ap_phi_mux_temp_4_5_phi_fu_4613_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_4_4_phi_fu_3781_p32, ap_phi_reg_pp0_iter1_temp_4_5_reg_4610)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_4_5_phi_fu_4613_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_5_phi_fu_4613_p32 <= ap_phi_mux_temp_4_4_phi_fu_3781_p32;
        else 
            ap_phi_mux_temp_4_5_phi_fu_4613_p32 <= ap_phi_reg_pp0_iter1_temp_4_5_reg_4610;
        end if; 
    end process;


    ap_phi_mux_temp_4_6_phi_fu_5445_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_4_5_phi_fu_4613_p32, ap_phi_reg_pp0_iter1_temp_4_6_reg_5442)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_4_6_phi_fu_5445_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_6_phi_fu_5445_p32 <= ap_phi_mux_temp_4_5_phi_fu_4613_p32;
        else 
            ap_phi_mux_temp_4_6_phi_fu_5445_p32 <= ap_phi_reg_pp0_iter1_temp_4_6_reg_5442;
        end if; 
    end process;


    ap_phi_mux_temp_4_7_phi_fu_6288_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_4_6_phi_fu_5445_p32, ap_phi_reg_pp0_iter1_temp_4_7_reg_6285)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_4_7_phi_fu_6288_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_7_phi_fu_6288_p32 <= ap_phi_mux_temp_4_6_phi_fu_5445_p32;
        else 
            ap_phi_mux_temp_4_7_phi_fu_6288_p32 <= ap_phi_reg_pp0_iter1_temp_4_7_reg_6285;
        end if; 
    end process;


    ap_phi_mux_temp_4_9_phi_fu_7957_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_4_8_reg_7122, ap_phi_reg_pp0_iter2_temp_4_9_reg_7954)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_4_9_phi_fu_7957_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_4_9_phi_fu_7957_p32 <= ap_phi_reg_pp0_iter2_temp_4_8_reg_7122;
        else 
            ap_phi_mux_temp_4_9_phi_fu_7957_p32 <= ap_phi_reg_pp0_iter2_temp_4_9_reg_7954;
        end if; 
    end process;


    ap_phi_mux_temp_5_0195_phi_fu_560_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_5_0195_reg_556, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_5_16_phi_fu_13771_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_5_0195_phi_fu_560_p6 <= ap_phi_mux_temp_5_16_phi_fu_13771_p32;
        else 
            ap_phi_mux_temp_5_0195_phi_fu_560_p6 <= temp_5_0195_reg_556;
        end if; 
    end process;


    ap_phi_mux_temp_5_10_phi_fu_8737_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_5_9_phi_fu_7905_p32, ap_phi_reg_pp0_iter2_temp_5_10_reg_8734)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_5_10_phi_fu_8737_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_10_phi_fu_8737_p32 <= ap_phi_mux_temp_5_9_phi_fu_7905_p32;
        else 
            ap_phi_mux_temp_5_10_phi_fu_8737_p32 <= ap_phi_reg_pp0_iter2_temp_5_10_reg_8734;
        end if; 
    end process;


    ap_phi_mux_temp_5_11_phi_fu_9569_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_5_10_phi_fu_8737_p32, ap_phi_reg_pp0_iter2_temp_5_11_reg_9566)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_5_11_phi_fu_9569_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_11_phi_fu_9569_p32 <= ap_phi_mux_temp_5_10_phi_fu_8737_p32;
        else 
            ap_phi_mux_temp_5_11_phi_fu_9569_p32 <= ap_phi_reg_pp0_iter2_temp_5_11_reg_9566;
        end if; 
    end process;


    ap_phi_mux_temp_5_12_phi_fu_10401_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_5_11_phi_fu_9569_p32, ap_phi_reg_pp0_iter2_temp_5_12_reg_10398)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_5_12_phi_fu_10401_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_12_phi_fu_10401_p32 <= ap_phi_mux_temp_5_11_phi_fu_9569_p32;
        else 
            ap_phi_mux_temp_5_12_phi_fu_10401_p32 <= ap_phi_reg_pp0_iter2_temp_5_12_reg_10398;
        end if; 
    end process;


    ap_phi_mux_temp_5_13_phi_fu_11233_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_5_12_phi_fu_10401_p32, ap_phi_reg_pp0_iter2_temp_5_13_reg_11230)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_5_13_phi_fu_11233_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_13_phi_fu_11233_p32 <= ap_phi_mux_temp_5_12_phi_fu_10401_p32;
        else 
            ap_phi_mux_temp_5_13_phi_fu_11233_p32 <= ap_phi_reg_pp0_iter2_temp_5_13_reg_11230;
        end if; 
    end process;


    ap_phi_mux_temp_5_14_phi_fu_12065_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_5_13_phi_fu_11233_p32, ap_phi_reg_pp0_iter2_temp_5_14_reg_12062)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_5_14_phi_fu_12065_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_14_phi_fu_12065_p32 <= ap_phi_mux_temp_5_13_phi_fu_11233_p32;
        else 
            ap_phi_mux_temp_5_14_phi_fu_12065_p32 <= ap_phi_reg_pp0_iter2_temp_5_14_reg_12062;
        end if; 
    end process;


    ap_phi_mux_temp_5_15_phi_fu_12897_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_5_14_phi_fu_12065_p32, ap_phi_reg_pp0_iter2_temp_5_15_reg_12894)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_5_15_phi_fu_12897_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_15_phi_fu_12897_p32 <= ap_phi_mux_temp_5_14_phi_fu_12065_p32;
        else 
            ap_phi_mux_temp_5_15_phi_fu_12897_p32 <= ap_phi_reg_pp0_iter2_temp_5_15_reg_12894;
        end if; 
    end process;


    ap_phi_mux_temp_5_16_phi_fu_13771_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_5_15_phi_fu_12897_p32, ap_phi_reg_pp0_iter2_temp_5_16_reg_13766)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_5_16_phi_fu_13771_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_16_phi_fu_13771_p32 <= ap_phi_mux_temp_5_15_phi_fu_12897_p32;
        else 
            ap_phi_mux_temp_5_16_phi_fu_13771_p32 <= ap_phi_reg_pp0_iter2_temp_5_16_reg_13766;
        end if; 
    end process;


    ap_phi_mux_temp_5_1_phi_fu_1233_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_5_0195_phi_fu_560_p6, ap_phi_reg_pp0_iter1_temp_5_1_reg_1230)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_5_1_phi_fu_1233_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_1_phi_fu_1233_p32 <= ap_phi_mux_temp_5_0195_phi_fu_560_p6;
        else 
            ap_phi_mux_temp_5_1_phi_fu_1233_p32 <= ap_phi_reg_pp0_iter1_temp_5_1_reg_1230;
        end if; 
    end process;


    ap_phi_mux_temp_5_2_phi_fu_2065_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_5_1_phi_fu_1233_p32, ap_phi_reg_pp0_iter1_temp_5_2_reg_2062)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_5_2_phi_fu_2065_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_2_phi_fu_2065_p32 <= ap_phi_mux_temp_5_1_phi_fu_1233_p32;
        else 
            ap_phi_mux_temp_5_2_phi_fu_2065_p32 <= ap_phi_reg_pp0_iter1_temp_5_2_reg_2062;
        end if; 
    end process;


    ap_phi_mux_temp_5_3_phi_fu_2897_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_5_2_phi_fu_2065_p32, ap_phi_reg_pp0_iter1_temp_5_3_reg_2894)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_5_3_phi_fu_2897_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_3_phi_fu_2897_p32 <= ap_phi_mux_temp_5_2_phi_fu_2065_p32;
        else 
            ap_phi_mux_temp_5_3_phi_fu_2897_p32 <= ap_phi_reg_pp0_iter1_temp_5_3_reg_2894;
        end if; 
    end process;


    ap_phi_mux_temp_5_4_phi_fu_3729_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_5_3_phi_fu_2897_p32, ap_phi_reg_pp0_iter1_temp_5_4_reg_3726)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_5_4_phi_fu_3729_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_4_phi_fu_3729_p32 <= ap_phi_mux_temp_5_3_phi_fu_2897_p32;
        else 
            ap_phi_mux_temp_5_4_phi_fu_3729_p32 <= ap_phi_reg_pp0_iter1_temp_5_4_reg_3726;
        end if; 
    end process;


    ap_phi_mux_temp_5_5_phi_fu_4561_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_5_4_phi_fu_3729_p32, ap_phi_reg_pp0_iter1_temp_5_5_reg_4558)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_5_5_phi_fu_4561_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_5_5_phi_fu_4561_p32 <= ap_phi_mux_temp_5_4_phi_fu_3729_p32;
        else 
            ap_phi_mux_temp_5_5_phi_fu_4561_p32 <= ap_phi_reg_pp0_iter1_temp_5_5_reg_4558;
        end if; 
    end process;


    ap_phi_mux_temp_5_6_phi_fu_5393_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_5_5_phi_fu_4561_p32, ap_phi_reg_pp0_iter1_temp_5_6_reg_5390)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_5_6_phi_fu_5393_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_6_phi_fu_5393_p32 <= ap_phi_mux_temp_5_5_phi_fu_4561_p32;
        else 
            ap_phi_mux_temp_5_6_phi_fu_5393_p32 <= ap_phi_reg_pp0_iter1_temp_5_6_reg_5390;
        end if; 
    end process;


    ap_phi_mux_temp_5_7_phi_fu_6235_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_5_6_phi_fu_5393_p32, ap_phi_reg_pp0_iter1_temp_5_7_reg_6232)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_5_7_phi_fu_6235_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_7_phi_fu_6235_p32 <= ap_phi_mux_temp_5_6_phi_fu_5393_p32;
        else 
            ap_phi_mux_temp_5_7_phi_fu_6235_p32 <= ap_phi_reg_pp0_iter1_temp_5_7_reg_6232;
        end if; 
    end process;


    ap_phi_mux_temp_5_9_phi_fu_7905_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_5_8_reg_7070, ap_phi_reg_pp0_iter2_temp_5_9_reg_7902)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_5_9_phi_fu_7905_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_5_9_phi_fu_7905_p32 <= ap_phi_reg_pp0_iter2_temp_5_8_reg_7070;
        else 
            ap_phi_mux_temp_5_9_phi_fu_7905_p32 <= ap_phi_reg_pp0_iter2_temp_5_9_reg_7902;
        end if; 
    end process;


    ap_phi_mux_temp_6_0194_phi_fu_574_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_6_0194_reg_570, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_6_16_phi_fu_13715_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_6_0194_phi_fu_574_p6 <= ap_phi_mux_temp_6_16_phi_fu_13715_p32;
        else 
            ap_phi_mux_temp_6_0194_phi_fu_574_p6 <= temp_6_0194_reg_570;
        end if; 
    end process;


    ap_phi_mux_temp_6_10_phi_fu_8685_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_6_9_phi_fu_7853_p32, ap_phi_reg_pp0_iter2_temp_6_10_reg_8682)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_6_10_phi_fu_8685_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_10_phi_fu_8685_p32 <= ap_phi_mux_temp_6_9_phi_fu_7853_p32;
        else 
            ap_phi_mux_temp_6_10_phi_fu_8685_p32 <= ap_phi_reg_pp0_iter2_temp_6_10_reg_8682;
        end if; 
    end process;


    ap_phi_mux_temp_6_11_phi_fu_9517_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_6_10_phi_fu_8685_p32, ap_phi_reg_pp0_iter2_temp_6_11_reg_9514)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_6_11_phi_fu_9517_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_11_phi_fu_9517_p32 <= ap_phi_mux_temp_6_10_phi_fu_8685_p32;
        else 
            ap_phi_mux_temp_6_11_phi_fu_9517_p32 <= ap_phi_reg_pp0_iter2_temp_6_11_reg_9514;
        end if; 
    end process;


    ap_phi_mux_temp_6_12_phi_fu_10349_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_6_11_phi_fu_9517_p32, ap_phi_reg_pp0_iter2_temp_6_12_reg_10346)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_6_12_phi_fu_10349_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_12_phi_fu_10349_p32 <= ap_phi_mux_temp_6_11_phi_fu_9517_p32;
        else 
            ap_phi_mux_temp_6_12_phi_fu_10349_p32 <= ap_phi_reg_pp0_iter2_temp_6_12_reg_10346;
        end if; 
    end process;


    ap_phi_mux_temp_6_13_phi_fu_11181_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_6_12_phi_fu_10349_p32, ap_phi_reg_pp0_iter2_temp_6_13_reg_11178)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_6_13_phi_fu_11181_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_13_phi_fu_11181_p32 <= ap_phi_mux_temp_6_12_phi_fu_10349_p32;
        else 
            ap_phi_mux_temp_6_13_phi_fu_11181_p32 <= ap_phi_reg_pp0_iter2_temp_6_13_reg_11178;
        end if; 
    end process;


    ap_phi_mux_temp_6_14_phi_fu_12013_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_6_13_phi_fu_11181_p32, ap_phi_reg_pp0_iter2_temp_6_14_reg_12010)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_6_14_phi_fu_12013_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_14_phi_fu_12013_p32 <= ap_phi_mux_temp_6_13_phi_fu_11181_p32;
        else 
            ap_phi_mux_temp_6_14_phi_fu_12013_p32 <= ap_phi_reg_pp0_iter2_temp_6_14_reg_12010;
        end if; 
    end process;


    ap_phi_mux_temp_6_15_phi_fu_12845_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_6_14_phi_fu_12013_p32, ap_phi_reg_pp0_iter2_temp_6_15_reg_12842)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_6_15_phi_fu_12845_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_15_phi_fu_12845_p32 <= ap_phi_mux_temp_6_14_phi_fu_12013_p32;
        else 
            ap_phi_mux_temp_6_15_phi_fu_12845_p32 <= ap_phi_reg_pp0_iter2_temp_6_15_reg_12842;
        end if; 
    end process;


    ap_phi_mux_temp_6_16_phi_fu_13715_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_6_15_phi_fu_12845_p32, ap_phi_reg_pp0_iter2_temp_6_16_reg_13710)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_6_16_phi_fu_13715_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_16_phi_fu_13715_p32 <= ap_phi_mux_temp_6_15_phi_fu_12845_p32;
        else 
            ap_phi_mux_temp_6_16_phi_fu_13715_p32 <= ap_phi_reg_pp0_iter2_temp_6_16_reg_13710;
        end if; 
    end process;


    ap_phi_mux_temp_6_1_phi_fu_1181_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_6_0194_phi_fu_574_p6, ap_phi_reg_pp0_iter1_temp_6_1_reg_1178)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_6_1_phi_fu_1181_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_1_phi_fu_1181_p32 <= ap_phi_mux_temp_6_0194_phi_fu_574_p6;
        else 
            ap_phi_mux_temp_6_1_phi_fu_1181_p32 <= ap_phi_reg_pp0_iter1_temp_6_1_reg_1178;
        end if; 
    end process;


    ap_phi_mux_temp_6_2_phi_fu_2013_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_6_1_phi_fu_1181_p32, ap_phi_reg_pp0_iter1_temp_6_2_reg_2010)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_6_2_phi_fu_2013_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_2_phi_fu_2013_p32 <= ap_phi_mux_temp_6_1_phi_fu_1181_p32;
        else 
            ap_phi_mux_temp_6_2_phi_fu_2013_p32 <= ap_phi_reg_pp0_iter1_temp_6_2_reg_2010;
        end if; 
    end process;


    ap_phi_mux_temp_6_3_phi_fu_2845_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_6_2_phi_fu_2013_p32, ap_phi_reg_pp0_iter1_temp_6_3_reg_2842)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_6_3_phi_fu_2845_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_3_phi_fu_2845_p32 <= ap_phi_mux_temp_6_2_phi_fu_2013_p32;
        else 
            ap_phi_mux_temp_6_3_phi_fu_2845_p32 <= ap_phi_reg_pp0_iter1_temp_6_3_reg_2842;
        end if; 
    end process;


    ap_phi_mux_temp_6_4_phi_fu_3677_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_6_3_phi_fu_2845_p32, ap_phi_reg_pp0_iter1_temp_6_4_reg_3674)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_6_4_phi_fu_3677_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_4_phi_fu_3677_p32 <= ap_phi_mux_temp_6_3_phi_fu_2845_p32;
        else 
            ap_phi_mux_temp_6_4_phi_fu_3677_p32 <= ap_phi_reg_pp0_iter1_temp_6_4_reg_3674;
        end if; 
    end process;


    ap_phi_mux_temp_6_5_phi_fu_4509_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_6_4_phi_fu_3677_p32, ap_phi_reg_pp0_iter1_temp_6_5_reg_4506)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_6_5_phi_fu_4509_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_5_phi_fu_4509_p32 <= ap_phi_mux_temp_6_4_phi_fu_3677_p32;
        else 
            ap_phi_mux_temp_6_5_phi_fu_4509_p32 <= ap_phi_reg_pp0_iter1_temp_6_5_reg_4506;
        end if; 
    end process;


    ap_phi_mux_temp_6_6_phi_fu_5341_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_6_5_phi_fu_4509_p32, ap_phi_reg_pp0_iter1_temp_6_6_reg_5338)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_6_6_phi_fu_5341_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_6_6_phi_fu_5341_p32 <= ap_phi_mux_temp_6_5_phi_fu_4509_p32;
        else 
            ap_phi_mux_temp_6_6_phi_fu_5341_p32 <= ap_phi_reg_pp0_iter1_temp_6_6_reg_5338;
        end if; 
    end process;


    ap_phi_mux_temp_6_7_phi_fu_6182_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_6_6_phi_fu_5341_p32, ap_phi_reg_pp0_iter1_temp_6_7_reg_6179)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_6_7_phi_fu_6182_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_7_phi_fu_6182_p32 <= ap_phi_mux_temp_6_6_phi_fu_5341_p32;
        else 
            ap_phi_mux_temp_6_7_phi_fu_6182_p32 <= ap_phi_reg_pp0_iter1_temp_6_7_reg_6179;
        end if; 
    end process;


    ap_phi_mux_temp_6_9_phi_fu_7853_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_6_8_reg_7018, ap_phi_reg_pp0_iter2_temp_6_9_reg_7850)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_6_9_phi_fu_7853_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_6_9_phi_fu_7853_p32 <= ap_phi_reg_pp0_iter2_temp_6_8_reg_7018;
        else 
            ap_phi_mux_temp_6_9_phi_fu_7853_p32 <= ap_phi_reg_pp0_iter2_temp_6_9_reg_7850;
        end if; 
    end process;


    ap_phi_mux_temp_7_0193_phi_fu_588_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_7_0193_reg_584, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_7_16_phi_fu_13659_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_7_0193_phi_fu_588_p6 <= ap_phi_mux_temp_7_16_phi_fu_13659_p32;
        else 
            ap_phi_mux_temp_7_0193_phi_fu_588_p6 <= temp_7_0193_reg_584;
        end if; 
    end process;


    ap_phi_mux_temp_7_10_phi_fu_8633_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_7_9_phi_fu_7801_p32, ap_phi_reg_pp0_iter2_temp_7_10_reg_8630)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_7_10_phi_fu_8633_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_10_phi_fu_8633_p32 <= ap_phi_mux_temp_7_9_phi_fu_7801_p32;
        else 
            ap_phi_mux_temp_7_10_phi_fu_8633_p32 <= ap_phi_reg_pp0_iter2_temp_7_10_reg_8630;
        end if; 
    end process;


    ap_phi_mux_temp_7_11_phi_fu_9465_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_7_10_phi_fu_8633_p32, ap_phi_reg_pp0_iter2_temp_7_11_reg_9462)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_7_11_phi_fu_9465_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_11_phi_fu_9465_p32 <= ap_phi_mux_temp_7_10_phi_fu_8633_p32;
        else 
            ap_phi_mux_temp_7_11_phi_fu_9465_p32 <= ap_phi_reg_pp0_iter2_temp_7_11_reg_9462;
        end if; 
    end process;


    ap_phi_mux_temp_7_12_phi_fu_10297_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_7_11_phi_fu_9465_p32, ap_phi_reg_pp0_iter2_temp_7_12_reg_10294)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_7_12_phi_fu_10297_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_12_phi_fu_10297_p32 <= ap_phi_mux_temp_7_11_phi_fu_9465_p32;
        else 
            ap_phi_mux_temp_7_12_phi_fu_10297_p32 <= ap_phi_reg_pp0_iter2_temp_7_12_reg_10294;
        end if; 
    end process;


    ap_phi_mux_temp_7_13_phi_fu_11129_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_7_12_phi_fu_10297_p32, ap_phi_reg_pp0_iter2_temp_7_13_reg_11126)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_7_13_phi_fu_11129_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_13_phi_fu_11129_p32 <= ap_phi_mux_temp_7_12_phi_fu_10297_p32;
        else 
            ap_phi_mux_temp_7_13_phi_fu_11129_p32 <= ap_phi_reg_pp0_iter2_temp_7_13_reg_11126;
        end if; 
    end process;


    ap_phi_mux_temp_7_14_phi_fu_11961_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_7_13_phi_fu_11129_p32, ap_phi_reg_pp0_iter2_temp_7_14_reg_11958)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_7_14_phi_fu_11961_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_14_phi_fu_11961_p32 <= ap_phi_mux_temp_7_13_phi_fu_11129_p32;
        else 
            ap_phi_mux_temp_7_14_phi_fu_11961_p32 <= ap_phi_reg_pp0_iter2_temp_7_14_reg_11958;
        end if; 
    end process;


    ap_phi_mux_temp_7_15_phi_fu_12793_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_7_14_phi_fu_11961_p32, ap_phi_reg_pp0_iter2_temp_7_15_reg_12790)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_7_15_phi_fu_12793_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_15_phi_fu_12793_p32 <= ap_phi_mux_temp_7_14_phi_fu_11961_p32;
        else 
            ap_phi_mux_temp_7_15_phi_fu_12793_p32 <= ap_phi_reg_pp0_iter2_temp_7_15_reg_12790;
        end if; 
    end process;


    ap_phi_mux_temp_7_16_phi_fu_13659_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_7_15_phi_fu_12793_p32, ap_phi_reg_pp0_iter2_temp_7_16_reg_13654)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_7_16_phi_fu_13659_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_16_phi_fu_13659_p32 <= ap_phi_mux_temp_7_15_phi_fu_12793_p32;
        else 
            ap_phi_mux_temp_7_16_phi_fu_13659_p32 <= ap_phi_reg_pp0_iter2_temp_7_16_reg_13654;
        end if; 
    end process;


    ap_phi_mux_temp_7_1_phi_fu_1129_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_7_0193_phi_fu_588_p6, ap_phi_reg_pp0_iter1_temp_7_1_reg_1126)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_7_1_phi_fu_1129_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_1_phi_fu_1129_p32 <= ap_phi_mux_temp_7_0193_phi_fu_588_p6;
        else 
            ap_phi_mux_temp_7_1_phi_fu_1129_p32 <= ap_phi_reg_pp0_iter1_temp_7_1_reg_1126;
        end if; 
    end process;


    ap_phi_mux_temp_7_2_phi_fu_1961_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_7_1_phi_fu_1129_p32, ap_phi_reg_pp0_iter1_temp_7_2_reg_1958)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_7_2_phi_fu_1961_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_2_phi_fu_1961_p32 <= ap_phi_mux_temp_7_1_phi_fu_1129_p32;
        else 
            ap_phi_mux_temp_7_2_phi_fu_1961_p32 <= ap_phi_reg_pp0_iter1_temp_7_2_reg_1958;
        end if; 
    end process;


    ap_phi_mux_temp_7_3_phi_fu_2793_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_7_2_phi_fu_1961_p32, ap_phi_reg_pp0_iter1_temp_7_3_reg_2790)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_7_3_phi_fu_2793_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_3_phi_fu_2793_p32 <= ap_phi_mux_temp_7_2_phi_fu_1961_p32;
        else 
            ap_phi_mux_temp_7_3_phi_fu_2793_p32 <= ap_phi_reg_pp0_iter1_temp_7_3_reg_2790;
        end if; 
    end process;


    ap_phi_mux_temp_7_4_phi_fu_3625_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_7_3_phi_fu_2793_p32, ap_phi_reg_pp0_iter1_temp_7_4_reg_3622)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_7_4_phi_fu_3625_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_4_phi_fu_3625_p32 <= ap_phi_mux_temp_7_3_phi_fu_2793_p32;
        else 
            ap_phi_mux_temp_7_4_phi_fu_3625_p32 <= ap_phi_reg_pp0_iter1_temp_7_4_reg_3622;
        end if; 
    end process;


    ap_phi_mux_temp_7_5_phi_fu_4457_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_7_4_phi_fu_3625_p32, ap_phi_reg_pp0_iter1_temp_7_5_reg_4454)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_7_5_phi_fu_4457_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_5_phi_fu_4457_p32 <= ap_phi_mux_temp_7_4_phi_fu_3625_p32;
        else 
            ap_phi_mux_temp_7_5_phi_fu_4457_p32 <= ap_phi_reg_pp0_iter1_temp_7_5_reg_4454;
        end if; 
    end process;


    ap_phi_mux_temp_7_6_phi_fu_5289_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_7_5_phi_fu_4457_p32, ap_phi_reg_pp0_iter1_temp_7_6_reg_5286)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_7_6_phi_fu_5289_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_6_phi_fu_5289_p32 <= ap_phi_mux_temp_7_5_phi_fu_4457_p32;
        else 
            ap_phi_mux_temp_7_6_phi_fu_5289_p32 <= ap_phi_reg_pp0_iter1_temp_7_6_reg_5286;
        end if; 
    end process;


    ap_phi_mux_temp_7_7_phi_fu_6129_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_7_6_phi_fu_5289_p32, ap_phi_reg_pp0_iter1_temp_7_7_reg_6126)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_7_7_phi_fu_6129_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0))) then 
            ap_phi_mux_temp_7_7_phi_fu_6129_p32 <= ap_phi_mux_temp_7_6_phi_fu_5289_p32;
        else 
            ap_phi_mux_temp_7_7_phi_fu_6129_p32 <= ap_phi_reg_pp0_iter1_temp_7_7_reg_6126;
        end if; 
    end process;


    ap_phi_mux_temp_7_9_phi_fu_7801_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_7_8_reg_6966, ap_phi_reg_pp0_iter2_temp_7_9_reg_7798)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_7_9_phi_fu_7801_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_7_9_phi_fu_7801_p32 <= ap_phi_reg_pp0_iter2_temp_7_8_reg_6966;
        else 
            ap_phi_mux_temp_7_9_phi_fu_7801_p32 <= ap_phi_reg_pp0_iter2_temp_7_9_reg_7798;
        end if; 
    end process;


    ap_phi_mux_temp_8_0192_phi_fu_602_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_8_0192_reg_598, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_8_16_phi_fu_13603_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_8_0192_phi_fu_602_p6 <= ap_phi_mux_temp_8_16_phi_fu_13603_p32;
        else 
            ap_phi_mux_temp_8_0192_phi_fu_602_p6 <= temp_8_0192_reg_598;
        end if; 
    end process;


    ap_phi_mux_temp_8_10_phi_fu_8581_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_8_9_phi_fu_7749_p32, ap_phi_reg_pp0_iter2_temp_8_10_reg_8578)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_8_10_phi_fu_8581_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_10_phi_fu_8581_p32 <= ap_phi_mux_temp_8_9_phi_fu_7749_p32;
        else 
            ap_phi_mux_temp_8_10_phi_fu_8581_p32 <= ap_phi_reg_pp0_iter2_temp_8_10_reg_8578;
        end if; 
    end process;


    ap_phi_mux_temp_8_11_phi_fu_9413_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_8_10_phi_fu_8581_p32, ap_phi_reg_pp0_iter2_temp_8_11_reg_9410)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_8_11_phi_fu_9413_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_11_phi_fu_9413_p32 <= ap_phi_mux_temp_8_10_phi_fu_8581_p32;
        else 
            ap_phi_mux_temp_8_11_phi_fu_9413_p32 <= ap_phi_reg_pp0_iter2_temp_8_11_reg_9410;
        end if; 
    end process;


    ap_phi_mux_temp_8_12_phi_fu_10245_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_8_11_phi_fu_9413_p32, ap_phi_reg_pp0_iter2_temp_8_12_reg_10242)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_8_12_phi_fu_10245_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_12_phi_fu_10245_p32 <= ap_phi_mux_temp_8_11_phi_fu_9413_p32;
        else 
            ap_phi_mux_temp_8_12_phi_fu_10245_p32 <= ap_phi_reg_pp0_iter2_temp_8_12_reg_10242;
        end if; 
    end process;


    ap_phi_mux_temp_8_13_phi_fu_11077_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_8_12_phi_fu_10245_p32, ap_phi_reg_pp0_iter2_temp_8_13_reg_11074)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_8_13_phi_fu_11077_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_13_phi_fu_11077_p32 <= ap_phi_mux_temp_8_12_phi_fu_10245_p32;
        else 
            ap_phi_mux_temp_8_13_phi_fu_11077_p32 <= ap_phi_reg_pp0_iter2_temp_8_13_reg_11074;
        end if; 
    end process;


    ap_phi_mux_temp_8_14_phi_fu_11909_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_8_13_phi_fu_11077_p32, ap_phi_reg_pp0_iter2_temp_8_14_reg_11906)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_8_14_phi_fu_11909_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_14_phi_fu_11909_p32 <= ap_phi_mux_temp_8_13_phi_fu_11077_p32;
        else 
            ap_phi_mux_temp_8_14_phi_fu_11909_p32 <= ap_phi_reg_pp0_iter2_temp_8_14_reg_11906;
        end if; 
    end process;


    ap_phi_mux_temp_8_15_phi_fu_12741_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_8_14_phi_fu_11909_p32, ap_phi_reg_pp0_iter2_temp_8_15_reg_12738)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_8_15_phi_fu_12741_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_15_phi_fu_12741_p32 <= ap_phi_mux_temp_8_14_phi_fu_11909_p32;
        else 
            ap_phi_mux_temp_8_15_phi_fu_12741_p32 <= ap_phi_reg_pp0_iter2_temp_8_15_reg_12738;
        end if; 
    end process;


    ap_phi_mux_temp_8_16_phi_fu_13603_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_8_15_phi_fu_12741_p32, ap_phi_reg_pp0_iter2_temp_8_16_reg_13598)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_8_16_phi_fu_13603_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_16_phi_fu_13603_p32 <= ap_phi_mux_temp_8_15_phi_fu_12741_p32;
        else 
            ap_phi_mux_temp_8_16_phi_fu_13603_p32 <= ap_phi_reg_pp0_iter2_temp_8_16_reg_13598;
        end if; 
    end process;


    ap_phi_mux_temp_8_1_phi_fu_1077_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_8_0192_phi_fu_602_p6, ap_phi_reg_pp0_iter1_temp_8_1_reg_1074)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_8_1_phi_fu_1077_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_1_phi_fu_1077_p32 <= ap_phi_mux_temp_8_0192_phi_fu_602_p6;
        else 
            ap_phi_mux_temp_8_1_phi_fu_1077_p32 <= ap_phi_reg_pp0_iter1_temp_8_1_reg_1074;
        end if; 
    end process;


    ap_phi_mux_temp_8_2_phi_fu_1909_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_8_1_phi_fu_1077_p32, ap_phi_reg_pp0_iter1_temp_8_2_reg_1906)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_8_2_phi_fu_1909_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_2_phi_fu_1909_p32 <= ap_phi_mux_temp_8_1_phi_fu_1077_p32;
        else 
            ap_phi_mux_temp_8_2_phi_fu_1909_p32 <= ap_phi_reg_pp0_iter1_temp_8_2_reg_1906;
        end if; 
    end process;


    ap_phi_mux_temp_8_3_phi_fu_2741_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_8_2_phi_fu_1909_p32, ap_phi_reg_pp0_iter1_temp_8_3_reg_2738)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_8_3_phi_fu_2741_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_3_phi_fu_2741_p32 <= ap_phi_mux_temp_8_2_phi_fu_1909_p32;
        else 
            ap_phi_mux_temp_8_3_phi_fu_2741_p32 <= ap_phi_reg_pp0_iter1_temp_8_3_reg_2738;
        end if; 
    end process;


    ap_phi_mux_temp_8_4_phi_fu_3573_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_8_3_phi_fu_2741_p32, ap_phi_reg_pp0_iter1_temp_8_4_reg_3570)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_8_4_phi_fu_3573_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_4_phi_fu_3573_p32 <= ap_phi_mux_temp_8_3_phi_fu_2741_p32;
        else 
            ap_phi_mux_temp_8_4_phi_fu_3573_p32 <= ap_phi_reg_pp0_iter1_temp_8_4_reg_3570;
        end if; 
    end process;


    ap_phi_mux_temp_8_5_phi_fu_4405_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_8_4_phi_fu_3573_p32, ap_phi_reg_pp0_iter1_temp_8_5_reg_4402)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_8_5_phi_fu_4405_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_5_phi_fu_4405_p32 <= ap_phi_mux_temp_8_4_phi_fu_3573_p32;
        else 
            ap_phi_mux_temp_8_5_phi_fu_4405_p32 <= ap_phi_reg_pp0_iter1_temp_8_5_reg_4402;
        end if; 
    end process;


    ap_phi_mux_temp_8_6_phi_fu_5237_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_8_5_phi_fu_4405_p32, ap_phi_reg_pp0_iter1_temp_8_6_reg_5234)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_8_6_phi_fu_5237_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_6_phi_fu_5237_p32 <= ap_phi_mux_temp_8_5_phi_fu_4405_p32;
        else 
            ap_phi_mux_temp_8_6_phi_fu_5237_p32 <= ap_phi_reg_pp0_iter1_temp_8_6_reg_5234;
        end if; 
    end process;


    ap_phi_mux_temp_8_7_phi_fu_6076_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_8_6_phi_fu_5237_p32, ap_phi_reg_pp0_iter1_temp_8_7_reg_6073)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_8_7_phi_fu_6076_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_7_phi_fu_6076_p32 <= ap_phi_mux_temp_8_6_phi_fu_5237_p32;
        else 
            ap_phi_mux_temp_8_7_phi_fu_6076_p32 <= ap_phi_reg_pp0_iter1_temp_8_7_reg_6073;
        end if; 
    end process;


    ap_phi_mux_temp_8_9_phi_fu_7749_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_8_8_reg_6914, ap_phi_reg_pp0_iter2_temp_8_9_reg_7746)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_8_9_phi_fu_7749_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_9) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_8_9_phi_fu_7749_p32 <= ap_phi_reg_pp0_iter2_temp_8_8_reg_6914;
        else 
            ap_phi_mux_temp_8_9_phi_fu_7749_p32 <= ap_phi_reg_pp0_iter2_temp_8_9_reg_7746;
        end if; 
    end process;


    ap_phi_mux_temp_9_0191_phi_fu_616_p6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, temp_9_0191_reg_612, icmp_ln113_reg_14297_pp0_iter1_reg, ap_phi_mux_temp_9_16_phi_fu_13547_p32)
    begin
        if (((icmp_ln113_reg_14297_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_temp_9_0191_phi_fu_616_p6 <= ap_phi_mux_temp_9_16_phi_fu_13547_p32;
        else 
            ap_phi_mux_temp_9_0191_phi_fu_616_p6 <= temp_9_0191_reg_612;
        end if; 
    end process;


    ap_phi_mux_temp_9_10_phi_fu_8529_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_24_reg_14349, ap_phi_mux_temp_9_9_phi_fu_7697_p32, ap_phi_reg_pp0_iter2_temp_9_10_reg_8526)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_9_10_phi_fu_8529_p32 <= temp_0_24_reg_14349;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_10_phi_fu_8529_p32 <= ap_phi_mux_temp_9_9_phi_fu_7697_p32;
        else 
            ap_phi_mux_temp_9_10_phi_fu_8529_p32 <= ap_phi_reg_pp0_iter2_temp_9_10_reg_8526;
        end if; 
    end process;


    ap_phi_mux_temp_9_11_phi_fu_9361_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_25_reg_14369, ap_phi_mux_temp_9_10_phi_fu_8529_p32, ap_phi_reg_pp0_iter2_temp_9_11_reg_9358)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_9_11_phi_fu_9361_p32 <= temp_0_25_reg_14369;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_11_phi_fu_9361_p32 <= ap_phi_mux_temp_9_10_phi_fu_8529_p32;
        else 
            ap_phi_mux_temp_9_11_phi_fu_9361_p32 <= ap_phi_reg_pp0_iter2_temp_9_11_reg_9358;
        end if; 
    end process;


    ap_phi_mux_temp_9_12_phi_fu_10193_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_26_reg_14389, ap_phi_mux_temp_9_11_phi_fu_9361_p32, ap_phi_reg_pp0_iter2_temp_9_12_reg_10190)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_9_12_phi_fu_10193_p32 <= temp_0_26_reg_14389;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_12_phi_fu_10193_p32 <= ap_phi_mux_temp_9_11_phi_fu_9361_p32;
        else 
            ap_phi_mux_temp_9_12_phi_fu_10193_p32 <= ap_phi_reg_pp0_iter2_temp_9_12_reg_10190;
        end if; 
    end process;


    ap_phi_mux_temp_9_13_phi_fu_11025_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_27_reg_14409, ap_phi_mux_temp_9_12_phi_fu_10193_p32, ap_phi_reg_pp0_iter2_temp_9_13_reg_11022)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_9_13_phi_fu_11025_p32 <= temp_0_27_reg_14409;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_13_phi_fu_11025_p32 <= ap_phi_mux_temp_9_12_phi_fu_10193_p32;
        else 
            ap_phi_mux_temp_9_13_phi_fu_11025_p32 <= ap_phi_reg_pp0_iter2_temp_9_13_reg_11022;
        end if; 
    end process;


    ap_phi_mux_temp_9_14_phi_fu_11857_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_28_reg_14429, ap_phi_mux_temp_9_13_phi_fu_11025_p32, ap_phi_reg_pp0_iter2_temp_9_14_reg_11854)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_9_14_phi_fu_11857_p32 <= temp_0_28_reg_14429;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_14_phi_fu_11857_p32 <= ap_phi_mux_temp_9_13_phi_fu_11025_p32;
        else 
            ap_phi_mux_temp_9_14_phi_fu_11857_p32 <= ap_phi_reg_pp0_iter2_temp_9_14_reg_11854;
        end if; 
    end process;


    ap_phi_mux_temp_9_15_phi_fu_12689_p32_assign_proc : process(trunc_ln_reg_14301, temp_0_29_reg_14449, ap_phi_mux_temp_9_14_phi_fu_11857_p32, ap_phi_reg_pp0_iter2_temp_9_15_reg_12686)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_9_15_phi_fu_12689_p32 <= temp_0_29_reg_14449;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_A) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_15_phi_fu_12689_p32 <= ap_phi_mux_temp_9_14_phi_fu_11857_p32;
        else 
            ap_phi_mux_temp_9_15_phi_fu_12689_p32 <= ap_phi_reg_pp0_iter2_temp_9_15_reg_12686;
        end if; 
    end process;


    ap_phi_mux_temp_9_16_phi_fu_13547_p32_assign_proc : process(p_inData_15_dout, trunc_ln_reg_14301, ap_phi_mux_temp_9_15_phi_fu_12689_p32, ap_phi_reg_pp0_iter2_temp_9_16_reg_13542)
    begin
        if ((trunc_ln_reg_14301 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_9_16_phi_fu_13547_p32 <= p_inData_15_dout;
        elsif (((trunc_ln_reg_14301 = ap_const_lv4_2) or (trunc_ln_reg_14301 = ap_const_lv4_3) or (trunc_ln_reg_14301 = ap_const_lv4_4) or (trunc_ln_reg_14301 = ap_const_lv4_5) or (trunc_ln_reg_14301 = ap_const_lv4_6) or (trunc_ln_reg_14301 = ap_const_lv4_7) or (trunc_ln_reg_14301 = ap_const_lv4_8) or (trunc_ln_reg_14301 = ap_const_lv4_9) or (trunc_ln_reg_14301 = ap_const_lv4_B) or (trunc_ln_reg_14301 = ap_const_lv4_C) or (trunc_ln_reg_14301 = ap_const_lv4_D) or (trunc_ln_reg_14301 = ap_const_lv4_E) or (trunc_ln_reg_14301 = ap_const_lv4_F) or (trunc_ln_reg_14301 = ap_const_lv4_0) or (trunc_ln_reg_14301 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_16_phi_fu_13547_p32 <= ap_phi_mux_temp_9_15_phi_fu_12689_p32;
        else 
            ap_phi_mux_temp_9_16_phi_fu_13547_p32 <= ap_phi_reg_pp0_iter2_temp_9_16_reg_13542;
        end if; 
    end process;


    ap_phi_mux_temp_9_1_phi_fu_1025_p32_assign_proc : process(temp_0_reg_14152, trunc_ln_fu_14114_p4, ap_phi_mux_temp_9_0191_phi_fu_616_p6, ap_phi_reg_pp0_iter1_temp_9_1_reg_1022)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_9_1_phi_fu_1025_p32 <= temp_0_reg_14152;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_1_phi_fu_1025_p32 <= ap_phi_mux_temp_9_0191_phi_fu_616_p6;
        else 
            ap_phi_mux_temp_9_1_phi_fu_1025_p32 <= ap_phi_reg_pp0_iter1_temp_9_1_reg_1022;
        end if; 
    end process;


    ap_phi_mux_temp_9_2_phi_fu_1857_p32_assign_proc : process(temp_0_16_reg_14177, trunc_ln_fu_14114_p4, ap_phi_mux_temp_9_1_phi_fu_1025_p32, ap_phi_reg_pp0_iter1_temp_9_2_reg_1854)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_9_2_phi_fu_1857_p32 <= temp_0_16_reg_14177;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_2_phi_fu_1857_p32 <= ap_phi_mux_temp_9_1_phi_fu_1025_p32;
        else 
            ap_phi_mux_temp_9_2_phi_fu_1857_p32 <= ap_phi_reg_pp0_iter1_temp_9_2_reg_1854;
        end if; 
    end process;


    ap_phi_mux_temp_9_3_phi_fu_2689_p32_assign_proc : process(temp_0_17_reg_14197, trunc_ln_fu_14114_p4, ap_phi_mux_temp_9_2_phi_fu_1857_p32, ap_phi_reg_pp0_iter1_temp_9_3_reg_2686)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_9_3_phi_fu_2689_p32 <= temp_0_17_reg_14197;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_3_phi_fu_2689_p32 <= ap_phi_mux_temp_9_2_phi_fu_1857_p32;
        else 
            ap_phi_mux_temp_9_3_phi_fu_2689_p32 <= ap_phi_reg_pp0_iter1_temp_9_3_reg_2686;
        end if; 
    end process;


    ap_phi_mux_temp_9_4_phi_fu_3521_p32_assign_proc : process(temp_0_18_reg_14217, trunc_ln_fu_14114_p4, ap_phi_mux_temp_9_3_phi_fu_2689_p32, ap_phi_reg_pp0_iter1_temp_9_4_reg_3518)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_9_4_phi_fu_3521_p32 <= temp_0_18_reg_14217;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_4_phi_fu_3521_p32 <= ap_phi_mux_temp_9_3_phi_fu_2689_p32;
        else 
            ap_phi_mux_temp_9_4_phi_fu_3521_p32 <= ap_phi_reg_pp0_iter1_temp_9_4_reg_3518;
        end if; 
    end process;


    ap_phi_mux_temp_9_5_phi_fu_4353_p32_assign_proc : process(temp_0_19_reg_14237, trunc_ln_fu_14114_p4, ap_phi_mux_temp_9_4_phi_fu_3521_p32, ap_phi_reg_pp0_iter1_temp_9_5_reg_4350)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_9_5_phi_fu_4353_p32 <= temp_0_19_reg_14237;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_5_phi_fu_4353_p32 <= ap_phi_mux_temp_9_4_phi_fu_3521_p32;
        else 
            ap_phi_mux_temp_9_5_phi_fu_4353_p32 <= ap_phi_reg_pp0_iter1_temp_9_5_reg_4350;
        end if; 
    end process;


    ap_phi_mux_temp_9_6_phi_fu_5185_p32_assign_proc : process(temp_0_20_reg_14257, trunc_ln_fu_14114_p4, ap_phi_mux_temp_9_5_phi_fu_4353_p32, ap_phi_reg_pp0_iter1_temp_9_6_reg_5182)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_9_6_phi_fu_5185_p32 <= temp_0_20_reg_14257;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_3) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_6_phi_fu_5185_p32 <= ap_phi_mux_temp_9_5_phi_fu_4353_p32;
        else 
            ap_phi_mux_temp_9_6_phi_fu_5185_p32 <= ap_phi_reg_pp0_iter1_temp_9_6_reg_5182;
        end if; 
    end process;


    ap_phi_mux_temp_9_7_phi_fu_6023_p32_assign_proc : process(temp_0_21_reg_14277, trunc_ln_fu_14114_p4, ap_phi_mux_temp_9_6_phi_fu_5185_p32, ap_phi_reg_pp0_iter1_temp_9_7_reg_6020)
    begin
        if ((trunc_ln_fu_14114_p4 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_9_7_phi_fu_6023_p32 <= temp_0_21_reg_14277;
        elsif (((trunc_ln_fu_14114_p4 = ap_const_lv4_2) or (trunc_ln_fu_14114_p4 = ap_const_lv4_4) or (trunc_ln_fu_14114_p4 = ap_const_lv4_5) or (trunc_ln_fu_14114_p4 = ap_const_lv4_6) or (trunc_ln_fu_14114_p4 = ap_const_lv4_7) or (trunc_ln_fu_14114_p4 = ap_const_lv4_8) or (trunc_ln_fu_14114_p4 = ap_const_lv4_9) or (trunc_ln_fu_14114_p4 = ap_const_lv4_A) or (trunc_ln_fu_14114_p4 = ap_const_lv4_B) or (trunc_ln_fu_14114_p4 = ap_const_lv4_C) or (trunc_ln_fu_14114_p4 = ap_const_lv4_D) or (trunc_ln_fu_14114_p4 = ap_const_lv4_E) or (trunc_ln_fu_14114_p4 = ap_const_lv4_F) or (trunc_ln_fu_14114_p4 = ap_const_lv4_0) or (trunc_ln_fu_14114_p4 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_7_phi_fu_6023_p32 <= ap_phi_mux_temp_9_6_phi_fu_5185_p32;
        else 
            ap_phi_mux_temp_9_7_phi_fu_6023_p32 <= ap_phi_reg_pp0_iter1_temp_9_7_reg_6020;
        end if; 
    end process;


    ap_phi_mux_temp_9_9_phi_fu_7697_p32_assign_proc : process(temp_0_23_reg_14325, xor_ln203_reg_14345, ap_phi_reg_pp0_iter2_temp_9_8_reg_6862, ap_phi_reg_pp0_iter2_temp_9_9_reg_7694)
    begin
        if ((xor_ln203_reg_14345 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_9_9_phi_fu_7697_p32 <= temp_0_23_reg_14325;
        elsif (((xor_ln203_reg_14345 = ap_const_lv4_2) or (xor_ln203_reg_14345 = ap_const_lv4_3) or (xor_ln203_reg_14345 = ap_const_lv4_4) or (xor_ln203_reg_14345 = ap_const_lv4_5) or (xor_ln203_reg_14345 = ap_const_lv4_6) or (xor_ln203_reg_14345 = ap_const_lv4_7) or (xor_ln203_reg_14345 = ap_const_lv4_8) or (xor_ln203_reg_14345 = ap_const_lv4_A) or (xor_ln203_reg_14345 = ap_const_lv4_B) or (xor_ln203_reg_14345 = ap_const_lv4_C) or (xor_ln203_reg_14345 = ap_const_lv4_D) or (xor_ln203_reg_14345 = ap_const_lv4_E) or (xor_ln203_reg_14345 = ap_const_lv4_F) or (xor_ln203_reg_14345 = ap_const_lv4_0) or (xor_ln203_reg_14345 = ap_const_lv4_1))) then 
            ap_phi_mux_temp_9_9_phi_fu_7697_p32 <= ap_phi_reg_pp0_iter2_temp_9_8_reg_6862;
        else 
            ap_phi_mux_temp_9_9_phi_fu_7697_p32 <= ap_phi_reg_pp0_iter2_temp_9_9_reg_7694;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_temp_0_8_reg_7330 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_10_8_reg_6810 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_11_8_reg_6758 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_12_8_reg_6706 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_13_8_reg_6654 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_14_8_reg_6602 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_15_8_reg_6550 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_1_8_reg_7278 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_2_8_reg_7226 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_3_8_reg_7174 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_4_8_reg_7122 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_5_8_reg_7070 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_6_8_reg_7018 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_7_8_reg_6966 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_8_8_reg_6914 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_9_8_reg_6862 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_0_1_reg_1490 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_0_2_reg_2322 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_0_3_reg_3154 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_0_4_reg_3986 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_0_5_reg_4818 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_0_6_reg_5650 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_0_7_reg_6497 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_10_1_reg_970 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_10_2_reg_1802 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_10_3_reg_2634 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_10_4_reg_3466 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_10_5_reg_4298 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_10_6_reg_5130 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_10_7_reg_5967 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_11_1_reg_918 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_11_2_reg_1750 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_11_3_reg_2582 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_11_4_reg_3414 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_11_5_reg_4246 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_11_6_reg_5078 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_11_7_reg_5914 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_12_1_reg_866 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_12_2_reg_1698 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_12_3_reg_2530 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_12_4_reg_3362 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_12_5_reg_4194 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_12_6_reg_5026 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_12_7_reg_5861 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_13_1_reg_814 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_13_2_reg_1646 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_13_3_reg_2478 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_13_4_reg_3310 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_13_5_reg_4142 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_13_6_reg_4974 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_13_7_reg_5808 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_14_1_reg_762 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_14_2_reg_1594 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_14_3_reg_2426 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_14_4_reg_3258 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_14_5_reg_4090 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_14_6_reg_4922 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_14_7_reg_5755 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_15_1_reg_710 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_15_2_reg_1542 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_15_3_reg_2374 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_15_4_reg_3206 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_15_5_reg_4038 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_15_6_reg_4870 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_15_7_reg_5702 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_1_1_reg_1438 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_1_2_reg_2270 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_1_3_reg_3102 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_1_4_reg_3934 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_1_5_reg_4766 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_1_6_reg_5598 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_1_7_reg_6444 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_2_1_reg_1386 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_2_2_reg_2218 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_2_3_reg_3050 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_2_4_reg_3882 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_2_5_reg_4714 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_2_6_reg_5546 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_2_7_reg_6391 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_3_1_reg_1334 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_3_2_reg_2166 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_3_3_reg_2998 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_3_4_reg_3830 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_3_5_reg_4662 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_3_6_reg_5494 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_3_7_reg_6338 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_4_1_reg_1282 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_4_2_reg_2114 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_4_3_reg_2946 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_4_4_reg_3778 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_4_5_reg_4610 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_4_6_reg_5442 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_4_7_reg_6285 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_5_1_reg_1230 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_5_2_reg_2062 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_5_3_reg_2894 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_5_4_reg_3726 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_5_5_reg_4558 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_5_6_reg_5390 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_5_7_reg_6232 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_6_1_reg_1178 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_6_2_reg_2010 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_6_3_reg_2842 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_6_4_reg_3674 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_6_5_reg_4506 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_6_6_reg_5338 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_6_7_reg_6179 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_7_1_reg_1126 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_7_2_reg_1958 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_7_3_reg_2790 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_7_4_reg_3622 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_7_5_reg_4454 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_7_6_reg_5286 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_7_7_reg_6126 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_8_1_reg_1074 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_8_2_reg_1906 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_8_3_reg_2738 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_8_4_reg_3570 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_8_5_reg_4402 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_8_6_reg_5234 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_8_7_reg_6073 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_9_1_reg_1022 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_9_2_reg_1854 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_9_3_reg_2686 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_9_4_reg_3518 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_9_5_reg_4350 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_9_6_reg_5182 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_9_7_reg_6020 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_0_10_reg_8994 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_0_11_reg_9826 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_0_12_reg_10658 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_0_13_reg_11490 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_0_14_reg_12322 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_0_15_reg_13154 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_0_16_159_reg_14046 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_0_9_reg_8162 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_10_10_reg_8474 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_10_11_reg_9306 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_10_12_reg_10138 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_10_13_reg_10970 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_10_14_reg_11802 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_10_15_reg_12634 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_10_16_reg_13486 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_10_9_reg_7642 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_11_10_reg_8422 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_11_11_reg_9254 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_11_12_reg_10086 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_11_13_reg_10918 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_11_14_reg_11750 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_11_15_reg_12582 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_11_16_reg_13430 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_11_9_reg_7590 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_12_10_reg_8370 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_12_11_reg_9202 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_12_12_reg_10034 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_12_13_reg_10866 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_12_14_reg_11698 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_12_15_reg_12530 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_12_16_reg_13374 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_12_9_reg_7538 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_13_10_reg_8318 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_13_11_reg_9150 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_13_12_reg_9982 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_13_13_reg_10814 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_13_14_reg_11646 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_13_15_reg_12478 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_13_16_reg_13318 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_13_9_reg_7486 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_14_10_reg_8266 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_14_11_reg_9098 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_14_12_reg_9930 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_14_13_reg_10762 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_14_14_reg_11594 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_14_15_reg_12426 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_14_16_reg_13262 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_14_9_reg_7434 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_15_10_reg_8214 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_15_11_reg_9046 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_15_12_reg_9878 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_15_13_reg_10710 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_15_14_reg_11542 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_15_15_reg_12374 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_15_16_reg_13206 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_15_9_reg_7382 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_1_10_reg_8942 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_1_11_reg_9774 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_1_12_reg_10606 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_1_13_reg_11438 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_1_14_reg_12270 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_1_15_reg_13102 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_1_16_reg_13990 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_1_9_reg_8110 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_2_10_reg_8890 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_2_11_reg_9722 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_2_12_reg_10554 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_2_13_reg_11386 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_2_14_reg_12218 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_2_15_reg_13050 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_2_16_reg_13934 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_2_9_reg_8058 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_3_10_reg_8838 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_3_11_reg_9670 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_3_12_reg_10502 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_3_13_reg_11334 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_3_14_reg_12166 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_3_15_reg_12998 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_3_16_reg_13878 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_3_9_reg_8006 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_4_10_reg_8786 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_4_11_reg_9618 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_4_12_reg_10450 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_4_13_reg_11282 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_4_14_reg_12114 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_4_15_reg_12946 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_4_16_reg_13822 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_4_9_reg_7954 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_5_10_reg_8734 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_5_11_reg_9566 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_5_12_reg_10398 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_5_13_reg_11230 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_5_14_reg_12062 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_5_15_reg_12894 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_5_16_reg_13766 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_5_9_reg_7902 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_6_10_reg_8682 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_6_11_reg_9514 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_6_12_reg_10346 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_6_13_reg_11178 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_6_14_reg_12010 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_6_15_reg_12842 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_6_16_reg_13710 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_6_9_reg_7850 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_7_10_reg_8630 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_7_11_reg_9462 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_7_12_reg_10294 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_7_13_reg_11126 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_7_14_reg_11958 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_7_15_reg_12790 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_7_16_reg_13654 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_7_9_reg_7798 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_8_10_reg_8578 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_8_11_reg_9410 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_8_12_reg_10242 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_8_13_reg_11074 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_8_14_reg_11906 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_8_15_reg_12738 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_8_16_reg_13598 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_8_9_reg_7746 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_9_10_reg_8526 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_9_11_reg_9358 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_9_12_reg_10190 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_9_13_reg_11022 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_9_14_reg_11854 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_9_15_reg_12686 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_9_16_reg_13542 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_9_9_reg_7694 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_start, icmp_ln113_fu_14108_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln113_fu_14108_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln113_fu_14108_p2 <= "1" when (ap_phi_mux_r_0201_phi_fu_475_p6 = ap_const_lv8_FF) else "0";
    p_digitReseversedOutputBuff_0_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_0_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_0_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_0_d0 <= temp_0_16_159_reg_14046;

    p_digitReseversedOutputBuff_0_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_0_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_10_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_10_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_10_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_10_d0 <= temp_10_16_reg_13486;

    p_digitReseversedOutputBuff_10_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_10_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_11_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_11_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_11_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_11_d0 <= temp_11_16_reg_13430;

    p_digitReseversedOutputBuff_11_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_11_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_12_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_12_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_12_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_12_d0 <= temp_12_16_reg_13374;

    p_digitReseversedOutputBuff_12_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_12_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_13_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_13_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_13_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_13_d0 <= temp_13_16_reg_13318;

    p_digitReseversedOutputBuff_13_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_13_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_14_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_14_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_14_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_14_d0 <= temp_14_16_reg_13262;

    p_digitReseversedOutputBuff_14_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_14_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_15_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_15_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_15_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_15_d0 <= temp_15_16_reg_13206;

    p_digitReseversedOutputBuff_15_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_15_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_1_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_1_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_1_d0 <= temp_1_16_reg_13990;

    p_digitReseversedOutputBuff_1_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_1_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_2_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_2_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_2_d0 <= temp_2_16_reg_13934;

    p_digitReseversedOutputBuff_2_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_2_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_3_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_3_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_3_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_3_d0 <= temp_3_16_reg_13878;

    p_digitReseversedOutputBuff_3_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_3_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_4_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_4_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_4_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_4_d0 <= temp_4_16_reg_13822;

    p_digitReseversedOutputBuff_4_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_4_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_5_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_5_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_5_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_5_d0 <= temp_5_16_reg_13766;

    p_digitReseversedOutputBuff_5_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_5_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_6_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_6_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_6_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_6_d0 <= temp_6_16_reg_13710;

    p_digitReseversedOutputBuff_6_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_6_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_7_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_7_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_7_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_7_d0 <= temp_7_16_reg_13654;

    p_digitReseversedOutputBuff_7_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_7_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_8_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_8_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_8_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_8_d0 <= temp_8_16_reg_13598;

    p_digitReseversedOutputBuff_8_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_8_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_9_address0 <= zext_ln126_fu_14130_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_9_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_9_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_9_d0 <= temp_9_16_reg_13542;

    p_digitReseversedOutputBuff_9_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_digitReseversedOutputBuff_9_we0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, p_inData_0_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_inData_0_blk_n <= p_inData_0_empty_n;
        else 
            p_inData_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_0_read <= ap_const_logic_1;
        else 
            p_inData_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_10_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, p_inData_10_empty_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_inData_10_blk_n <= p_inData_10_empty_n;
        else 
            p_inData_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_10_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_10_read <= ap_const_logic_1;
        else 
            p_inData_10_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_11_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, p_inData_11_empty_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_inData_11_blk_n <= p_inData_11_empty_n;
        else 
            p_inData_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_11_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_11_read <= ap_const_logic_1;
        else 
            p_inData_11_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_12_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, p_inData_12_empty_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_inData_12_blk_n <= p_inData_12_empty_n;
        else 
            p_inData_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_12_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_12_read <= ap_const_logic_1;
        else 
            p_inData_12_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_13_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, p_inData_13_empty_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_inData_13_blk_n <= p_inData_13_empty_n;
        else 
            p_inData_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_13_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_13_read <= ap_const_logic_1;
        else 
            p_inData_13_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_14_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, p_inData_14_empty_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_inData_14_blk_n <= p_inData_14_empty_n;
        else 
            p_inData_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_14_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_14_read <= ap_const_logic_1;
        else 
            p_inData_14_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_15_blk_n_assign_proc : process(p_inData_15_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_inData_15_blk_n <= p_inData_15_empty_n;
        else 
            p_inData_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_15_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_15_read <= ap_const_logic_1;
        else 
            p_inData_15_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, p_inData_1_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_inData_1_blk_n <= p_inData_1_empty_n;
        else 
            p_inData_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_1_read <= ap_const_logic_1;
        else 
            p_inData_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, p_inData_2_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_inData_2_blk_n <= p_inData_2_empty_n;
        else 
            p_inData_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_2_read <= ap_const_logic_1;
        else 
            p_inData_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, p_inData_3_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_inData_3_blk_n <= p_inData_3_empty_n;
        else 
            p_inData_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_3_read <= ap_const_logic_1;
        else 
            p_inData_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, p_inData_4_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_inData_4_blk_n <= p_inData_4_empty_n;
        else 
            p_inData_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_4_read <= ap_const_logic_1;
        else 
            p_inData_4_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, p_inData_5_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_inData_5_blk_n <= p_inData_5_empty_n;
        else 
            p_inData_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_5_read <= ap_const_logic_1;
        else 
            p_inData_5_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, p_inData_6_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_inData_6_blk_n <= p_inData_6_empty_n;
        else 
            p_inData_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_6_read <= ap_const_logic_1;
        else 
            p_inData_6_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_7_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, p_inData_7_empty_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_inData_7_blk_n <= p_inData_7_empty_n;
        else 
            p_inData_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_7_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_7_read <= ap_const_logic_1;
        else 
            p_inData_7_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_8_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, p_inData_8_empty_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_inData_8_blk_n <= p_inData_8_empty_n;
        else 
            p_inData_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_8_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_8_read <= ap_const_logic_1;
        else 
            p_inData_8_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_9_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, p_inData_9_empty_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_inData_9_blk_n <= p_inData_9_empty_n;
        else 
            p_inData_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_inData_9_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_inData_9_read <= ap_const_logic_1;
        else 
            p_inData_9_read <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_14102_p2 <= std_logic_vector(unsigned(ap_phi_mux_r_0201_phi_fu_475_p6) + unsigned(ap_const_lv8_1));
    trunc_ln_fu_14114_p4 <= r_0201_reg_471(7 downto 4);
    xor_ln203_fu_14124_p2 <= (trunc_ln_fu_14114_p4 xor ap_const_lv4_8);
    zext_ln126_fu_14130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_0201_reg_471_pp0_iter2_reg),64));
end behav;
