
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000124  00800200  00004990  00004a24  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004990  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000024b  00800324  00800324  00004b48  2**0
                  ALLOC
  3 .debug_aranges 000002a0  00000000  00000000  00004b48  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000119c  00000000  00000000  00004de8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000038ee  00000000  00000000  00005f84  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001611  00000000  00000000  00009872  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003e6a  00000000  00000000  0000ae83  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000810  00000000  00000000  0000ecf0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000010e4  00000000  00000000  0000f500  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d32  00000000  00000000  000105e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00011316  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 a1 05 	jmp	0xb42	; 0xb42 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 d5 05 	jmp	0xbaa	; 0xbaa <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 c0 1c 	jmp	0x3980	; 0x3980 <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 6b 1c 	jmp	0x38d6	; 0x38d6 <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 42 01 	jmp	0x284	; 0x284 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 41 10 	jmp	0x2082	; 0x2082 <__vector_32>
      84:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 be 0f 	jmp	0x1f7c	; 0x1f7c <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 92 0f 	jmp	0x1f24	; 0x1f24 <__vector_42>
      ac:	0c 94 a8 0f 	jmp	0x1f50	; 0x1f50 <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 05 0f 	jmp	0x1e0a	; 0x1e0a <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	f8 07       	cpc	r31, r24
      e6:	c6 07       	cpc	r28, r22
      e8:	0e 07       	cpc	r16, r30
      ea:	b6 07       	cpc	r27, r22
      ec:	9c 07       	cpc	r25, r28
      ee:	05 07       	cpc	r16, r21
      f0:	7b 07       	cpc	r23, r27
      f2:	e4 07       	cpc	r30, r20
      f4:	3c 07       	cpc	r19, r28
      f6:	d6 07       	cpc	r29, r22
      f8:	64 08       	sbc	r6, r4
      fa:	64 08       	sbc	r6, r4
      fc:	64 08       	sbc	r6, r4
      fe:	64 08       	sbc	r6, r4
     100:	64 08       	sbc	r6, r4
     102:	64 08       	sbc	r6, r4
     104:	3b 08       	sbc	r3, r11
     106:	3f 08       	sbc	r3, r15
     108:	64 08       	sbc	r6, r4
     10a:	64 08       	sbc	r6, r4
     10c:	64 08       	sbc	r6, r4
     10e:	64 08       	sbc	r6, r4
     110:	64 08       	sbc	r6, r4
     112:	64 08       	sbc	r6, r4
     114:	64 08       	sbc	r6, r4
     116:	64 08       	sbc	r6, r4
     118:	64 08       	sbc	r6, r4
     11a:	64 08       	sbc	r6, r4
     11c:	64 08       	sbc	r6, r4
     11e:	64 08       	sbc	r6, r4
     120:	3c 07       	cpc	r19, r28
     122:	0e 07       	cpc	r16, r30
     124:	5d 08       	sbc	r5, r13
     126:	55 08       	sbc	r5, r5
     128:	64 08       	sbc	r6, r4
     12a:	64 08       	sbc	r6, r4
     12c:	64 08       	sbc	r6, r4
     12e:	64 08       	sbc	r6, r4
     130:	64 08       	sbc	r6, r4
     132:	64 08       	sbc	r6, r4
     134:	64 08       	sbc	r6, r4
     136:	64 08       	sbc	r6, r4
     138:	64 08       	sbc	r6, r4
     13a:	64 08       	sbc	r6, r4
     13c:	64 08       	sbc	r6, r4
     13e:	64 08       	sbc	r6, r4
     140:	9c 07       	cpc	r25, r28
     142:	7b 07       	cpc	r23, r27
     144:	64 08       	sbc	r6, r4
     146:	64 08       	sbc	r6, r4
     148:	f8 07       	cpc	r31, r24
     14a:	05 07       	cpc	r16, r21
     14c:	42 08       	sbc	r4, r2
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	e0 e9       	ldi	r30, 0x90	; 144
     194:	f9 e4       	ldi	r31, 0x49	; 73
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 32       	cpi	r26, 0x24	; 36
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e2       	ldi	r26, 0x24	; 36
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	af 36       	cpi	r26, 0x6F	; 111
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 c6 24 	jmp	0x498c	; 0x498c <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:
/*-----header files for ECE6970 Project ------*/ 
#include "movement.h"

int main(void) {
//	initAdc();
	initPeripherals();
     1c2:	0e 94 d7 1c 	call	0x39ae	; 0x39ae <initPeripherals>
	calibrateSensors();
     1c6:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <calibrateSensors>

	initBehaviors();
     1ca:	0e 94 7e 05 	call	0xafc	; 0xafc <initBehaviors>

	startTime = getTime100MicroSec();

	disableObstacleAvoidance();
	disableCliffAvoidance();
*/	GREEN_LED0_OFF;
     1ce:	80 91 0b 01 	lds	r24, 0x010B
     1d2:	81 60       	ori	r24, 0x01	; 1
     1d4:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED1_OFF;
     1d8:	80 91 0b 01 	lds	r24, 0x010B
     1dc:	82 60       	ori	r24, 0x02	; 2
     1de:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED2_OFF;
     1e2:	80 91 0b 01 	lds	r24, 0x010B
     1e6:	84 60       	ori	r24, 0x04	; 4
     1e8:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED3_OFF;
     1ec:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
     1ee:	80 91 0b 01 	lds	r24, 0x010B
     1f2:	80 61       	ori	r24, 0x10	; 16
     1f4:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED5_OFF;
     1f8:	80 91 0b 01 	lds	r24, 0x010B
     1fc:	80 62       	ori	r24, 0x20	; 32
     1fe:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED6_OFF;
     202:	80 91 0b 01 	lds	r24, 0x010B
     206:	80 64       	ori	r24, 0x40	; 64
     208:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED7_OFF; 
     20c:	80 91 0b 01 	lds	r24, 0x010B
     210:	80 68       	ori	r24, 0x80	; 128
     212:	80 93 0b 01 	sts	0x010B, r24
     216:	80 e2       	ldi	r24, 0x20	; 32
     218:	9e e4       	ldi	r25, 0x4E	; 78
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     21a:	29 e1       	ldi	r18, 0x19	; 25
     21c:	30 e0       	ldi	r19, 0x00	; 0
     21e:	f9 01       	movw	r30, r18
     220:	31 97       	sbiw	r30, 0x01	; 1
     222:	f1 f7       	brne	.-4      	; 0x220 <main+0x5e>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     224:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     226:	d9 f7       	brne	.-10     	; 0x21e <main+0x5c>
		
	//adcSaveDataTo = SAVE_TO_PROX;
		//delay for some time 
		_delay_ms(2000);
		if (changeLed==0){
			GREEN_LED7_ON;
     228:	80 91 0b 01 	lds	r24, 0x010B
     22c:	8f 77       	andi	r24, 0x7F	; 127
     22e:	80 93 0b 01 	sts	0x010B, r24
			changeLed=1;
			moveForward(1);
     232:	81 e0       	ldi	r24, 0x01	; 1
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	0e 94 c3 1d 	call	0x3b86	; 0x3b86 <moveForward>
			
			//for (uint16_t stopCounter = 0; stopCounter<27000; stopCounter ++ ){
			while(1){
			stopWait(1);
     23a:	81 e0       	ldi	r24, 0x01	; 1
     23c:	0e 94 d6 1d 	call	0x3bac	; 0x3bac <stopWait>
     240:	fc cf       	rjmp	.-8      	; 0x23a <main+0x78>

00000242 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     242:	ea e7       	ldi	r30, 0x7A	; 122
     244:	f0 e0       	ldi	r31, 0x00	; 0
     246:	10 82       	st	Z, r1
	ADCSRB = 0;
     248:	2b e7       	ldi	r18, 0x7B	; 123
     24a:	30 e0       	ldi	r19, 0x00	; 0
     24c:	d9 01       	movw	r26, r18
     24e:	1c 92       	st	X, r1
	ADMUX = 0;
     250:	ac e7       	ldi	r26, 0x7C	; 124
     252:	b0 e0       	ldi	r27, 0x00	; 0
     254:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     256:	80 81       	ld	r24, Z
     258:	86 60       	ori	r24, 0x06	; 6
     25a:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     25c:	8c 91       	ld	r24, X
     25e:	80 64       	ori	r24, 0x40	; 64
     260:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     262:	80 81       	ld	r24, Z
     264:	80 62       	ori	r24, 0x20	; 32
     266:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     268:	d9 01       	movw	r26, r18
     26a:	8c 91       	ld	r24, X
     26c:	88 7f       	andi	r24, 0xF8	; 248
     26e:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     270:	80 81       	ld	r24, Z
     272:	88 60       	ori	r24, 0x08	; 8
     274:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     276:	80 81       	ld	r24, Z
     278:	80 68       	ori	r24, 0x80	; 128
     27a:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     27c:	80 81       	ld	r24, Z
     27e:	80 64       	ori	r24, 0x40	; 64
     280:	80 83       	st	Z, r24

}
     282:	08 95       	ret

00000284 <__vector_29>:

ISR(ADC_vect) {
     284:	1f 92       	push	r1
     286:	0f 92       	push	r0
     288:	0f b6       	in	r0, 0x3f	; 63
     28a:	0f 92       	push	r0
     28c:	0b b6       	in	r0, 0x3b	; 59
     28e:	0f 92       	push	r0
     290:	11 24       	eor	r1, r1
     292:	1f 93       	push	r17
     294:	2f 93       	push	r18
     296:	3f 93       	push	r19
     298:	4f 93       	push	r20
     29a:	5f 93       	push	r21
     29c:	6f 93       	push	r22
     29e:	7f 93       	push	r23
     2a0:	8f 93       	push	r24
     2a2:	9f 93       	push	r25
     2a4:	af 93       	push	r26
     2a6:	bf 93       	push	r27
     2a8:	ef 93       	push	r30
     2aa:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     2ac:	80 91 36 05 	lds	r24, 0x0536
     2b0:	90 91 37 05 	lds	r25, 0x0537
     2b4:	a0 91 38 05 	lds	r26, 0x0538
     2b8:	b0 91 39 05 	lds	r27, 0x0539
     2bc:	01 96       	adiw	r24, 0x01	; 1
     2be:	a1 1d       	adc	r26, r1
     2c0:	b1 1d       	adc	r27, r1
     2c2:	80 93 36 05 	sts	0x0536, r24
     2c6:	90 93 37 05 	sts	0x0537, r25
     2ca:	a0 93 38 05 	sts	0x0538, r26
     2ce:	b0 93 39 05 	sts	0x0539, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     2d2:	80 91 78 00 	lds	r24, 0x0078
     2d6:	48 2f       	mov	r20, r24
     2d8:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     2da:	20 91 79 00 	lds	r18, 0x0079
     2de:	92 2f       	mov	r25, r18
     2e0:	80 e0       	ldi	r24, 0x00	; 0
     2e2:	48 2b       	or	r20, r24
     2e4:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     2e6:	80 91 bf 03 	lds	r24, 0x03BF
     2ea:	82 30       	cpi	r24, 0x02	; 2
     2ec:	09 f4       	brne	.+2      	; 0x2f0 <__vector_29+0x6c>
     2ee:	f4 c0       	rjmp	.+488    	; 0x4d8 <__vector_29+0x254>
     2f0:	83 30       	cpi	r24, 0x03	; 3
     2f2:	30 f4       	brcc	.+12     	; 0x300 <__vector_29+0x7c>
     2f4:	88 23       	and	r24, r24
     2f6:	59 f0       	breq	.+22     	; 0x30e <__vector_29+0x8a>
     2f8:	81 30       	cpi	r24, 0x01	; 1
     2fa:	09 f0       	breq	.+2      	; 0x2fe <__vector_29+0x7a>
     2fc:	3f c1       	rjmp	.+638    	; 0x57c <__vector_29+0x2f8>
     2fe:	df c0       	rjmp	.+446    	; 0x4be <__vector_29+0x23a>
     300:	83 30       	cpi	r24, 0x03	; 3
     302:	09 f4       	brne	.+2      	; 0x306 <__vector_29+0x82>
     304:	0b c1       	rjmp	.+534    	; 0x51c <__vector_29+0x298>
     306:	84 30       	cpi	r24, 0x04	; 4
     308:	09 f0       	breq	.+2      	; 0x30c <__vector_29+0x88>
     30a:	38 c1       	rjmp	.+624    	; 0x57c <__vector_29+0x2f8>
     30c:	14 c1       	rjmp	.+552    	; 0x536 <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     30e:	10 91 2a 03 	lds	r17, 0x032A
     312:	1e 30       	cpi	r17, 0x0E	; 14
     314:	61 f4       	brne	.+24     	; 0x32e <__vector_29+0xaa>
     316:	80 91 c5 03 	lds	r24, 0x03C5
     31a:	82 30       	cpi	r24, 0x02	; 2
     31c:	41 f4       	brne	.+16     	; 0x32e <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     31e:	50 93 c4 03 	sts	0x03C4, r21
     322:	40 93 c3 03 	sts	0x03C3, r20
				measBattery = 0;
     326:	10 92 c5 03 	sts	0x03C5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     32a:	46 98       	cbi	0x08, 6	; 8
     32c:	08 c0       	rjmp	.+16     	; 0x33e <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     32e:	e1 2f       	mov	r30, r17
     330:	f0 e0       	ldi	r31, 0x00	; 0
     332:	ee 0f       	add	r30, r30
     334:	ff 1f       	adc	r31, r31
     336:	e1 5d       	subi	r30, 0xD1	; 209
     338:	fc 4f       	sbci	r31, 0xFC	; 252
     33a:	51 83       	std	Z+1, r21	; 0x01
     33c:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     33e:	a1 2f       	mov	r26, r17
     340:	b0 e0       	ldi	r27, 0x00	; 0
     342:	10 ff       	sbrs	r17, 0
     344:	af c0       	rjmp	.+350    	; 0x4a4 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     346:	aa 0f       	add	r26, r26
     348:	bb 1f       	adc	r27, r27
     34a:	fd 01       	movw	r30, r26
     34c:	e3 5d       	subi	r30, 0xD3	; 211
     34e:	fc 4f       	sbci	r31, 0xFC	; 252
     350:	20 81       	ld	r18, Z
     352:	31 81       	ldd	r19, Z+1	; 0x01
     354:	a1 5d       	subi	r26, 0xD1	; 209
     356:	bc 4f       	sbci	r27, 0xFC	; 252
     358:	4d 91       	ld	r20, X+
     35a:	5c 91       	ld	r21, X
     35c:	81 2f       	mov	r24, r17
     35e:	86 95       	lsr	r24
     360:	68 2f       	mov	r22, r24
     362:	70 e0       	ldi	r23, 0x00	; 0
     364:	24 1b       	sub	r18, r20
     366:	35 0b       	sbc	r19, r21
     368:	ab 01       	movw	r20, r22
     36a:	44 0f       	add	r20, r20
     36c:	55 1f       	adc	r21, r21
     36e:	fa 01       	movw	r30, r20
     370:	e9 58       	subi	r30, 0x89	; 137
     372:	fc 4f       	sbci	r31, 0xFC	; 252
     374:	80 81       	ld	r24, Z
     376:	91 81       	ldd	r25, Z+1	; 0x01
     378:	28 1b       	sub	r18, r24
     37a:	39 0b       	sbc	r19, r25
     37c:	fa 01       	movw	r30, r20
     37e:	e1 5a       	subi	r30, 0xA1	; 161
     380:	fc 4f       	sbci	r31, 0xFC	; 252
     382:	31 83       	std	Z+1, r19	; 0x01
     384:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     386:	37 ff       	sbrs	r19, 7
     388:	02 c0       	rjmp	.+4      	; 0x38e <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     38a:	11 82       	std	Z+1, r1	; 0x01
     38c:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     38e:	fb 01       	movw	r30, r22
     390:	ee 0f       	add	r30, r30
     392:	ff 1f       	adc	r31, r31
     394:	e1 5a       	subi	r30, 0xA1	; 161
     396:	fc 4f       	sbci	r31, 0xFC	; 252
     398:	80 81       	ld	r24, Z
     39a:	91 81       	ldd	r25, Z+1	; 0x01
     39c:	81 50       	subi	r24, 0x01	; 1
     39e:	94 40       	sbci	r25, 0x04	; 4
     3a0:	24 f0       	brlt	.+8      	; 0x3aa <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     3a2:	80 e0       	ldi	r24, 0x00	; 0
     3a4:	94 e0       	ldi	r25, 0x04	; 4
     3a6:	91 83       	std	Z+1, r25	; 0x01
     3a8:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     3aa:	10 31       	cpi	r17, 0x10	; 16
     3ac:	e8 f5       	brcc	.+122    	; 0x428 <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     3ae:	db 01       	movw	r26, r22
     3b0:	aa 0f       	add	r26, r26
     3b2:	bb 1f       	adc	r27, r27
     3b4:	fd 01       	movw	r30, r26
     3b6:	e1 5a       	subi	r30, 0xA1	; 161
     3b8:	fc 4f       	sbci	r31, 0xFC	; 252
     3ba:	01 90       	ld	r0, Z+
     3bc:	f0 81       	ld	r31, Z
     3be:	e0 2d       	mov	r30, r0
     3c0:	ec 33       	cpi	r30, 0x3C	; 60
     3c2:	f1 05       	cpc	r31, r1
     3c4:	1c f4       	brge	.+6      	; 0x3cc <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     3c6:	a9 53       	subi	r26, 0x39	; 57
     3c8:	bc 4f       	sbci	r27, 0xFC	; 252
     3ca:	2c c0       	rjmp	.+88     	; 0x424 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     3cc:	cf 01       	movw	r24, r30
     3ce:	cc 96       	adiw	r24, 0x3c	; 60
     3d0:	95 95       	asr	r25
     3d2:	87 95       	ror	r24
     3d4:	88 37       	cpi	r24, 0x78	; 120
     3d6:	91 05       	cpc	r25, r1
     3d8:	3c f4       	brge	.+14     	; 0x3e8 <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     3da:	a9 53       	subi	r26, 0x39	; 57
     3dc:	bc 4f       	sbci	r27, 0xFC	; 252
     3de:	fc 97       	sbiw	r30, 0x3c	; 60
     3e0:	f5 95       	asr	r31
     3e2:	e7 95       	ror	r30
     3e4:	fc 96       	adiw	r30, 0x3c	; 60
     3e6:	1e c0       	rjmp	.+60     	; 0x424 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     3e8:	cf 01       	movw	r24, r30
     3ea:	84 5d       	subi	r24, 0xD4	; 212
     3ec:	9e 4f       	sbci	r25, 0xFE	; 254
     3ee:	95 95       	asr	r25
     3f0:	87 95       	ror	r24
     3f2:	95 95       	asr	r25
     3f4:	87 95       	ror	r24
     3f6:	a9 53       	subi	r26, 0x39	; 57
     3f8:	bc 4f       	sbci	r27, 0xFC	; 252
     3fa:	84 3b       	cpi	r24, 0xB4	; 180
     3fc:	91 05       	cpc	r25, r1
     3fe:	4c f4       	brge	.+18     	; 0x412 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     400:	e4 5b       	subi	r30, 0xB4	; 180
     402:	f0 40       	sbci	r31, 0x00	; 0
     404:	f5 95       	asr	r31
     406:	e7 95       	ror	r30
     408:	f5 95       	asr	r31
     40a:	e7 95       	ror	r30
     40c:	e8 58       	subi	r30, 0x88	; 136
     40e:	ff 4f       	sbci	r31, 0xFF	; 255
     410:	09 c0       	rjmp	.+18     	; 0x424 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     412:	e4 5a       	subi	r30, 0xA4	; 164
     414:	f1 40       	sbci	r31, 0x01	; 1
     416:	43 e0       	ldi	r20, 0x03	; 3
     418:	f5 95       	asr	r31
     41a:	e7 95       	ror	r30
     41c:	4a 95       	dec	r20
     41e:	e1 f7       	brne	.-8      	; 0x418 <__vector_29+0x194>
     420:	ec 54       	subi	r30, 0x4C	; 76
     422:	ff 4f       	sbci	r31, 0xFF	; 255
     424:	ed 93       	st	X+, r30
     426:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     428:	80 91 3f 05 	lds	r24, 0x053F
     42c:	88 23       	and	r24, r24
     42e:	c1 f1       	breq	.+112    	; 0x4a0 <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     430:	80 91 6f 03 	lds	r24, 0x036F
     434:	90 91 70 03 	lds	r25, 0x0370
     438:	84 5a       	subi	r24, 0xA4	; 164
     43a:	91 40       	sbci	r25, 0x01	; 1
     43c:	ac f0       	brlt	.+42     	; 0x468 <__vector_29+0x1e4>
     43e:	80 91 71 03 	lds	r24, 0x0371
     442:	90 91 72 03 	lds	r25, 0x0372
     446:	84 5a       	subi	r24, 0xA4	; 164
     448:	91 40       	sbci	r25, 0x01	; 1
     44a:	74 f0       	brlt	.+28     	; 0x468 <__vector_29+0x1e4>
     44c:	80 91 73 03 	lds	r24, 0x0373
     450:	90 91 74 03 	lds	r25, 0x0374
     454:	84 5a       	subi	r24, 0xA4	; 164
     456:	91 40       	sbci	r25, 0x01	; 1
     458:	3c f0       	brlt	.+14     	; 0x468 <__vector_29+0x1e4>
     45a:	80 91 75 03 	lds	r24, 0x0375
     45e:	90 91 76 03 	lds	r25, 0x0376
     462:	84 5a       	subi	r24, 0xA4	; 164
     464:	91 40       	sbci	r25, 0x01	; 1
     466:	e4 f4       	brge	.+56     	; 0x4a0 <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     468:	81 e0       	ldi	r24, 0x01	; 1
     46a:	80 93 40 05 	sts	0x0540, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     46e:	10 92 f6 03 	sts	0x03F6, r1
     472:	10 92 f5 03 	sts	0x03F5, r1
						OCR4A = 0;
     476:	10 92 a9 00 	sts	0x00A9, r1
     47a:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     47e:	10 92 ab 00 	sts	0x00AB, r1
     482:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     486:	10 92 f4 03 	sts	0x03F4, r1
     48a:	10 92 f3 03 	sts	0x03F3, r1
						OCR3A = 0;
     48e:	10 92 99 00 	sts	0x0099, r1
     492:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     496:	10 92 9b 00 	sts	0x009B, r1
     49a:	10 92 9a 00 	sts	0x009A, r1
     49e:	02 c0       	rjmp	.+4      	; 0x4a4 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     4a0:	10 92 40 05 	sts	0x0540, r1
				}

			}

			currentProx++;
     4a4:	81 2f       	mov	r24, r17
     4a6:	8f 5f       	subi	r24, 0xFF	; 255
     4a8:	80 93 2a 03 	sts	0x032A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     4ac:	88 31       	cpi	r24, 0x18	; 24
     4ae:	08 f4       	brcc	.+2      	; 0x4b2 <__vector_29+0x22e>
     4b0:	65 c0       	rjmp	.+202    	; 0x57c <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     4b2:	10 92 2a 03 	sts	0x032A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     4b6:	81 e0       	ldi	r24, 0x01	; 1
     4b8:	80 93 c6 03 	sts	0x03C6, r24
     4bc:	5f c0       	rjmp	.+190    	; 0x57c <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     4be:	80 91 e1 03 	lds	r24, 0x03E1
     4c2:	90 91 e2 03 	lds	r25, 0x03E2
     4c6:	48 0f       	add	r20, r24
     4c8:	59 1f       	adc	r21, r25
     4ca:	56 95       	lsr	r21
     4cc:	47 95       	ror	r20
     4ce:	50 93 e2 03 	sts	0x03E2, r21
     4d2:	40 93 e1 03 	sts	0x03E1, r20
     4d6:	52 c0       	rjmp	.+164    	; 0x57c <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     4d8:	80 91 09 02 	lds	r24, 0x0209
     4dc:	88 23       	and	r24, r24
     4de:	09 f4       	brne	.+2      	; 0x4e2 <__vector_29+0x25e>
     4e0:	4d c0       	rjmp	.+154    	; 0x57c <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     4e2:	63 99       	sbic	0x0c, 3	; 12
     4e4:	4b c0       	rjmp	.+150    	; 0x57c <__vector_29+0x2f8>
     4e6:	64 99       	sbic	0x0c, 4	; 12
     4e8:	49 c0       	rjmp	.+146    	; 0x57c <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     4ea:	28 2f       	mov	r18, r24
     4ec:	2f 5f       	subi	r18, 0xFF	; 255
     4ee:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     4f2:	25 30       	cpi	r18, 0x05	; 5
     4f4:	08 f4       	brcc	.+2      	; 0x4f8 <__vector_29+0x274>
     4f6:	42 c0       	rjmp	.+132    	; 0x57c <__vector_29+0x2f8>
					right_vel_sum += value;
     4f8:	80 91 ed 03 	lds	r24, 0x03ED
     4fc:	90 91 ee 03 	lds	r25, 0x03EE
     500:	84 0f       	add	r24, r20
     502:	95 1f       	adc	r25, r21
     504:	90 93 ee 03 	sts	0x03EE, r25
     508:	80 93 ed 03 	sts	0x03ED, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     50c:	28 30       	cpi	r18, 0x08	; 8
     50e:	b1 f5       	brne	.+108    	; 0x57c <__vector_29+0x2f8>
						firstSampleRight = 0;
     510:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     514:	81 e0       	ldi	r24, 0x01	; 1
     516:	80 93 08 02 	sts	0x0208, r24
     51a:	30 c0       	rjmp	.+96     	; 0x57c <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     51c:	80 91 df 03 	lds	r24, 0x03DF
     520:	90 91 e0 03 	lds	r25, 0x03E0
     524:	48 0f       	add	r20, r24
     526:	59 1f       	adc	r21, r25
     528:	56 95       	lsr	r21
     52a:	47 95       	ror	r20
     52c:	50 93 e0 03 	sts	0x03E0, r21
     530:	40 93 df 03 	sts	0x03DF, r20
     534:	23 c0       	rjmp	.+70     	; 0x57c <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     536:	90 91 0a 02 	lds	r25, 0x020A
     53a:	99 23       	and	r25, r25
     53c:	f9 f0       	breq	.+62     	; 0x57c <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     53e:	80 91 00 01 	lds	r24, 0x0100
     542:	83 fd       	sbrc	r24, 3
     544:	1b c0       	rjmp	.+54     	; 0x57c <__vector_29+0x2f8>
     546:	80 91 00 01 	lds	r24, 0x0100
     54a:	84 fd       	sbrc	r24, 4
     54c:	17 c0       	rjmp	.+46     	; 0x57c <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     54e:	29 2f       	mov	r18, r25
     550:	2f 5f       	subi	r18, 0xFF	; 255
     552:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     556:	25 30       	cpi	r18, 0x05	; 5
     558:	88 f0       	brcs	.+34     	; 0x57c <__vector_29+0x2f8>
					left_vel_sum += value;
     55a:	80 91 eb 03 	lds	r24, 0x03EB
     55e:	90 91 ec 03 	lds	r25, 0x03EC
     562:	84 0f       	add	r24, r20
     564:	95 1f       	adc	r25, r21
     566:	90 93 ec 03 	sts	0x03EC, r25
     56a:	80 93 eb 03 	sts	0x03EB, r24
					if(firstSampleLeft==8) {
     56e:	28 30       	cpi	r18, 0x08	; 8
     570:	29 f4       	brne	.+10     	; 0x57c <__vector_29+0x2f8>
						firstSampleLeft = 0;
     572:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     576:	81 e0       	ldi	r24, 0x01	; 1
     578:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     57c:	90 91 c0 03 	lds	r25, 0x03C0
     580:	92 30       	cpi	r25, 0x02	; 2
     582:	81 f1       	breq	.+96     	; 0x5e4 <__vector_29+0x360>
     584:	93 30       	cpi	r25, 0x03	; 3
     586:	30 f4       	brcc	.+12     	; 0x594 <__vector_29+0x310>
     588:	99 23       	and	r25, r25
     58a:	51 f0       	breq	.+20     	; 0x5a0 <__vector_29+0x31c>
     58c:	91 30       	cpi	r25, 0x01	; 1
     58e:	09 f0       	breq	.+2      	; 0x592 <__vector_29+0x30e>
     590:	b0 c0       	rjmp	.+352    	; 0x6f2 <__vector_29+0x46e>
     592:	1a c0       	rjmp	.+52     	; 0x5c8 <__vector_29+0x344>
     594:	93 30       	cpi	r25, 0x03	; 3
     596:	e9 f1       	breq	.+122    	; 0x612 <__vector_29+0x38e>
     598:	94 30       	cpi	r25, 0x04	; 4
     59a:	09 f0       	breq	.+2      	; 0x59e <__vector_29+0x31a>
     59c:	aa c0       	rjmp	.+340    	; 0x6f2 <__vector_29+0x46e>
     59e:	50 c0       	rjmp	.+160    	; 0x640 <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     5a0:	80 91 2a 03 	lds	r24, 0x032A
     5a4:	86 95       	lsr	r24
     5a6:	80 93 29 03 	sts	0x0329, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     5aa:	80 91 c1 03 	lds	r24, 0x03C1
     5ae:	88 23       	and	r24, r24
     5b0:	11 f4       	brne	.+4      	; 0x5b6 <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     5b2:	81 e0       	ldi	r24, 0x01	; 1
     5b4:	05 c0       	rjmp	.+10     	; 0x5c0 <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     5b6:	81 30       	cpi	r24, 0x01	; 1
     5b8:	11 f4       	brne	.+4      	; 0x5be <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     5ba:	82 e0       	ldi	r24, 0x02	; 2
     5bc:	01 c0       	rjmp	.+2      	; 0x5c0 <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5be:	85 e0       	ldi	r24, 0x05	; 5
     5c0:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 1;
     5c4:	81 e0       	ldi	r24, 0x01	; 1
     5c6:	0b c0       	rjmp	.+22     	; 0x5de <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5c8:	80 91 2b 03 	lds	r24, 0x032B
     5cc:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     5d0:	80 91 2e 03 	lds	r24, 0x032E
     5d4:	80 93 c2 03 	sts	0x03C2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     5d8:	10 92 bf 03 	sts	0x03BF, r1
			adcSamplingState = 2;
     5dc:	82 e0       	ldi	r24, 0x02	; 2
     5de:	80 93 c0 03 	sts	0x03C0, r24
     5e2:	87 c0       	rjmp	.+270    	; 0x6f2 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     5e4:	80 91 2c 03 	lds	r24, 0x032C
     5e8:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     5ec:	80 91 2d 03 	lds	r24, 0x032D
     5f0:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     5f4:	80 91 c2 03 	lds	r24, 0x03C2
     5f8:	88 23       	and	r24, r24
     5fa:	11 f4       	brne	.+4      	; 0x600 <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     5fc:	83 e0       	ldi	r24, 0x03	; 3
     5fe:	05 c0       	rjmp	.+10     	; 0x60a <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     600:	81 30       	cpi	r24, 0x01	; 1
     602:	11 f4       	brne	.+4      	; 0x608 <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     604:	84 e0       	ldi	r24, 0x04	; 4
     606:	01 c0       	rjmp	.+2      	; 0x60a <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     608:	85 e0       	ldi	r24, 0x05	; 5
     60a:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 3;
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	e6 cf       	rjmp	.-52     	; 0x5de <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     612:	80 91 2b 03 	lds	r24, 0x032B
     616:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     61a:	80 91 2e 03 	lds	r24, 0x032E
     61e:	80 93 c2 03 	sts	0x03C2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     622:	80 91 c1 03 	lds	r24, 0x03C1
     626:	88 23       	and	r24, r24
     628:	11 f4       	brne	.+4      	; 0x62e <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	05 c0       	rjmp	.+10     	; 0x638 <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     62e:	81 30       	cpi	r24, 0x01	; 1
     630:	11 f4       	brne	.+4      	; 0x636 <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     632:	82 e0       	ldi	r24, 0x02	; 2
     634:	01 c0       	rjmp	.+2      	; 0x638 <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     636:	85 e0       	ldi	r24, 0x05	; 5
     638:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 4;
     63c:	84 e0       	ldi	r24, 0x04	; 4
     63e:	cf cf       	rjmp	.-98     	; 0x5de <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     640:	80 91 2c 03 	lds	r24, 0x032C
     644:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     648:	80 91 2d 03 	lds	r24, 0x032D
     64c:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     650:	80 91 c2 03 	lds	r24, 0x03C2
     654:	88 23       	and	r24, r24
     656:	11 f4       	brne	.+4      	; 0x65c <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     658:	83 e0       	ldi	r24, 0x03	; 3
     65a:	06 c0       	rjmp	.+12     	; 0x668 <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     65c:	81 30       	cpi	r24, 0x01	; 1
     65e:	19 f4       	brne	.+6      	; 0x666 <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     660:	90 93 bf 03 	sts	0x03BF, r25
     664:	03 c0       	rjmp	.+6      	; 0x66c <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     666:	85 e0       	ldi	r24, 0x05	; 5
     668:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 0;
     66c:	10 92 c0 03 	sts	0x03C0, r1

			if(currentProx==14 && measBattery==1) {
     670:	20 91 2a 03 	lds	r18, 0x032A
     674:	2e 30       	cpi	r18, 0x0E	; 14
     676:	41 f4       	brne	.+16     	; 0x688 <__vector_29+0x404>
     678:	80 91 c5 03 	lds	r24, 0x03C5
     67c:	81 30       	cpi	r24, 0x01	; 1
     67e:	21 f4       	brne	.+8      	; 0x688 <__vector_29+0x404>
				measBattery=2;
     680:	82 e0       	ldi	r24, 0x02	; 2
     682:	80 93 c5 03 	sts	0x03C5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     686:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     688:	42 2f       	mov	r20, r18
     68a:	50 e0       	ldi	r21, 0x00	; 0
     68c:	20 ff       	sbrs	r18, 0
     68e:	31 c0       	rjmp	.+98     	; 0x6f2 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     690:	20 31       	cpi	r18, 0x10	; 16
     692:	50 f4       	brcc	.+20     	; 0x6a8 <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     694:	26 95       	lsr	r18
     696:	81 e0       	ldi	r24, 0x01	; 1
     698:	90 e0       	ldi	r25, 0x00	; 0
     69a:	02 c0       	rjmp	.+4      	; 0x6a0 <__vector_29+0x41c>
     69c:	88 0f       	add	r24, r24
     69e:	99 1f       	adc	r25, r25
     6a0:	2a 95       	dec	r18
     6a2:	e2 f7       	brpl	.-8      	; 0x69c <__vector_29+0x418>
     6a4:	82 b9       	out	0x02, r24	; 2
     6a6:	25 c0       	rjmp	.+74     	; 0x6f2 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     6a8:	80 91 3d 05 	lds	r24, 0x053D
     6ac:	88 23       	and	r24, r24
     6ae:	61 f4       	brne	.+24     	; 0x6c8 <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     6b0:	40 51       	subi	r20, 0x10	; 16
     6b2:	50 40       	sbci	r21, 0x00	; 0
     6b4:	55 95       	asr	r21
     6b6:	47 95       	ror	r20
     6b8:	81 e0       	ldi	r24, 0x01	; 1
     6ba:	90 e0       	ldi	r25, 0x00	; 0
     6bc:	02 c0       	rjmp	.+4      	; 0x6c2 <__vector_29+0x43e>
     6be:	88 0f       	add	r24, r24
     6c0:	99 1f       	adc	r25, r25
     6c2:	4a 95       	dec	r20
     6c4:	e2 f7       	brpl	.-8      	; 0x6be <__vector_29+0x43a>
     6c6:	13 c0       	rjmp	.+38     	; 0x6ee <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     6c8:	81 30       	cpi	r24, 0x01	; 1
     6ca:	11 f0       	breq	.+4      	; 0x6d0 <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     6cc:	82 30       	cpi	r24, 0x02	; 2
     6ce:	89 f4       	brne	.+34     	; 0x6f2 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     6d0:	20 91 05 01 	lds	r18, 0x0105
     6d4:	40 51       	subi	r20, 0x10	; 16
     6d6:	50 40       	sbci	r21, 0x00	; 0
     6d8:	55 95       	asr	r21
     6da:	47 95       	ror	r20
     6dc:	81 e0       	ldi	r24, 0x01	; 1
     6de:	90 e0       	ldi	r25, 0x00	; 0
     6e0:	02 c0       	rjmp	.+4      	; 0x6e6 <__vector_29+0x462>
     6e2:	88 0f       	add	r24, r24
     6e4:	99 1f       	adc	r25, r25
     6e6:	4a 95       	dec	r20
     6e8:	e2 f7       	brpl	.-8      	; 0x6e2 <__vector_29+0x45e>
     6ea:	80 95       	com	r24
     6ec:	82 23       	and	r24, r18
     6ee:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     6f2:	80 91 29 03 	lds	r24, 0x0329
     6f6:	88 30       	cpi	r24, 0x08	; 8
     6f8:	48 f4       	brcc	.+18     	; 0x70c <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     6fa:	80 91 7b 00 	lds	r24, 0x007B
     6fe:	87 7f       	andi	r24, 0xF7	; 247
     700:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     704:	80 91 29 03 	lds	r24, 0x0329
     708:	80 5c       	subi	r24, 0xC0	; 192
     70a:	08 c0       	rjmp	.+16     	; 0x71c <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     70c:	80 91 7b 00 	lds	r24, 0x007B
     710:	88 60       	ori	r24, 0x08	; 8
     712:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     716:	80 91 29 03 	lds	r24, 0x0329
     71a:	88 5c       	subi	r24, 0xC8	; 200
     71c:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     720:	80 91 c0 03 	lds	r24, 0x03C0
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	81 f4       	brne	.+32     	; 0x748 <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     728:	80 91 3d 05 	lds	r24, 0x053D
     72c:	88 23       	and	r24, r24
     72e:	21 f4       	brne	.+8      	; 0x738 <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     730:	80 91 05 01 	lds	r24, 0x0105
     734:	80 7f       	andi	r24, 0xF0	; 240
     736:	05 c0       	rjmp	.+10     	; 0x742 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     738:	81 30       	cpi	r24, 0x01	; 1
     73a:	11 f0       	breq	.+4      	; 0x740 <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     73c:	82 30       	cpi	r24, 0x02	; 2
     73e:	21 f4       	brne	.+8      	; 0x748 <__vector_29+0x4c4>
			PORTJ = 0xFF;
     740:	8f ef       	ldi	r24, 0xFF	; 255
     742:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     746:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     748:	ff 91       	pop	r31
     74a:	ef 91       	pop	r30
     74c:	bf 91       	pop	r27
     74e:	af 91       	pop	r26
     750:	9f 91       	pop	r25
     752:	8f 91       	pop	r24
     754:	7f 91       	pop	r23
     756:	6f 91       	pop	r22
     758:	5f 91       	pop	r21
     75a:	4f 91       	pop	r20
     75c:	3f 91       	pop	r19
     75e:	2f 91       	pop	r18
     760:	1f 91       	pop	r17
     762:	0f 90       	pop	r0
     764:	0b be       	out	0x3b, r0	; 59
     766:	0f 90       	pop	r0
     768:	0f be       	out	0x3f, r0	; 63
     76a:	0f 90       	pop	r0
     76c:	1f 90       	pop	r1
     76e:	18 95       	reti

00000770 <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     770:	80 91 6f 03 	lds	r24, 0x036F
     774:	90 91 70 03 	lds	r25, 0x0370
     778:	84 5a       	subi	r24, 0xA4	; 164
     77a:	91 40       	sbci	r25, 0x01	; 1
     77c:	b4 f0       	brlt	.+44     	; 0x7aa <cliffDetected+0x3a>
     77e:	80 91 71 03 	lds	r24, 0x0371
     782:	90 91 72 03 	lds	r25, 0x0372
     786:	84 5a       	subi	r24, 0xA4	; 164
     788:	91 40       	sbci	r25, 0x01	; 1
     78a:	7c f0       	brlt	.+30     	; 0x7aa <cliffDetected+0x3a>
     78c:	80 91 73 03 	lds	r24, 0x0373
     790:	90 91 74 03 	lds	r25, 0x0374
     794:	84 5a       	subi	r24, 0xA4	; 164
     796:	91 40       	sbci	r25, 0x01	; 1
     798:	44 f0       	brlt	.+16     	; 0x7aa <cliffDetected+0x3a>
     79a:	20 e0       	ldi	r18, 0x00	; 0
     79c:	80 91 75 03 	lds	r24, 0x0375
     7a0:	90 91 76 03 	lds	r25, 0x0376
     7a4:	84 5a       	subi	r24, 0xA4	; 164
     7a6:	91 40       	sbci	r25, 0x01	; 1
     7a8:	0c f4       	brge	.+2      	; 0x7ac <cliffDetected+0x3c>
     7aa:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     7ac:	82 2f       	mov	r24, r18
     7ae:	08 95       	ret

000007b0 <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     7b0:	81 e0       	ldi	r24, 0x01	; 1
     7b2:	80 93 3e 05 	sts	0x053E, r24
}
     7b6:	08 95       	ret

000007b8 <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     7b8:	10 92 3e 05 	sts	0x053E, r1
}
     7bc:	08 95       	ret

000007be <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     7be:	81 e0       	ldi	r24, 0x01	; 1
     7c0:	80 93 3f 05 	sts	0x053F, r24
}
     7c4:	08 95       	ret

000007c6 <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     7c6:	10 92 3f 05 	sts	0x053F, r1
}
     7ca:	08 95       	ret

000007cc <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     7cc:	2f 92       	push	r2
     7ce:	3f 92       	push	r3
     7d0:	4f 92       	push	r4
     7d2:	5f 92       	push	r5
     7d4:	6f 92       	push	r6
     7d6:	7f 92       	push	r7
     7d8:	8f 92       	push	r8
     7da:	9f 92       	push	r9
     7dc:	af 92       	push	r10
     7de:	bf 92       	push	r11
     7e0:	cf 92       	push	r12
     7e2:	df 92       	push	r13
     7e4:	ef 92       	push	r14
     7e6:	ff 92       	push	r15
     7e8:	0f 93       	push	r16
     7ea:	1f 93       	push	r17
     7ec:	df 93       	push	r29
     7ee:	cf 93       	push	r28
     7f0:	cd b7       	in	r28, 0x3d	; 61
     7f2:	de b7       	in	r29, 0x3e	; 62
     7f4:	2a 97       	sbiw	r28, 0x0a	; 10
     7f6:	0f b6       	in	r0, 0x3f	; 63
     7f8:	f8 94       	cli
     7fa:	de bf       	out	0x3e, r29	; 62
     7fc:	0f be       	out	0x3f, r0	; 63
     7fe:	cd bf       	out	0x3d, r28	; 61
     800:	98 87       	std	Y+8, r25	; 0x08
     802:	8f 83       	std	Y+7, r24	; 0x07
     804:	7a 87       	std	Y+10, r23	; 0x0a
     806:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     808:	dc 01       	movw	r26, r24
     80a:	0d 90       	ld	r0, X+
     80c:	bc 91       	ld	r27, X
     80e:	a0 2d       	mov	r26, r0
     810:	bc 83       	std	Y+4, r27	; 0x04
     812:	ab 83       	std	Y+3, r26	; 0x03
     814:	fb 01       	movw	r30, r22
     816:	01 90       	ld	r0, Z+
     818:	f0 81       	ld	r31, Z
     81a:	e0 2d       	mov	r30, r0
     81c:	fa 83       	std	Y+2, r31	; 0x02
     81e:	e9 83       	std	Y+1, r30	; 0x01
     820:	e7 ec       	ldi	r30, 0xC7	; 199
     822:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     824:	80 81       	ld	r24, Z
     826:	91 81       	ldd	r25, Z+1	; 0x01
     828:	05 97       	sbiw	r24, 0x05	; 5
     82a:	14 f4       	brge	.+4      	; 0x830 <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     82c:	11 82       	std	Z+1, r1	; 0x01
     82e:	10 82       	st	Z, r1
     830:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     832:	23 e0       	ldi	r18, 0x03	; 3
     834:	e7 3d       	cpi	r30, 0xD7	; 215
     836:	f2 07       	cpc	r31, r18
     838:	a9 f7       	brne	.-22     	; 0x824 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     83a:	a0 90 c7 03 	lds	r10, 0x03C7
     83e:	b0 90 c8 03 	lds	r11, 0x03C8
     842:	b0 94       	com	r11
     844:	a1 94       	neg	r10
     846:	b1 08       	sbc	r11, r1
     848:	b3 94       	inc	r11
     84a:	52 ef       	ldi	r21, 0xF2	; 242
     84c:	65 2e       	mov	r6, r21
     84e:	5f ef       	ldi	r21, 0xFF	; 255
     850:	75 2e       	mov	r7, r21
     852:	6e 0e       	add	r6, r30
     854:	7f 1e       	adc	r7, r31
     856:	d3 01       	movw	r26, r6
     858:	8d 90       	ld	r8, X+
     85a:	9c 90       	ld	r9, X
     85c:	95 94       	asr	r9
     85e:	87 94       	ror	r8
     860:	ad ec       	ldi	r26, 0xCD	; 205
     862:	b3 e0       	ldi	r27, 0x03	; 3
     864:	cd 90       	ld	r12, X+
     866:	dc 90       	ld	r13, X
     868:	d5 94       	asr	r13
     86a:	c7 94       	ror	r12
     86c:	20 91 cf 03 	lds	r18, 0x03CF
     870:	30 91 d0 03 	lds	r19, 0x03D0
     874:	3e 83       	std	Y+6, r19	; 0x06
     876:	2d 83       	std	Y+5, r18	; 0x05
     878:	2a ef       	ldi	r18, 0xFA	; 250
     87a:	22 2e       	mov	r2, r18
     87c:	2f ef       	ldi	r18, 0xFF	; 255
     87e:	32 2e       	mov	r3, r18
     880:	2e 0e       	add	r2, r30
     882:	3f 1e       	adc	r3, r31
     884:	d1 01       	movw	r26, r2
     886:	ed 90       	ld	r14, X+
     888:	fc 90       	ld	r15, X
     88a:	f5 94       	asr	r15
     88c:	e7 94       	ror	r14
     88e:	12 91       	ld	r17, -Z
     890:	02 91       	ld	r16, -Z
     892:	2f 01       	movw	r4, r30
     894:	15 95       	asr	r17
     896:	07 95       	ror	r16
     898:	0e 94 3d 22 	call	0x447a	; 0x447a <rand>
     89c:	2d 81       	ldd	r18, Y+5	; 0x05
     89e:	3e 81       	ldd	r19, Y+6	; 0x06
     8a0:	2e 51       	subi	r18, 0x1E	; 30
     8a2:	30 40       	sbci	r19, 0x00	; 0
     8a4:	2a 0d       	add	r18, r10
     8a6:	3b 1d       	adc	r19, r11
     8a8:	2c 0d       	add	r18, r12
     8aa:	3d 1d       	adc	r19, r13
     8ac:	2e 0d       	add	r18, r14
     8ae:	3f 1d       	adc	r19, r15
     8b0:	20 1b       	sub	r18, r16
     8b2:	31 0b       	sbc	r19, r17
     8b4:	28 19       	sub	r18, r8
     8b6:	39 09       	sbc	r19, r9
     8b8:	6c e3       	ldi	r22, 0x3C	; 60
     8ba:	70 e0       	ldi	r23, 0x00	; 0
     8bc:	0e 94 98 21 	call	0x4330	; 0x4330 <__divmodhi4>
     8c0:	28 0f       	add	r18, r24
     8c2:	39 1f       	adc	r19, r25
     8c4:	3e 83       	std	Y+6, r19	; 0x06
     8c6:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     8c8:	d3 01       	movw	r26, r6
     8ca:	6d 90       	ld	r6, X+
     8cc:	7c 90       	ld	r7, X
     8ce:	75 94       	asr	r7
     8d0:	67 94       	ror	r6
     8d2:	c0 90 cb 03 	lds	r12, 0x03CB
     8d6:	d0 90 cc 03 	lds	r13, 0x03CC
     8da:	d5 94       	asr	r13
     8dc:	c7 94       	ror	r12
     8de:	d5 94       	asr	r13
     8e0:	c7 94       	ror	r12
     8e2:	ed ec       	ldi	r30, 0xCD	; 205
     8e4:	f3 e0       	ldi	r31, 0x03	; 3
     8e6:	a0 80       	ld	r10, Z
     8e8:	b1 80       	ldd	r11, Z+1	; 0x01
     8ea:	b5 94       	asr	r11
     8ec:	a7 94       	ror	r10
     8ee:	d1 01       	movw	r26, r2
     8f0:	8d 90       	ld	r8, X+
     8f2:	9c 90       	ld	r9, X
     8f4:	95 94       	asr	r9
     8f6:	87 94       	ror	r8
     8f8:	00 91 d3 03 	lds	r16, 0x03D3
     8fc:	10 91 d4 03 	lds	r17, 0x03D4
     900:	15 95       	asr	r17
     902:	07 95       	ror	r16
     904:	15 95       	asr	r17
     906:	07 95       	ror	r16
     908:	f2 01       	movw	r30, r4
     90a:	e0 80       	ld	r14, Z
     90c:	f1 80       	ldd	r15, Z+1	; 0x01
     90e:	f5 94       	asr	r15
     910:	e7 94       	ror	r14
     912:	0e 94 3d 22 	call	0x447a	; 0x447a <rand>
     916:	c6 0c       	add	r12, r6
     918:	d7 1c       	adc	r13, r7
     91a:	22 ee       	ldi	r18, 0xE2	; 226
     91c:	3f ef       	ldi	r19, 0xFF	; 255
     91e:	c2 0e       	add	r12, r18
     920:	d3 1e       	adc	r13, r19
     922:	ca 0c       	add	r12, r10
     924:	db 1c       	adc	r13, r11
     926:	c0 1a       	sub	r12, r16
     928:	d1 0a       	sbc	r13, r17
     92a:	c8 18       	sub	r12, r8
     92c:	d9 08       	sbc	r13, r9
     92e:	ce 18       	sub	r12, r14
     930:	df 08       	sbc	r13, r15
     932:	6c e3       	ldi	r22, 0x3C	; 60
     934:	70 e0       	ldi	r23, 0x00	; 0
     936:	0e 94 98 21 	call	0x4330	; 0x4330 <__divmodhi4>
     93a:	c8 0e       	add	r12, r24
     93c:	d9 1e       	adc	r13, r25
     93e:	8d 81       	ldd	r24, Y+5	; 0x05
     940:	9e 81       	ldd	r25, Y+6	; 0x06
     942:	9c 01       	movw	r18, r24
     944:	44 27       	eor	r20, r20
     946:	37 fd       	sbrc	r19, 7
     948:	40 95       	com	r20
     94a:	54 2f       	mov	r21, r20
     94c:	b6 01       	movw	r22, r12
     94e:	88 27       	eor	r24, r24
     950:	77 fd       	sbrc	r23, 7
     952:	80 95       	com	r24
     954:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     956:	ab 81       	ldd	r26, Y+3	; 0x03
     958:	bc 81       	ldd	r27, Y+4	; 0x04
     95a:	b7 fd       	sbrc	r27, 7
     95c:	1b c0       	rjmp	.+54     	; 0x994 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     95e:	7d 01       	movw	r14, r26
     960:	00 27       	eor	r16, r16
     962:	f7 fc       	sbrc	r15, 7
     964:	00 95       	com	r16
     966:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     968:	26 1b       	sub	r18, r22
     96a:	37 0b       	sbc	r19, r23
     96c:	48 0b       	sbc	r20, r24
     96e:	59 0b       	sbc	r21, r25
     970:	ca 01       	movw	r24, r20
     972:	b9 01       	movw	r22, r18
     974:	a8 01       	movw	r20, r16
     976:	97 01       	movw	r18, r14
     978:	0e 94 65 21 	call	0x42ca	; 0x42ca <__mulsi3>
     97c:	57 e0       	ldi	r21, 0x07	; 7
     97e:	95 95       	asr	r25
     980:	87 95       	ror	r24
     982:	77 95       	ror	r23
     984:	67 95       	ror	r22
     986:	5a 95       	dec	r21
     988:	d1 f7       	brne	.-12     	; 0x97e <obstacleAvoidance+0x1b2>
     98a:	e6 0e       	add	r14, r22
     98c:	f7 1e       	adc	r15, r23
     98e:	08 1f       	adc	r16, r24
     990:	19 1f       	adc	r17, r25
     992:	1a c0       	rjmp	.+52     	; 0x9c8 <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     994:	a9 81       	ldd	r26, Y+1	; 0x01
     996:	ba 81       	ldd	r27, Y+2	; 0x02
     998:	7d 01       	movw	r14, r26
     99a:	00 27       	eor	r16, r16
     99c:	f7 fc       	sbrc	r15, 7
     99e:	00 95       	com	r16
     9a0:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     9a2:	62 0f       	add	r22, r18
     9a4:	73 1f       	adc	r23, r19
     9a6:	84 1f       	adc	r24, r20
     9a8:	95 1f       	adc	r25, r21
     9aa:	a8 01       	movw	r20, r16
     9ac:	97 01       	movw	r18, r14
     9ae:	0e 94 65 21 	call	0x42ca	; 0x42ca <__mulsi3>
     9b2:	47 e0       	ldi	r20, 0x07	; 7
     9b4:	95 95       	asr	r25
     9b6:	87 95       	ror	r24
     9b8:	77 95       	ror	r23
     9ba:	67 95       	ror	r22
     9bc:	4a 95       	dec	r20
     9be:	d1 f7       	brne	.-12     	; 0x9b4 <obstacleAvoidance+0x1e8>
     9c0:	e6 1a       	sub	r14, r22
     9c2:	f7 0a       	sbc	r15, r23
     9c4:	08 0b       	sbc	r16, r24
     9c6:	19 0b       	sbc	r17, r25
     9c8:	ef 81       	ldd	r30, Y+7	; 0x07
     9ca:	f8 85       	ldd	r31, Y+8	; 0x08
     9cc:	f1 82       	std	Z+1, r15	; 0x01
     9ce:	e0 82       	st	Z, r14
     9d0:	8d 81       	ldd	r24, Y+5	; 0x05
     9d2:	9e 81       	ldd	r25, Y+6	; 0x06
     9d4:	9c 01       	movw	r18, r24
     9d6:	44 27       	eor	r20, r20
     9d8:	37 fd       	sbrc	r19, 7
     9da:	40 95       	com	r20
     9dc:	54 2f       	mov	r21, r20
     9de:	b6 01       	movw	r22, r12
     9e0:	88 27       	eor	r24, r24
     9e2:	77 fd       	sbrc	r23, 7
     9e4:	80 95       	com	r24
     9e6:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     9e8:	a9 81       	ldd	r26, Y+1	; 0x01
     9ea:	ba 81       	ldd	r27, Y+2	; 0x02
     9ec:	b7 fd       	sbrc	r27, 7
     9ee:	19 c0       	rjmp	.+50     	; 0xa22 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     9f0:	7d 01       	movw	r14, r26
     9f2:	00 27       	eor	r16, r16
     9f4:	f7 fc       	sbrc	r15, 7
     9f6:	00 95       	com	r16
     9f8:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     9fa:	62 0f       	add	r22, r18
     9fc:	73 1f       	adc	r23, r19
     9fe:	84 1f       	adc	r24, r20
     a00:	95 1f       	adc	r25, r21
     a02:	a8 01       	movw	r20, r16
     a04:	97 01       	movw	r18, r14
     a06:	0e 94 65 21 	call	0x42ca	; 0x42ca <__mulsi3>
     a0a:	37 e0       	ldi	r19, 0x07	; 7
     a0c:	95 95       	asr	r25
     a0e:	87 95       	ror	r24
     a10:	77 95       	ror	r23
     a12:	67 95       	ror	r22
     a14:	3a 95       	dec	r19
     a16:	d1 f7       	brne	.-12     	; 0xa0c <obstacleAvoidance+0x240>
     a18:	e6 0e       	add	r14, r22
     a1a:	f7 1e       	adc	r15, r23
     a1c:	08 1f       	adc	r16, r24
     a1e:	19 1f       	adc	r17, r25
     a20:	1c c0       	rjmp	.+56     	; 0xa5a <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     a22:	ab 81       	ldd	r26, Y+3	; 0x03
     a24:	bc 81       	ldd	r27, Y+4	; 0x04
     a26:	7d 01       	movw	r14, r26
     a28:	00 27       	eor	r16, r16
     a2a:	f7 fc       	sbrc	r15, 7
     a2c:	00 95       	com	r16
     a2e:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a30:	26 1b       	sub	r18, r22
     a32:	37 0b       	sbc	r19, r23
     a34:	48 0b       	sbc	r20, r24
     a36:	59 0b       	sbc	r21, r25
     a38:	ca 01       	movw	r24, r20
     a3a:	b9 01       	movw	r22, r18
     a3c:	a8 01       	movw	r20, r16
     a3e:	97 01       	movw	r18, r14
     a40:	0e 94 65 21 	call	0x42ca	; 0x42ca <__mulsi3>
     a44:	27 e0       	ldi	r18, 0x07	; 7
     a46:	95 95       	asr	r25
     a48:	87 95       	ror	r24
     a4a:	77 95       	ror	r23
     a4c:	67 95       	ror	r22
     a4e:	2a 95       	dec	r18
     a50:	d1 f7       	brne	.-12     	; 0xa46 <obstacleAvoidance+0x27a>
     a52:	e6 1a       	sub	r14, r22
     a54:	f7 0a       	sbc	r15, r23
     a56:	08 0b       	sbc	r16, r24
     a58:	19 0b       	sbc	r17, r25
     a5a:	e9 85       	ldd	r30, Y+9	; 0x09
     a5c:	fa 85       	ldd	r31, Y+10	; 0x0a
     a5e:	f1 82       	std	Z+1, r15	; 0x01
     a60:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     a62:	a9 85       	ldd	r26, Y+9	; 0x09
     a64:	ba 85       	ldd	r27, Y+10	; 0x0a
     a66:	8d 91       	ld	r24, X+
     a68:	9c 91       	ld	r25, X
     a6a:	81 50       	subi	r24, 0x01	; 1
     a6c:	92 40       	sbci	r25, 0x02	; 2
     a6e:	34 f0       	brlt	.+12     	; 0xa7c <obstacleAvoidance+0x2b0>
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	92 e0       	ldi	r25, 0x02	; 2
     a74:	e9 85       	ldd	r30, Y+9	; 0x09
     a76:	fa 85       	ldd	r31, Y+10	; 0x0a
     a78:	91 83       	std	Z+1, r25	; 0x01
     a7a:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     a7c:	af 81       	ldd	r26, Y+7	; 0x07
     a7e:	b8 85       	ldd	r27, Y+8	; 0x08
     a80:	8d 91       	ld	r24, X+
     a82:	9c 91       	ld	r25, X
     a84:	81 50       	subi	r24, 0x01	; 1
     a86:	92 40       	sbci	r25, 0x02	; 2
     a88:	34 f0       	brlt	.+12     	; 0xa96 <obstacleAvoidance+0x2ca>
     a8a:	80 e0       	ldi	r24, 0x00	; 0
     a8c:	92 e0       	ldi	r25, 0x02	; 2
     a8e:	ef 81       	ldd	r30, Y+7	; 0x07
     a90:	f8 85       	ldd	r31, Y+8	; 0x08
     a92:	91 83       	std	Z+1, r25	; 0x01
     a94:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     a96:	a9 85       	ldd	r26, Y+9	; 0x09
     a98:	ba 85       	ldd	r27, Y+10	; 0x0a
     a9a:	8d 91       	ld	r24, X+
     a9c:	9c 91       	ld	r25, X
     a9e:	80 50       	subi	r24, 0x00	; 0
     aa0:	9e 4f       	sbci	r25, 0xFE	; 254
     aa2:	34 f4       	brge	.+12     	; 0xab0 <obstacleAvoidance+0x2e4>
     aa4:	80 e0       	ldi	r24, 0x00	; 0
     aa6:	9e ef       	ldi	r25, 0xFE	; 254
     aa8:	e9 85       	ldd	r30, Y+9	; 0x09
     aaa:	fa 85       	ldd	r31, Y+10	; 0x0a
     aac:	91 83       	std	Z+1, r25	; 0x01
     aae:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     ab0:	af 81       	ldd	r26, Y+7	; 0x07
     ab2:	b8 85       	ldd	r27, Y+8	; 0x08
     ab4:	8d 91       	ld	r24, X+
     ab6:	9c 91       	ld	r25, X
     ab8:	80 50       	subi	r24, 0x00	; 0
     aba:	9e 4f       	sbci	r25, 0xFE	; 254
     abc:	34 f4       	brge	.+12     	; 0xaca <obstacleAvoidance+0x2fe>
     abe:	80 e0       	ldi	r24, 0x00	; 0
     ac0:	9e ef       	ldi	r25, 0xFE	; 254
     ac2:	ef 81       	ldd	r30, Y+7	; 0x07
     ac4:	f8 85       	ldd	r31, Y+8	; 0x08
     ac6:	91 83       	std	Z+1, r25	; 0x01
     ac8:	80 83       	st	Z, r24

}
     aca:	2a 96       	adiw	r28, 0x0a	; 10
     acc:	0f b6       	in	r0, 0x3f	; 63
     ace:	f8 94       	cli
     ad0:	de bf       	out	0x3e, r29	; 62
     ad2:	0f be       	out	0x3f, r0	; 63
     ad4:	cd bf       	out	0x3d, r28	; 61
     ad6:	cf 91       	pop	r28
     ad8:	df 91       	pop	r29
     ada:	1f 91       	pop	r17
     adc:	0f 91       	pop	r16
     ade:	ff 90       	pop	r15
     ae0:	ef 90       	pop	r14
     ae2:	df 90       	pop	r13
     ae4:	cf 90       	pop	r12
     ae6:	bf 90       	pop	r11
     ae8:	af 90       	pop	r10
     aea:	9f 90       	pop	r9
     aec:	8f 90       	pop	r8
     aee:	7f 90       	pop	r7
     af0:	6f 90       	pop	r6
     af2:	5f 90       	pop	r5
     af4:	4f 90       	pop	r4
     af6:	3f 90       	pop	r3
     af8:	2f 90       	pop	r2
     afa:	08 95       	ret

00000afc <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     afc:	80 91 94 00 	lds	r24, 0x0094
     b00:	90 91 95 00 	lds	r25, 0x0095
     b04:	0e 94 42 22 	call	0x4484	; 0x4484 <srand>

}
     b08:	08 95       	ret

00000b0a <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     b0a:	cf 93       	push	r28
     b0c:	df 93       	push	r29

	PCICR = 0;
     b0e:	e8 e6       	ldi	r30, 0x68	; 104
     b10:	f0 e0       	ldi	r31, 0x00	; 0
     b12:	10 82       	st	Z, r1
	PCMSK1 = 0;
     b14:	ac e6       	ldi	r26, 0x6C	; 108
     b16:	b0 e0       	ldi	r27, 0x00	; 0
     b18:	1c 92       	st	X, r1
	TCCR2A = 0;
     b1a:	20 eb       	ldi	r18, 0xB0	; 176
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	e9 01       	movw	r28, r18
     b20:	18 82       	st	Y, r1
	TCCR2B = 0;
     b22:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     b26:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     b2a:	80 81       	ld	r24, Z
     b2c:	82 60       	ori	r24, 0x02	; 2
     b2e:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     b30:	8c 91       	ld	r24, X
     b32:	80 68       	ori	r24, 0x80	; 128
     b34:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     b36:	88 81       	ld	r24, Y
     b38:	82 60       	ori	r24, 0x02	; 2
     b3a:	88 83       	st	Y, r24

}
     b3c:	df 91       	pop	r29
     b3e:	cf 91       	pop	r28
     b40:	08 95       	ret

00000b42 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     b42:	1f 92       	push	r1
     b44:	0f 92       	push	r0
     b46:	0f b6       	in	r0, 0x3f	; 63
     b48:	0f 92       	push	r0
     b4a:	11 24       	eor	r1, r1
     b4c:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     b4e:	80 91 11 02 	lds	r24, 0x0211
     b52:	88 23       	and	r24, r24
     b54:	21 f1       	breq	.+72     	; 0xb9e <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     b56:	80 91 03 01 	lds	r24, 0x0103
     b5a:	86 fd       	sbrc	r24, 6
     b5c:	20 c0       	rjmp	.+64     	; 0xb9e <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     b5e:	80 91 68 00 	lds	r24, 0x0068
     b62:	8d 7f       	andi	r24, 0xFD	; 253
     b64:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     b68:	80 91 6c 00 	lds	r24, 0x006C
     b6c:	8f 77       	andi	r24, 0x7F	; 127
     b6e:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b72:	81 e0       	ldi	r24, 0x01	; 1
     b74:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b78:	8d e0       	ldi	r24, 0x0D	; 13
     b7a:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     b7e:	80 91 b1 00 	lds	r24, 0x00B1
     b82:	86 60       	ori	r24, 0x06	; 6
     b84:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     b88:	80 91 70 00 	lds	r24, 0x0070
     b8c:	82 60       	ori	r24, 0x02	; 2
     b8e:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     b92:	10 92 26 03 	sts	0x0326, r1
     b96:	10 92 27 03 	sts	0x0327, r1
     b9a:	10 92 28 03 	sts	0x0328, r1

		}

	}
	
}
     b9e:	8f 91       	pop	r24
     ba0:	0f 90       	pop	r0
     ba2:	0f be       	out	0x3f, r0	; 63
     ba4:	0f 90       	pop	r0
     ba6:	1f 90       	pop	r1
     ba8:	18 95       	reti

00000baa <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     baa:	1f 92       	push	r1
     bac:	0f 92       	push	r0
     bae:	0f b6       	in	r0, 0x3f	; 63
     bb0:	0f 92       	push	r0
     bb2:	11 24       	eor	r1, r1
     bb4:	2f 93       	push	r18
     bb6:	3f 93       	push	r19
     bb8:	4f 93       	push	r20
     bba:	5f 93       	push	r21
     bbc:	8f 93       	push	r24
     bbe:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     bc0:	80 91 b1 00 	lds	r24, 0x00B1
     bc4:	88 7f       	andi	r24, 0xF8	; 248
     bc6:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     bca:	80 91 12 02 	lds	r24, 0x0212
     bce:	88 23       	and	r24, r24
     bd0:	c9 f0       	breq	.+50     	; 0xc04 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     bd2:	80 91 03 01 	lds	r24, 0x0103
     bd6:	86 ff       	sbrs	r24, 6
     bd8:	11 c0       	rjmp	.+34     	; 0xbfc <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bda:	80 91 68 00 	lds	r24, 0x0068
     bde:	82 60       	ori	r24, 0x02	; 2
     be0:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     be4:	80 91 6c 00 	lds	r24, 0x006C
     be8:	80 68       	ori	r24, 0x80	; 128
     bea:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     bee:	8f ef       	ldi	r24, 0xFF	; 255
     bf0:	9f ef       	ldi	r25, 0xFF	; 255
     bf2:	90 93 02 02 	sts	0x0202, r25
     bf6:	80 93 01 02 	sts	0x0201, r24
     bfa:	c8 c0       	rjmp	.+400    	; 0xd8c <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     bfc:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     c00:	83 e3       	ldi	r24, 0x33	; 51
     c02:	3f c0       	rjmp	.+126    	; 0xc82 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     c04:	40 91 01 02 	lds	r20, 0x0201
     c08:	50 91 02 02 	lds	r21, 0x0202
     c0c:	2f ef       	ldi	r18, 0xFF	; 255
     c0e:	4f 3f       	cpi	r20, 0xFF	; 255
     c10:	52 07       	cpc	r21, r18
     c12:	39 f5       	brne	.+78     	; 0xc62 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     c14:	80 91 03 01 	lds	r24, 0x0103
     c18:	86 ff       	sbrs	r24, 6
     c1a:	0b c0       	rjmp	.+22     	; 0xc32 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     c1c:	80 91 68 00 	lds	r24, 0x0068
     c20:	82 60       	ori	r24, 0x02	; 2
     c22:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     c26:	80 91 6c 00 	lds	r24, 0x006C
     c2a:	80 68       	ori	r24, 0x80	; 128
     c2c:	80 93 6c 00 	sts	0x006C, r24
     c30:	ad c0       	rjmp	.+346    	; 0xd8c <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     c32:	8c e1       	ldi	r24, 0x1C	; 28
     c34:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c38:	80 91 b1 00 	lds	r24, 0x00B1
     c3c:	86 60       	ori	r24, 0x06	; 6
     c3e:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     c42:	80 91 70 00 	lds	r24, 0x0070
     c46:	82 60       	ori	r24, 0x02	; 2
     c48:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     c4c:	10 92 26 03 	sts	0x0326, r1
     c50:	10 92 27 03 	sts	0x0327, r1
     c54:	10 92 28 03 	sts	0x0328, r1
					i=0;
     c58:	10 92 02 02 	sts	0x0202, r1
     c5c:	10 92 01 02 	sts	0x0201, r1
     c60:	95 c0       	rjmp	.+298    	; 0xd8c <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     c62:	41 30       	cpi	r20, 0x01	; 1
     c64:	51 05       	cpc	r21, r1
     c66:	d1 f4       	brne	.+52     	; 0xc9c <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     c68:	80 91 03 01 	lds	r24, 0x0103
     c6c:	90 e0       	ldi	r25, 0x00	; 0
     c6e:	80 74       	andi	r24, 0x40	; 64
     c70:	90 70       	andi	r25, 0x00	; 0
     c72:	26 e0       	ldi	r18, 0x06	; 6
     c74:	95 95       	asr	r25
     c76:	87 95       	ror	r24
     c78:	2a 95       	dec	r18
     c7a:	e1 f7       	brne	.-8      	; 0xc74 <__vector_13+0xca>
     c7c:	80 93 28 03 	sts	0x0328, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     c80:	86 e3       	ldi	r24, 0x36	; 54
     c82:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c86:	80 91 b1 00 	lds	r24, 0x00B1
     c8a:	86 60       	ori	r24, 0x06	; 6
     c8c:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     c90:	80 91 70 00 	lds	r24, 0x0070
     c94:	82 60       	ori	r24, 0x02	; 2
     c96:	80 93 70 00 	sts	0x0070, r24
     c9a:	78 c0       	rjmp	.+240    	; 0xd8c <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     c9c:	ca 01       	movw	r24, r20
     c9e:	02 97       	sbiw	r24, 0x02	; 2
     ca0:	05 97       	sbiw	r24, 0x05	; 5
     ca2:	30 f5       	brcc	.+76     	; 0xcf0 <__vector_13+0x146>
		
				OCR2A = 54;
     ca4:	86 e3       	ldi	r24, 0x36	; 54
     ca6:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     caa:	80 91 b1 00 	lds	r24, 0x00B1
     cae:	86 60       	ori	r24, 0x06	; 6
     cb0:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     cb4:	80 91 70 00 	lds	r24, 0x0070
     cb8:	82 60       	ori	r24, 0x02	; 2
     cba:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     cbe:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     cc2:	30 e0       	ldi	r19, 0x00	; 0
     cc4:	20 74       	andi	r18, 0x40	; 64
     cc6:	30 70       	andi	r19, 0x00	; 0
     cc8:	96 e0       	ldi	r25, 0x06	; 6
     cca:	36 95       	lsr	r19
     ccc:	27 95       	ror	r18
     cce:	9a 95       	dec	r25
     cd0:	e1 f7       	brne	.-8      	; 0xcca <__vector_13+0x120>
     cd2:	86 e0       	ldi	r24, 0x06	; 6
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	84 1b       	sub	r24, r20
     cd8:	95 0b       	sbc	r25, r21
     cda:	02 c0       	rjmp	.+4      	; 0xce0 <__vector_13+0x136>
     cdc:	22 0f       	add	r18, r18
     cde:	33 1f       	adc	r19, r19
     ce0:	8a 95       	dec	r24
     ce2:	e2 f7       	brpl	.-8      	; 0xcdc <__vector_13+0x132>
				address_temp += temp;
     ce4:	80 91 27 03 	lds	r24, 0x0327
     ce8:	82 0f       	add	r24, r18
     cea:	80 93 27 03 	sts	0x0327, r24
     cee:	4e c0       	rjmp	.+156    	; 0xd8c <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     cf0:	ca 01       	movw	r24, r20
     cf2:	07 97       	sbiw	r24, 0x07	; 7
     cf4:	06 97       	sbiw	r24, 0x06	; 6
     cf6:	30 f5       	brcc	.+76     	; 0xd44 <__vector_13+0x19a>

				OCR2A = 54;
     cf8:	86 e3       	ldi	r24, 0x36	; 54
     cfa:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     cfe:	80 91 b1 00 	lds	r24, 0x00B1
     d02:	86 60       	ori	r24, 0x06	; 6
     d04:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     d08:	80 91 70 00 	lds	r24, 0x0070
     d0c:	82 60       	ori	r24, 0x02	; 2
     d0e:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     d12:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     d16:	30 e0       	ldi	r19, 0x00	; 0
     d18:	20 74       	andi	r18, 0x40	; 64
     d1a:	30 70       	andi	r19, 0x00	; 0
     d1c:	86 e0       	ldi	r24, 0x06	; 6
     d1e:	36 95       	lsr	r19
     d20:	27 95       	ror	r18
     d22:	8a 95       	dec	r24
     d24:	e1 f7       	brne	.-8      	; 0xd1e <__vector_13+0x174>
     d26:	8c e0       	ldi	r24, 0x0C	; 12
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	84 1b       	sub	r24, r20
     d2c:	95 0b       	sbc	r25, r21
     d2e:	02 c0       	rjmp	.+4      	; 0xd34 <__vector_13+0x18a>
     d30:	22 0f       	add	r18, r18
     d32:	33 1f       	adc	r19, r19
     d34:	8a 95       	dec	r24
     d36:	e2 f7       	brpl	.-8      	; 0xd30 <__vector_13+0x186>
				data_temp += temp;
     d38:	80 91 26 03 	lds	r24, 0x0326
     d3c:	82 0f       	add	r24, r18
     d3e:	80 93 26 03 	sts	0x0326, r24
     d42:	24 c0       	rjmp	.+72     	; 0xd8c <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     d44:	4d 30       	cpi	r20, 0x0D	; 13
     d46:	51 05       	cpc	r21, r1
     d48:	09 f5       	brne	.+66     	; 0xd8c <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     d4a:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     d4e:	80 91 68 00 	lds	r24, 0x0068
     d52:	82 60       	ori	r24, 0x02	; 2
     d54:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     d58:	80 91 6c 00 	lds	r24, 0x006C
     d5c:	80 68       	ori	r24, 0x80	; 128
     d5e:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     d62:	8f ef       	ldi	r24, 0xFF	; 255
     d64:	9f ef       	ldi	r25, 0xFF	; 255
     d66:	90 93 02 02 	sts	0x0202, r25
     d6a:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     d6e:	80 91 28 03 	lds	r24, 0x0328
     d72:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d76:	80 91 27 03 	lds	r24, 0x0327
     d7a:	80 93 24 03 	sts	0x0324, r24
				data_ir = data_temp;
     d7e:	80 91 26 03 	lds	r24, 0x0326
     d82:	80 93 25 03 	sts	0x0325, r24
				command_received=1;
     d86:	81 e0       	ldi	r24, 0x01	; 1
     d88:	80 93 17 05 	sts	0x0517, r24

			} 

		}
	
		if(i!=-1) {
     d8c:	80 91 01 02 	lds	r24, 0x0201
     d90:	90 91 02 02 	lds	r25, 0x0202
     d94:	2f ef       	ldi	r18, 0xFF	; 255
     d96:	8f 3f       	cpi	r24, 0xFF	; 255
     d98:	92 07       	cpc	r25, r18
     d9a:	29 f0       	breq	.+10     	; 0xda6 <__vector_13+0x1fc>

			i++;
     d9c:	01 96       	adiw	r24, 0x01	; 1
     d9e:	90 93 02 02 	sts	0x0202, r25
     da2:	80 93 01 02 	sts	0x0201, r24

		}

}
     da6:	9f 91       	pop	r25
     da8:	8f 91       	pop	r24
     daa:	5f 91       	pop	r21
     dac:	4f 91       	pop	r20
     dae:	3f 91       	pop	r19
     db0:	2f 91       	pop	r18
     db2:	0f 90       	pop	r0
     db4:	0f be       	out	0x3f, r0	; 63
     db6:	0f 90       	pop	r0
     db8:	1f 90       	pop	r1
     dba:	18 95       	reti

00000dbc <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     dbc:	80 91 00 02 	lds	r24, 0x0200
     dc0:	08 95       	ret

00000dc2 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     dc2:	80 91 24 03 	lds	r24, 0x0324
     dc6:	08 95       	ret

00000dc8 <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     dc8:	80 91 25 03 	lds	r24, 0x0325
     dcc:	08 95       	ret

00000dce <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     dce:	80 91 11 02 	lds	r24, 0x0211
     dd2:	88 23       	and	r24, r24
     dd4:	09 f4       	brne	.+2      	; 0xdd8 <handleIRRemoteCommands+0xa>
     dd6:	ae c1       	rjmp	.+860    	; 0x1134 <handleIRRemoteCommands+0x366>

		if(command_received) {
     dd8:	80 91 17 05 	lds	r24, 0x0517
     ddc:	88 23       	and	r24, r24
     dde:	09 f4       	brne	.+2      	; 0xde2 <handleIRRemoteCommands+0x14>
     de0:	a9 c1       	rjmp	.+850    	; 0x1134 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     de2:	80 91 25 03 	lds	r24, 0x0325

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     de6:	80 93 16 05 	sts	0x0516, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     dea:	10 92 17 05 	sts	0x0517, r1

			switch(irCommand) {
     dee:	e8 2f       	mov	r30, r24
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	e5 33       	cpi	r30, 0x35	; 53
     df4:	f1 05       	cpc	r31, r1
     df6:	08 f0       	brcs	.+2      	; 0xdfa <handleIRRemoteCommands+0x2c>
     df8:	67 c1       	rjmp	.+718    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
     dfa:	ee 58       	subi	r30, 0x8E	; 142
     dfc:	ff 4f       	sbci	r31, 0xFF	; 255
     dfe:	ee 0f       	add	r30, r30
     e00:	ff 1f       	adc	r31, r31
     e02:	05 90       	lpm	r0, Z+
     e04:	f4 91       	lpm	r31, Z+
     e06:	e0 2d       	mov	r30, r0
     e08:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     e0a:	10 92 f8 03 	sts	0x03F8, r1
     e0e:	10 92 f7 03 	sts	0x03F7, r1
					pwm_left_desired = 0;
     e12:	10 92 fa 03 	sts	0x03FA, r1
     e16:	10 92 f9 03 	sts	0x03F9, r1
     e1a:	56 c1       	rjmp	.+684    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     e1c:	20 91 f7 03 	lds	r18, 0x03F7
     e20:	30 91 f8 03 	lds	r19, 0x03F8
     e24:	80 91 f9 03 	lds	r24, 0x03F9
     e28:	90 91 fa 03 	lds	r25, 0x03FA
     e2c:	82 17       	cp	r24, r18
     e2e:	93 07       	cpc	r25, r19
     e30:	2c f4       	brge	.+10     	; 0xe3c <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     e32:	30 93 fa 03 	sts	0x03FA, r19
     e36:	20 93 f9 03 	sts	0x03F9, r18
     e3a:	04 c0       	rjmp	.+8      	; 0xe44 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     e3c:	90 93 f8 03 	sts	0x03F8, r25
     e40:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired += STEP_MOTORS;
     e44:	80 91 f7 03 	lds	r24, 0x03F7
     e48:	90 91 f8 03 	lds	r25, 0x03F8
     e4c:	4e 96       	adiw	r24, 0x1e	; 30
     e4e:	90 93 f8 03 	sts	0x03F8, r25
     e52:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     e56:	20 91 f9 03 	lds	r18, 0x03F9
     e5a:	30 91 fa 03 	lds	r19, 0x03FA
     e5e:	22 5e       	subi	r18, 0xE2	; 226
     e60:	3f 4f       	sbci	r19, 0xFF	; 255
     e62:	30 93 fa 03 	sts	0x03FA, r19
     e66:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     e6a:	81 50       	subi	r24, 0x01	; 1
     e6c:	92 40       	sbci	r25, 0x02	; 2
     e6e:	0c f4       	brge	.+2      	; 0xe72 <handleIRRemoteCommands+0xa4>
     e70:	5e c0       	rjmp	.+188    	; 0xf2e <handleIRRemoteCommands+0x160>
     e72:	80 e0       	ldi	r24, 0x00	; 0
     e74:	92 e0       	ldi	r25, 0x02	; 2
     e76:	57 c0       	rjmp	.+174    	; 0xf26 <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e78:	20 91 f7 03 	lds	r18, 0x03F7
     e7c:	30 91 f8 03 	lds	r19, 0x03F8
     e80:	80 91 f5 03 	lds	r24, 0x03F5
     e84:	90 91 f6 03 	lds	r25, 0x03F6
     e88:	28 17       	cp	r18, r24
     e8a:	39 07       	cpc	r19, r25
     e8c:	2c f4       	brge	.+10     	; 0xe98 <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     e8e:	30 93 fa 03 	sts	0x03FA, r19
     e92:	20 93 f9 03 	sts	0x03F9, r18
     e96:	08 c0       	rjmp	.+16     	; 0xea8 <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     e98:	80 91 f9 03 	lds	r24, 0x03F9
     e9c:	90 91 fa 03 	lds	r25, 0x03FA
     ea0:	90 93 f8 03 	sts	0x03F8, r25
     ea4:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     ea8:	80 91 f7 03 	lds	r24, 0x03F7
     eac:	90 91 f8 03 	lds	r25, 0x03F8
     eb0:	4e 97       	sbiw	r24, 0x1e	; 30
     eb2:	90 93 f8 03 	sts	0x03F8, r25
     eb6:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     eba:	20 91 f9 03 	lds	r18, 0x03F9
     ebe:	30 91 fa 03 	lds	r19, 0x03FA
     ec2:	2e 51       	subi	r18, 0x1E	; 30
     ec4:	30 40       	sbci	r19, 0x00	; 0
     ec6:	30 93 fa 03 	sts	0x03FA, r19
     eca:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     ece:	80 50       	subi	r24, 0x00	; 0
     ed0:	9e 4f       	sbci	r25, 0xFE	; 254
     ed2:	34 f4       	brge	.+12     	; 0xee0 <handleIRRemoteCommands+0x112>
     ed4:	80 e0       	ldi	r24, 0x00	; 0
     ed6:	9e ef       	ldi	r25, 0xFE	; 254
     ed8:	90 93 f8 03 	sts	0x03F8, r25
     edc:	80 93 f7 03 	sts	0x03F7, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     ee0:	20 50       	subi	r18, 0x00	; 0
     ee2:	3e 4f       	sbci	r19, 0xFE	; 254
     ee4:	0c f0       	brlt	.+2      	; 0xee8 <handleIRRemoteCommands+0x11a>
     ee6:	f0 c0       	rjmp	.+480    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
     ee8:	80 e0       	ldi	r24, 0x00	; 0
     eea:	9e ef       	ldi	r25, 0xFE	; 254
     eec:	90 93 fa 03 	sts	0x03FA, r25
     ef0:	80 93 f9 03 	sts	0x03F9, r24
     ef4:	e9 c0       	rjmp	.+466    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     ef6:	80 91 f7 03 	lds	r24, 0x03F7
     efa:	90 91 f8 03 	lds	r25, 0x03F8
     efe:	4e 97       	sbiw	r24, 0x1e	; 30
     f00:	90 93 f8 03 	sts	0x03F8, r25
     f04:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     f08:	20 91 f9 03 	lds	r18, 0x03F9
     f0c:	30 91 fa 03 	lds	r19, 0x03FA
     f10:	22 5e       	subi	r18, 0xE2	; 226
     f12:	3f 4f       	sbci	r19, 0xFF	; 255
     f14:	30 93 fa 03 	sts	0x03FA, r19
     f18:	20 93 f9 03 	sts	0x03F9, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     f1c:	80 50       	subi	r24, 0x00	; 0
     f1e:	9e 4f       	sbci	r25, 0xFE	; 254
     f20:	34 f4       	brge	.+12     	; 0xf2e <handleIRRemoteCommands+0x160>
     f22:	80 e0       	ldi	r24, 0x00	; 0
     f24:	9e ef       	ldi	r25, 0xFE	; 254
     f26:	90 93 f8 03 	sts	0x03F8, r25
     f2a:	80 93 f7 03 	sts	0x03F7, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f2e:	21 50       	subi	r18, 0x01	; 1
     f30:	32 40       	sbci	r19, 0x02	; 2
     f32:	0c f4       	brge	.+2      	; 0xf36 <handleIRRemoteCommands+0x168>
     f34:	c9 c0       	rjmp	.+402    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
     f36:	27 c0       	rjmp	.+78     	; 0xf86 <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     f38:	80 91 f7 03 	lds	r24, 0x03F7
     f3c:	90 91 f8 03 	lds	r25, 0x03F8
     f40:	4e 96       	adiw	r24, 0x1e	; 30
     f42:	90 93 f8 03 	sts	0x03F8, r25
     f46:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     f4a:	20 91 f9 03 	lds	r18, 0x03F9
     f4e:	30 91 fa 03 	lds	r19, 0x03FA
     f52:	2e 51       	subi	r18, 0x1E	; 30
     f54:	30 40       	sbci	r19, 0x00	; 0
     f56:	30 93 fa 03 	sts	0x03FA, r19
     f5a:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f5e:	81 50       	subi	r24, 0x01	; 1
     f60:	92 40       	sbci	r25, 0x02	; 2
     f62:	0c f4       	brge	.+2      	; 0xf66 <handleIRRemoteCommands+0x198>
     f64:	bd cf       	rjmp	.-134    	; 0xee0 <handleIRRemoteCommands+0x112>
     f66:	80 e0       	ldi	r24, 0x00	; 0
     f68:	92 e0       	ldi	r25, 0x02	; 2
     f6a:	b6 cf       	rjmp	.-148    	; 0xed8 <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     f6c:	80 91 f9 03 	lds	r24, 0x03F9
     f70:	90 91 fa 03 	lds	r25, 0x03FA
     f74:	4e 96       	adiw	r24, 0x1e	; 30
     f76:	90 93 fa 03 	sts	0x03FA, r25
     f7a:	80 93 f9 03 	sts	0x03F9, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f7e:	81 50       	subi	r24, 0x01	; 1
     f80:	92 40       	sbci	r25, 0x02	; 2
     f82:	0c f4       	brge	.+2      	; 0xf86 <handleIRRemoteCommands+0x1b8>
     f84:	a1 c0       	rjmp	.+322    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
     f86:	80 e0       	ldi	r24, 0x00	; 0
     f88:	92 e0       	ldi	r25, 0x02	; 2
     f8a:	b0 cf       	rjmp	.-160    	; 0xeec <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     f8c:	80 91 f7 03 	lds	r24, 0x03F7
     f90:	90 91 f8 03 	lds	r25, 0x03F8
     f94:	4e 96       	adiw	r24, 0x1e	; 30
     f96:	90 93 f8 03 	sts	0x03F8, r25
     f9a:	80 93 f7 03 	sts	0x03F7, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f9e:	81 50       	subi	r24, 0x01	; 1
     fa0:	92 40       	sbci	r25, 0x02	; 2
     fa2:	0c f4       	brge	.+2      	; 0xfa6 <handleIRRemoteCommands+0x1d8>
     fa4:	91 c0       	rjmp	.+290    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
     fa6:	80 e0       	ldi	r24, 0x00	; 0
     fa8:	92 e0       	ldi	r25, 0x02	; 2
     faa:	1d c0       	rjmp	.+58     	; 0xfe6 <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     fac:	80 91 f9 03 	lds	r24, 0x03F9
     fb0:	90 91 fa 03 	lds	r25, 0x03FA
     fb4:	4e 97       	sbiw	r24, 0x1e	; 30
     fb6:	90 93 fa 03 	sts	0x03FA, r25
     fba:	80 93 f9 03 	sts	0x03F9, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     fbe:	80 50       	subi	r24, 0x00	; 0
     fc0:	9e 4f       	sbci	r25, 0xFE	; 254
     fc2:	0c f0       	brlt	.+2      	; 0xfc6 <handleIRRemoteCommands+0x1f8>
     fc4:	81 c0       	rjmp	.+258    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
     fc6:	90 cf       	rjmp	.-224    	; 0xee8 <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     fc8:	80 91 f7 03 	lds	r24, 0x03F7
     fcc:	90 91 f8 03 	lds	r25, 0x03F8
     fd0:	4e 97       	sbiw	r24, 0x1e	; 30
     fd2:	90 93 f8 03 	sts	0x03F8, r25
     fd6:	80 93 f7 03 	sts	0x03F7, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     fda:	80 50       	subi	r24, 0x00	; 0
     fdc:	9e 4f       	sbci	r25, 0xFE	; 254
     fde:	0c f0       	brlt	.+2      	; 0xfe2 <handleIRRemoteCommands+0x214>
     fe0:	73 c0       	rjmp	.+230    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
     fe2:	80 e0       	ldi	r24, 0x00	; 0
     fe4:	9e ef       	ldi	r25, 0xFE	; 254
     fe6:	90 93 f8 03 	sts	0x03F8, r25
     fea:	80 93 f7 03 	sts	0x03F7, r24
     fee:	6c c0       	rjmp	.+216    	; 0x10c8 <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
     ff0:	80 91 18 05 	lds	r24, 0x0518
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	01 96       	adiw	r24, 0x01	; 1
     ff8:	65 e0       	ldi	r22, 0x05	; 5
     ffa:	70 e0       	ldi	r23, 0x00	; 0
     ffc:	0e 94 98 21 	call	0x4330	; 0x4330 <__divmodhi4>
    1000:	80 93 18 05 	sts	0x0518, r24

					if(colorState==0) {			// turn on blue and off all IRs
    1004:	88 23       	and	r24, r24
    1006:	31 f4       	brne	.+12     	; 0x1014 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
    1008:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
    100a:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
    100c:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
    1010:	8f ef       	ldi	r24, 0xFF	; 255
    1012:	20 c0       	rjmp	.+64     	; 0x1054 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
    1014:	81 30       	cpi	r24, 0x01	; 1
    1016:	31 f4       	brne	.+12     	; 0x1024 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
    1018:	8f ef       	ldi	r24, 0xFF	; 255
    101a:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
    101e:	10 92 0d 02 	sts	0x020D, r1
    1022:	1a c0       	rjmp	.+52     	; 0x1058 <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
    1024:	82 30       	cpi	r24, 0x02	; 2
    1026:	41 f4       	brne	.+16     	; 0x1038 <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
    1028:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    102a:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    102c:	8f ef       	ldi	r24, 0xFF	; 255
    102e:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1032:	80 93 0d 02 	sts	0x020D, r24
    1036:	06 c0       	rjmp	.+12     	; 0x1044 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    1038:	83 30       	cpi	r24, 0x03	; 3
    103a:	39 f4       	brne	.+14     	; 0x104a <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    103c:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    1040:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    1044:	10 92 0c 02 	sts	0x020C, r1
    1048:	09 c0       	rjmp	.+18     	; 0x105c <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    104a:	84 30       	cpi	r24, 0x04	; 4
    104c:	39 f4       	brne	.+14     	; 0x105c <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    104e:	8f ef       	ldi	r24, 0xFF	; 255
    1050:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1054:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    1058:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    105c:	80 91 0c 02 	lds	r24, 0x020C
    1060:	0e 94 d8 08 	call	0x11b0	; 0x11b0 <updateRedLed>
					updateGreenLed(pwm_green);
    1064:	80 91 0d 02 	lds	r24, 0x020D
    1068:	0e 94 ee 08 	call	0x11dc	; 0x11dc <updateGreenLed>
					updateBlueLed(pwm_blue);
    106c:	80 91 0e 02 	lds	r24, 0x020E
    1070:	0e 94 04 09 	call	0x1208	; 0x1208 <updateBlueLed>
    1074:	29 c0       	rjmp	.+82     	; 0x10c8 <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    1076:	81 e0       	ldi	r24, 0x01	; 1
    1078:	80 93 3e 05 	sts	0x053E, r24
    107c:	25 c0       	rjmp	.+74     	; 0x10c8 <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    107e:	10 92 3e 05 	sts	0x053E, r1
    1082:	22 c0       	rjmp	.+68     	; 0x10c8 <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    1084:	80 91 19 05 	lds	r24, 0x0519
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	01 96       	adiw	r24, 0x01	; 1
    108c:	83 70       	andi	r24, 0x03	; 3
    108e:	90 70       	andi	r25, 0x00	; 0
    1090:	80 93 19 05 	sts	0x0519, r24
					switch(behaviorState) {
    1094:	81 30       	cpi	r24, 0x01	; 1
    1096:	61 f0       	breq	.+24     	; 0x10b0 <handleIRRemoteCommands+0x2e2>
    1098:	81 30       	cpi	r24, 0x01	; 1
    109a:	28 f0       	brcs	.+10     	; 0x10a6 <handleIRRemoteCommands+0x2d8>
    109c:	82 30       	cpi	r24, 0x02	; 2
    109e:	59 f0       	breq	.+22     	; 0x10b6 <handleIRRemoteCommands+0x2e8>
    10a0:	83 30       	cpi	r24, 0x03	; 3
    10a2:	91 f4       	brne	.+36     	; 0x10c8 <handleIRRemoteCommands+0x2fa>
    10a4:	0c c0       	rjmp	.+24     	; 0x10be <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    10a6:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 0;
    10aa:	10 92 3f 05 	sts	0x053F, r1
    10ae:	0c c0       	rjmp	.+24     	; 0x10c8 <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    10b0:	80 93 3e 05 	sts	0x053E, r24
    10b4:	fa cf       	rjmp	.-12     	; 0x10aa <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    10b6:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 1;
    10ba:	81 e0       	ldi	r24, 0x01	; 1
    10bc:	03 c0       	rjmp	.+6      	; 0x10c4 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    10be:	81 e0       	ldi	r24, 0x01	; 1
    10c0:	80 93 3e 05 	sts	0x053E, r24
							cliffAvoidanceEnabled = 1;
    10c4:	80 93 3f 05 	sts	0x053F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    10c8:	20 91 f7 03 	lds	r18, 0x03F7
    10cc:	30 91 f8 03 	lds	r19, 0x03F8
    10d0:	37 fd       	sbrc	r19, 7
    10d2:	09 c0       	rjmp	.+18     	; 0x10e6 <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    10d4:	35 95       	asr	r19
    10d6:	27 95       	ror	r18
    10d8:	35 95       	asr	r19
    10da:	27 95       	ror	r18
    10dc:	30 93 0a 04 	sts	0x040A, r19
    10e0:	20 93 09 04 	sts	0x0409, r18
    10e4:	0c c0       	rjmp	.+24     	; 0x10fe <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    10e6:	88 27       	eor	r24, r24
    10e8:	99 27       	eor	r25, r25
    10ea:	82 1b       	sub	r24, r18
    10ec:	93 0b       	sbc	r25, r19
    10ee:	95 95       	asr	r25
    10f0:	87 95       	ror	r24
    10f2:	95 95       	asr	r25
    10f4:	87 95       	ror	r24
    10f6:	90 93 0a 04 	sts	0x040A, r25
    10fa:	80 93 09 04 	sts	0x0409, r24
			}
			if(pwm_left_desired >= 0) {
    10fe:	20 91 f9 03 	lds	r18, 0x03F9
    1102:	30 91 fa 03 	lds	r19, 0x03FA
    1106:	37 fd       	sbrc	r19, 7
    1108:	09 c0       	rjmp	.+18     	; 0x111c <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    110a:	35 95       	asr	r19
    110c:	27 95       	ror	r18
    110e:	35 95       	asr	r19
    1110:	27 95       	ror	r18
    1112:	30 93 08 04 	sts	0x0408, r19
    1116:	20 93 07 04 	sts	0x0407, r18
    111a:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    111c:	88 27       	eor	r24, r24
    111e:	99 27       	eor	r25, r25
    1120:	82 1b       	sub	r24, r18
    1122:	93 0b       	sbc	r25, r19
    1124:	95 95       	asr	r25
    1126:	87 95       	ror	r24
    1128:	95 95       	asr	r25
    112a:	87 95       	ror	r24
    112c:	90 93 08 04 	sts	0x0408, r25
    1130:	80 93 07 04 	sts	0x0407, r24
    1134:	08 95       	ret

00001136 <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    1136:	e0 e8       	ldi	r30, 0x80	; 128
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	10 82       	st	Z, r1
	TCCR1B = 0;
    113c:	a1 e8       	ldi	r26, 0x81	; 129
    113e:	b0 e0       	ldi	r27, 0x00	; 0
    1140:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    1142:	80 81       	ld	r24, Z
    1144:	89 6a       	ori	r24, 0xA9	; 169
    1146:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    1148:	8c 91       	ld	r24, X
    114a:	89 60       	ori	r24, 0x09	; 9
    114c:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    114e:	80 91 0c 02 	lds	r24, 0x020C
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	90 93 89 00 	sts	0x0089, r25
    1158:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    115c:	80 91 0d 02 	lds	r24, 0x020D
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	90 93 8b 00 	sts	0x008B, r25
    1166:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    116a:	80 91 0e 02 	lds	r24, 0x020E
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	90 93 8d 00 	sts	0x008D, r25
    1174:	80 93 8c 00 	sts	0x008C, r24

}
    1178:	08 95       	ret

0000117a <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    117a:	81 e0       	ldi	r24, 0x01	; 1
    117c:	90 91 0f 04 	lds	r25, 0x040F
    1180:	89 1b       	sub	r24, r25
    1182:	80 93 0f 04 	sts	0x040F, r24

	if(blinkState) {
    1186:	88 23       	and	r24, r24
    1188:	61 f0       	breq	.+24     	; 0x11a2 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    118a:	80 91 80 00 	lds	r24, 0x0080
    118e:	88 60       	ori	r24, 0x08	; 8
    1190:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    1194:	8f ef       	ldi	r24, 0xFF	; 255
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	90 93 8d 00 	sts	0x008D, r25
    119c:	80 93 8c 00 	sts	0x008C, r24
    11a0:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    11a2:	80 91 80 00 	lds	r24, 0x0080
    11a6:	87 7f       	andi	r24, 0xF7	; 247
    11a8:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    11ac:	2f 98       	cbi	0x05, 7	; 5
    11ae:	08 95       	ret

000011b0 <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    11b0:	98 2f       	mov	r25, r24

	if(value == 0) {
    11b2:	88 23       	and	r24, r24
    11b4:	39 f4       	brne	.+14     	; 0x11c4 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    11b6:	80 91 80 00 	lds	r24, 0x0080
    11ba:	8f 77       	andi	r24, 0x7F	; 127
    11bc:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    11c0:	2d 98       	cbi	0x05, 5	; 5
    11c2:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    11c4:	80 91 80 00 	lds	r24, 0x0080
    11c8:	80 68       	ori	r24, 0x80	; 128
    11ca:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    11ce:	89 2f       	mov	r24, r25
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	90 93 89 00 	sts	0x0089, r25
    11d6:	80 93 88 00 	sts	0x0088, r24
    11da:	08 95       	ret

000011dc <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    11dc:	98 2f       	mov	r25, r24

	if(value == 0) {
    11de:	88 23       	and	r24, r24
    11e0:	39 f4       	brne	.+14     	; 0x11f0 <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    11e2:	80 91 80 00 	lds	r24, 0x0080
    11e6:	8f 7d       	andi	r24, 0xDF	; 223
    11e8:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    11ec:	2e 98       	cbi	0x05, 6	; 5
    11ee:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    11f0:	80 91 80 00 	lds	r24, 0x0080
    11f4:	80 62       	ori	r24, 0x20	; 32
    11f6:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    11fa:	89 2f       	mov	r24, r25
    11fc:	90 e0       	ldi	r25, 0x00	; 0
    11fe:	90 93 8b 00 	sts	0x008B, r25
    1202:	80 93 8a 00 	sts	0x008A, r24
    1206:	08 95       	ret

00001208 <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    1208:	98 2f       	mov	r25, r24

	if(value == 0) {
    120a:	88 23       	and	r24, r24
    120c:	39 f4       	brne	.+14     	; 0x121c <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    120e:	80 91 80 00 	lds	r24, 0x0080
    1212:	87 7f       	andi	r24, 0xF7	; 247
    1214:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    1218:	2f 98       	cbi	0x05, 7	; 5
    121a:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    121c:	80 91 80 00 	lds	r24, 0x0080
    1220:	88 60       	ori	r24, 0x08	; 8
    1222:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    1226:	89 2f       	mov	r24, r25
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	90 93 8d 00 	sts	0x008D, r25
    122e:	80 93 8c 00 	sts	0x008C, r24
    1232:	08 95       	ret

00001234 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    1234:	83 30       	cpi	r24, 0x03	; 3
    1236:	79 f1       	breq	.+94     	; 0x1296 <setGreenLed+0x62>
    1238:	84 30       	cpi	r24, 0x04	; 4
    123a:	28 f4       	brcc	.+10     	; 0x1246 <setGreenLed+0x12>
    123c:	81 30       	cpi	r24, 0x01	; 1
    123e:	b9 f0       	breq	.+46     	; 0x126e <setGreenLed+0x3a>
    1240:	82 30       	cpi	r24, 0x02	; 2
    1242:	f8 f4       	brcc	.+62     	; 0x1282 <setGreenLed+0x4e>
    1244:	0a c0       	rjmp	.+20     	; 0x125a <setGreenLed+0x26>
    1246:	85 30       	cpi	r24, 0x05	; 5
    1248:	b9 f1       	breq	.+110    	; 0x12b8 <setGreenLed+0x84>
    124a:	85 30       	cpi	r24, 0x05	; 5
    124c:	58 f1       	brcs	.+86     	; 0x12a4 <setGreenLed+0x70>
    124e:	86 30       	cpi	r24, 0x06	; 6
    1250:	e9 f1       	breq	.+122    	; 0x12cc <setGreenLed+0x98>
    1252:	87 30       	cpi	r24, 0x07	; 7
    1254:	09 f0       	breq	.+2      	; 0x1258 <setGreenLed+0x24>
    1256:	55 c0       	rjmp	.+170    	; 0x1302 <setGreenLed+0xce>
    1258:	43 c0       	rjmp	.+134    	; 0x12e0 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    125a:	66 23       	and	r22, r22
    125c:	21 f0       	breq	.+8      	; 0x1266 <setGreenLed+0x32>
    125e:	80 91 0b 01 	lds	r24, 0x010B
    1262:	8e 7f       	andi	r24, 0xFE	; 254
    1264:	42 c0       	rjmp	.+132    	; 0x12ea <setGreenLed+0xb6>
    1266:	80 91 0b 01 	lds	r24, 0x010B
    126a:	81 60       	ori	r24, 0x01	; 1
    126c:	3e c0       	rjmp	.+124    	; 0x12ea <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    126e:	66 23       	and	r22, r22
    1270:	21 f0       	breq	.+8      	; 0x127a <setGreenLed+0x46>
    1272:	80 91 0b 01 	lds	r24, 0x010B
    1276:	8d 7f       	andi	r24, 0xFD	; 253
    1278:	38 c0       	rjmp	.+112    	; 0x12ea <setGreenLed+0xb6>
    127a:	80 91 0b 01 	lds	r24, 0x010B
    127e:	82 60       	ori	r24, 0x02	; 2
    1280:	34 c0       	rjmp	.+104    	; 0x12ea <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    1282:	66 23       	and	r22, r22
    1284:	21 f0       	breq	.+8      	; 0x128e <setGreenLed+0x5a>
    1286:	80 91 0b 01 	lds	r24, 0x010B
    128a:	8b 7f       	andi	r24, 0xFB	; 251
    128c:	2e c0       	rjmp	.+92     	; 0x12ea <setGreenLed+0xb6>
    128e:	80 91 0b 01 	lds	r24, 0x010B
    1292:	84 60       	ori	r24, 0x04	; 4
    1294:	2a c0       	rjmp	.+84     	; 0x12ea <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    1296:	66 23       	and	r22, r22
    1298:	11 f0       	breq	.+4      	; 0x129e <setGreenLed+0x6a>
    129a:	a3 98       	cbi	0x14, 3	; 20
    129c:	01 c0       	rjmp	.+2      	; 0x12a0 <setGreenLed+0x6c>
    129e:	a3 9a       	sbi	0x14, 3	; 20
    12a0:	84 b3       	in	r24, 0x14	; 20
    12a2:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    12a4:	66 23       	and	r22, r22
    12a6:	21 f0       	breq	.+8      	; 0x12b0 <setGreenLed+0x7c>
    12a8:	80 91 0b 01 	lds	r24, 0x010B
    12ac:	8f 7e       	andi	r24, 0xEF	; 239
    12ae:	1d c0       	rjmp	.+58     	; 0x12ea <setGreenLed+0xb6>
    12b0:	80 91 0b 01 	lds	r24, 0x010B
    12b4:	80 61       	ori	r24, 0x10	; 16
    12b6:	19 c0       	rjmp	.+50     	; 0x12ea <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    12b8:	66 23       	and	r22, r22
    12ba:	21 f0       	breq	.+8      	; 0x12c4 <setGreenLed+0x90>
    12bc:	80 91 0b 01 	lds	r24, 0x010B
    12c0:	8f 7d       	andi	r24, 0xDF	; 223
    12c2:	13 c0       	rjmp	.+38     	; 0x12ea <setGreenLed+0xb6>
    12c4:	80 91 0b 01 	lds	r24, 0x010B
    12c8:	80 62       	ori	r24, 0x20	; 32
    12ca:	0f c0       	rjmp	.+30     	; 0x12ea <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    12cc:	66 23       	and	r22, r22
    12ce:	21 f0       	breq	.+8      	; 0x12d8 <setGreenLed+0xa4>
    12d0:	80 91 0b 01 	lds	r24, 0x010B
    12d4:	8f 7b       	andi	r24, 0xBF	; 191
    12d6:	09 c0       	rjmp	.+18     	; 0x12ea <setGreenLed+0xb6>
    12d8:	80 91 0b 01 	lds	r24, 0x010B
    12dc:	80 64       	ori	r24, 0x40	; 64
    12de:	05 c0       	rjmp	.+10     	; 0x12ea <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    12e0:	66 23       	and	r22, r22
    12e2:	41 f0       	breq	.+16     	; 0x12f4 <setGreenLed+0xc0>
    12e4:	80 91 0b 01 	lds	r24, 0x010B
    12e8:	8f 77       	andi	r24, 0x7F	; 127
    12ea:	80 93 0b 01 	sts	0x010B, r24
    12ee:	80 91 0b 01 	lds	r24, 0x010B
    12f2:	08 95       	ret
    12f4:	80 91 0b 01 	lds	r24, 0x010B
    12f8:	80 68       	ori	r24, 0x80	; 128
    12fa:	80 93 0b 01 	sts	0x010B, r24
    12fe:	80 91 0b 01 	lds	r24, 0x010B
    1302:	08 95       	ret

00001304 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    1304:	eb e0       	ldi	r30, 0x0B	; 11
    1306:	f1 e0       	ldi	r31, 0x01	; 1
    1308:	80 81       	ld	r24, Z
    130a:	81 60       	ori	r24, 0x01	; 1
    130c:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    130e:	80 81       	ld	r24, Z
    1310:	82 60       	ori	r24, 0x02	; 2
    1312:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    1314:	80 81       	ld	r24, Z
    1316:	84 60       	ori	r24, 0x04	; 4
    1318:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    131a:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    131c:	80 81       	ld	r24, Z
    131e:	80 61       	ori	r24, 0x10	; 16
    1320:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    1322:	80 81       	ld	r24, Z
    1324:	80 62       	ori	r24, 0x20	; 32
    1326:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    1328:	80 81       	ld	r24, Z
    132a:	80 64       	ori	r24, 0x40	; 64
    132c:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    132e:	80 81       	ld	r24, Z
    1330:	80 68       	ori	r24, 0x80	; 128
    1332:	80 83       	st	Z, r24

}
    1334:	08 95       	ret

00001336 <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    1336:	eb e0       	ldi	r30, 0x0B	; 11
    1338:	f1 e0       	ldi	r31, 0x01	; 1
    133a:	80 81       	ld	r24, Z
    133c:	8e 7f       	andi	r24, 0xFE	; 254
    133e:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    1340:	80 81       	ld	r24, Z
    1342:	8d 7f       	andi	r24, 0xFD	; 253
    1344:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    1346:	80 81       	ld	r24, Z
    1348:	8b 7f       	andi	r24, 0xFB	; 251
    134a:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    134c:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    134e:	80 81       	ld	r24, Z
    1350:	8f 7e       	andi	r24, 0xEF	; 239
    1352:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    1354:	80 81       	ld	r24, Z
    1356:	8f 7d       	andi	r24, 0xDF	; 223
    1358:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    135a:	80 81       	ld	r24, Z
    135c:	8f 7b       	andi	r24, 0xBF	; 191
    135e:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    1360:	80 81       	ld	r24, Z
    1362:	8f 77       	andi	r24, 0x7F	; 127
    1364:	80 83       	st	Z, r24

}
    1366:	08 95       	ret

00001368 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    1368:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    136a:	81 ee       	ldi	r24, 0xE1	; 225
    136c:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    mirf_CSN_hi;
    1370:	28 9a       	sbi	0x05, 0	; 5

}
    1372:	08 95       	ret

00001374 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    1374:	ff 92       	push	r15
    1376:	0f 93       	push	r16
    1378:	1f 93       	push	r17
    137a:	cf 93       	push	r28
    137c:	df 93       	push	r29
    137e:	18 2f       	mov	r17, r24
    1380:	09 2f       	mov	r16, r25
    1382:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    1384:	0e 94 b4 09 	call	0x1368	; 0x1368 <flushTxFifo>

    mirf_CSN_lo;
    1388:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    138a:	88 ea       	ldi	r24, 0xA8	; 168
    138c:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    1390:	21 2f       	mov	r18, r17
    1392:	30 2f       	mov	r19, r16
    1394:	c9 01       	movw	r24, r18
    1396:	ec 01       	movw	r28, r24
    1398:	10 e0       	ldi	r17, 0x00	; 0
    139a:	04 c0       	rjmp	.+8      	; 0x13a4 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    139c:	89 91       	ld	r24, Y+
    139e:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    13a2:	1f 5f       	subi	r17, 0xFF	; 255
    13a4:	1f 15       	cp	r17, r15
    13a6:	d0 f3       	brcs	.-12     	; 0x139c <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    13a8:	28 9a       	sbi	0x05, 0	; 5


}
    13aa:	df 91       	pop	r29
    13ac:	cf 91       	pop	r28
    13ae:	1f 91       	pop	r17
    13b0:	0f 91       	pop	r16
    13b2:	ff 90       	pop	r15
    13b4:	08 95       	ret

000013b6 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    13b6:	1f 93       	push	r17
    13b8:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    13ba:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    13bc:	8f 71       	andi	r24, 0x1F	; 31
    13be:	80 62       	ori	r24, 0x20	; 32
    13c0:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    13c4:	81 2f       	mov	r24, r17
    13c6:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    mirf_CSN_hi;
    13ca:	28 9a       	sbi	0x05, 0	; 5
}
    13cc:	1f 91       	pop	r17
    13ce:	08 95       	ret

000013d0 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    13d0:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    13d2:	82 ee       	ldi	r24, 0xE2	; 226
    13d4:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    mirf_CSN_hi;
    13d8:	28 9a       	sbi	0x05, 0	; 5

}
    13da:	08 95       	ret

000013dc <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    13dc:	80 91 41 05 	lds	r24, 0x0541
    13e0:	88 23       	and	r24, r24
    13e2:	11 f0       	breq	.+4      	; 0x13e8 <mirf_data_ready+0xc>
    13e4:	80 e0       	ldi	r24, 0x00	; 0
    13e6:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    13e8:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    13ea:	8f ef       	ldi	r24, 0xFF	; 255
    13ec:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    13f0:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    13f2:	80 74       	andi	r24, 0x40	; 64

}
    13f4:	08 95       	ret

000013f6 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    13f6:	1f 93       	push	r17
    13f8:	cf 93       	push	r28
    13fa:	df 93       	push	r29
    13fc:	ec 01       	movw	r28, r24
    13fe:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    1400:	80 91 41 05 	lds	r24, 0x0541
    1404:	88 23       	and	r24, r24
    1406:	e1 f7       	brne	.-8      	; 0x1400 <mirf_send+0xa>

    mirf_CE_lo;
    1408:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    140a:	81 e0       	ldi	r24, 0x01	; 1
    140c:	80 93 41 05 	sts	0x0541, r24
    TX_POWERUP;                     // Power up
    1410:	80 e0       	ldi	r24, 0x00	; 0
    1412:	6a e4       	ldi	r22, 0x4A	; 74
    1414:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    1418:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    141a:	81 ee       	ldi	r24, 0xE1	; 225
    141c:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    1420:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    1422:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    1424:	80 ea       	ldi	r24, 0xA0	; 160
    1426:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    142a:	ce 01       	movw	r24, r28
    142c:	61 2f       	mov	r22, r17
    142e:	0e 94 59 1b 	call	0x36b2	; 0x36b2 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    1432:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    1434:	2c 9a       	sbi	0x05, 4	; 5
}
    1436:	df 91       	pop	r29
    1438:	cf 91       	pop	r28
    143a:	1f 91       	pop	r17
    143c:	08 95       	ret

0000143e <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    143e:	ff 92       	push	r15
    1440:	0f 93       	push	r16
    1442:	1f 93       	push	r17
    1444:	8b 01       	movw	r16, r22
    1446:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1448:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    144a:	8f 71       	andi	r24, 0x1F	; 31
    144c:	80 62       	ori	r24, 0x20	; 32
    144e:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    1452:	c8 01       	movw	r24, r16
    1454:	6f 2d       	mov	r22, r15
    1456:	0e 94 59 1b 	call	0x36b2	; 0x36b2 <SPI_Write_Block>
    mirf_CSN_hi;
    145a:	28 9a       	sbi	0x05, 0	; 5
}
    145c:	1f 91       	pop	r17
    145e:	0f 91       	pop	r16
    1460:	ff 90       	pop	r15
    1462:	08 95       	ret

00001464 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    1464:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    1466:	80 e1       	ldi	r24, 0x10	; 16
    1468:	45 e0       	ldi	r20, 0x05	; 5
    146a:	0e 94 1f 0a 	call	0x143e	; 0x143e <mirf_write_register>
}
    146e:	08 95       	ret

00001470 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    1470:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    1472:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    1474:	8a e0       	ldi	r24, 0x0A	; 10
    1476:	45 e0       	ldi	r20, 0x05	; 5
    1478:	0e 94 1f 0a 	call	0x143e	; 0x143e <mirf_write_register>
    mirf_CE_hi;
    147c:	2c 9a       	sbi	0x05, 4	; 5
}
    147e:	08 95       	ret

00001480 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    1480:	0f 93       	push	r16
    1482:	1f 93       	push	r17
    1484:	df 93       	push	r29
    1486:	cf 93       	push	r28
    1488:	00 d0       	rcall	.+0      	; 0x148a <mirf_config+0xa>
    148a:	cd b7       	in	r28, 0x3d	; 61
    148c:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    148e:	80 e0       	ldi	r24, 0x00	; 0
    1490:	6d e0       	ldi	r22, 0x0D	; 13
    1492:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    1496:	83 e0       	ldi	r24, 0x03	; 3
    1498:	61 e0       	ldi	r22, 0x01	; 1
    149a:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    149e:	80 91 0b 04 	lds	r24, 0x040B
    14a2:	90 91 0c 04 	lds	r25, 0x040C
    14a6:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    14a8:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    14aa:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    14ac:	80 e1       	ldi	r24, 0x10	; 16
    14ae:	8e 01       	movw	r16, r28
    14b0:	0f 5f       	subi	r16, 0xFF	; 255
    14b2:	1f 4f       	sbci	r17, 0xFF	; 255
    14b4:	b8 01       	movw	r22, r16
    14b6:	43 e0       	ldi	r20, 0x03	; 3
    14b8:	0e 94 1f 0a 	call	0x143e	; 0x143e <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    14bc:	8a e0       	ldi	r24, 0x0A	; 10
    14be:	b8 01       	movw	r22, r16
    14c0:	43 e0       	ldi	r20, 0x03	; 3
    14c2:	0e 94 1f 0a 	call	0x143e	; 0x143e <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    14c6:	81 e0       	ldi	r24, 0x01	; 1
    14c8:	61 e0       	ldi	r22, 0x01	; 1
    14ca:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    14ce:	82 e0       	ldi	r24, 0x02	; 2
    14d0:	61 e0       	ldi	r22, 0x01	; 1
    14d2:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    14d6:	84 e0       	ldi	r24, 0x04	; 4
    14d8:	62 e1       	ldi	r22, 0x12	; 18
    14da:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    14de:	85 e0       	ldi	r24, 0x05	; 5
    14e0:	68 e2       	ldi	r22, 0x28	; 40
    14e2:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    14e6:	81 e1       	ldi	r24, 0x11	; 17
    14e8:	6d e0       	ldi	r22, 0x0D	; 13
    14ea:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    14ee:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    14f0:	80 e5       	ldi	r24, 0x50	; 80
    14f2:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    14f6:	83 e7       	ldi	r24, 0x73	; 115
    14f8:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    mirf_CSN_hi;
    14fc:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    14fe:	8c e1       	ldi	r24, 0x1C	; 28
    1500:	61 e0       	ldi	r22, 0x01	; 1
    1502:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    1506:	8d e1       	ldi	r24, 0x1D	; 29
    1508:	66 e0       	ldi	r22, 0x06	; 6
    150a:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    150e:	80 e0       	ldi	r24, 0x00	; 0
    1510:	6f e0       	ldi	r22, 0x0F	; 15
    1512:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    1516:	0f 90       	pop	r0
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	cf 91       	pop	r28
    151e:	df 91       	pop	r29
    1520:	1f 91       	pop	r17
    1522:	0f 91       	pop	r16
    1524:	08 95       	ret

00001526 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    1526:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    1528:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    152a:	0e 94 40 0a 	call	0x1480	; 0x1480 <mirf_config>
}
    152e:	08 95       	ret

00001530 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    1530:	ff 92       	push	r15
    1532:	0f 93       	push	r16
    1534:	1f 93       	push	r17
    1536:	8b 01       	movw	r16, r22
    1538:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    153a:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    153c:	8f 71       	andi	r24, 0x1F	; 31
    153e:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    1542:	c8 01       	movw	r24, r16
    1544:	b8 01       	movw	r22, r16
    1546:	4f 2d       	mov	r20, r15
    1548:	0e 94 32 1b 	call	0x3664	; 0x3664 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    154c:	28 9a       	sbi	0x05, 0	; 5
}
    154e:	1f 91       	pop	r17
    1550:	0f 91       	pop	r16
    1552:	ff 90       	pop	r15
    1554:	08 95       	ret

00001556 <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    1556:	df 93       	push	r29
    1558:	cf 93       	push	r28
    155a:	0f 92       	push	r0
    155c:	cd b7       	in	r28, 0x3d	; 61
    155e:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    1560:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    1562:	87 e1       	ldi	r24, 0x17	; 23
    1564:	be 01       	movw	r22, r28
    1566:	6f 5f       	subi	r22, 0xFF	; 255
    1568:	7f 4f       	sbci	r23, 0xFF	; 255
    156a:	41 e0       	ldi	r20, 0x01	; 1
    156c:	0e 94 98 0a 	call	0x1530	; 0x1530 <mirf_read_register>
    1570:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    1572:	81 70       	andi	r24, 0x01	; 1
    1574:	0f 90       	pop	r0
    1576:	cf 91       	pop	r28
    1578:	df 91       	pop	r29
    157a:	08 95       	ret

0000157c <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    157c:	0f 93       	push	r16
    157e:	1f 93       	push	r17
    1580:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1582:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1584:	81 e6       	ldi	r24, 0x61	; 97
    1586:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    158a:	c8 01       	movw	r24, r16
    158c:	b8 01       	movw	r22, r16
    158e:	4d e0       	ldi	r20, 0x0D	; 13
    1590:	0e 94 32 1b 	call	0x3664	; 0x3664 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    1594:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    1596:	87 e0       	ldi	r24, 0x07	; 7
    1598:	60 e4       	ldi	r22, 0x40	; 64
    159a:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>
}
    159e:	1f 91       	pop	r17
    15a0:	0f 91       	pop	r16
    15a2:	08 95       	ret

000015a4 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    15a4:	0f 93       	push	r16
    15a6:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    15a8:	0e 94 ee 09 	call	0x13dc	; 0x13dc <mirf_data_ready>
    15ac:	88 23       	and	r24, r24
    15ae:	09 f4       	brne	.+2      	; 0x15b2 <handleRFCommands+0xe>
    15b0:	53 c3       	rjmp	.+1702   	; 0x1c58 <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    15b2:	80 91 0d 04 	lds	r24, 0x040D
    15b6:	82 60       	ori	r24, 0x02	; 2
    15b8:	80 93 0d 04 	sts	0x040D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    15bc:	87 e0       	ldi	r24, 0x07	; 7
    15be:	60 e7       	ldi	r22, 0x70	; 112
    15c0:	0e 94 db 09 	call	0x13b6	; 0x13b6 <mirf_config_register>

		mirf_get_data(rfData);
    15c4:	8f e5       	ldi	r24, 0x5F	; 95
    15c6:	95 e0       	ldi	r25, 0x05	; 5
    15c8:	0e 94 be 0a 	call	0x157c	; 0x157c <mirf_get_data>
		flush_rx_fifo();
    15cc:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    15d0:	80 91 5f 05 	lds	r24, 0x055F
    15d4:	88 23       	and	r24, r24
    15d6:	b9 f4       	brne	.+46     	; 0x1606 <handleRFCommands+0x62>
    15d8:	80 91 60 05 	lds	r24, 0x0560
    15dc:	88 23       	and	r24, r24
    15de:	99 f4       	brne	.+38     	; 0x1606 <handleRFCommands+0x62>
    15e0:	80 91 61 05 	lds	r24, 0x0561
    15e4:	88 23       	and	r24, r24
    15e6:	79 f4       	brne	.+30     	; 0x1606 <handleRFCommands+0x62>
    15e8:	80 91 62 05 	lds	r24, 0x0562
    15ec:	88 30       	cpi	r24, 0x08	; 8
    15ee:	59 f4       	brne	.+22     	; 0x1606 <handleRFCommands+0x62>
    15f0:	80 91 63 05 	lds	r24, 0x0563
    15f4:	88 23       	and	r24, r24
    15f6:	39 f4       	brne	.+14     	; 0x1606 <handleRFCommands+0x62>
    15f8:	80 91 64 05 	lds	r24, 0x0564
    15fc:	88 23       	and	r24, r24
    15fe:	19 f4       	brne	.+6      	; 0x1606 <handleRFCommands+0x62>

			sleep(60);
    1600:	8c e3       	ldi	r24, 0x3C	; 60
    1602:	0e 94 31 1d 	call	0x3a62	; 0x3a62 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    1606:	20 91 63 05 	lds	r18, 0x0563
    160a:	82 2f       	mov	r24, r18
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	8f 77       	andi	r24, 0x7F	; 127
    1610:	90 70       	andi	r25, 0x00	; 0
    1612:	90 93 0a 04 	sts	0x040A, r25
    1616:	80 93 09 04 	sts	0x0409, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    161a:	e0 91 64 05 	lds	r30, 0x0564
    161e:	4e 2f       	mov	r20, r30
    1620:	50 e0       	ldi	r21, 0x00	; 0
    1622:	4f 77       	andi	r20, 0x7F	; 127
    1624:	50 70       	andi	r21, 0x00	; 0
    1626:	50 93 08 04 	sts	0x0408, r21
    162a:	40 93 07 04 	sts	0x0407, r20
    162e:	bc 01       	movw	r22, r24
    1630:	66 0f       	add	r22, r22
    1632:	77 1f       	adc	r23, r23
    1634:	66 0f       	add	r22, r22
    1636:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    1638:	27 ff       	sbrs	r18, 7
    163a:	05 c0       	rjmp	.+10     	; 0x1646 <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    163c:	70 93 f8 03 	sts	0x03F8, r23
    1640:	60 93 f7 03 	sts	0x03F7, r22
    1644:	08 c0       	rjmp	.+16     	; 0x1656 <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    1646:	88 27       	eor	r24, r24
    1648:	99 27       	eor	r25, r25
    164a:	86 1b       	sub	r24, r22
    164c:	97 0b       	sbc	r25, r23
    164e:	90 93 f8 03 	sts	0x03F8, r25
    1652:	80 93 f7 03 	sts	0x03F7, r24
    1656:	9a 01       	movw	r18, r20
    1658:	22 0f       	add	r18, r18
    165a:	33 1f       	adc	r19, r19
    165c:	22 0f       	add	r18, r18
    165e:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    1660:	e7 ff       	sbrs	r30, 7
    1662:	05 c0       	rjmp	.+10     	; 0x166e <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    1664:	30 93 fa 03 	sts	0x03FA, r19
    1668:	20 93 f9 03 	sts	0x03F9, r18
    166c:	08 c0       	rjmp	.+16     	; 0x167e <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    166e:	88 27       	eor	r24, r24
    1670:	99 27       	eor	r25, r25
    1672:	82 1b       	sub	r24, r18
    1674:	93 0b       	sbc	r25, r19
    1676:	90 93 fa 03 	sts	0x03FA, r25
    167a:	80 93 f9 03 	sts	0x03F9, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    167e:	80 91 f7 03 	lds	r24, 0x03F7
    1682:	90 91 f8 03 	lds	r25, 0x03F8
    1686:	81 50       	subi	r24, 0x01	; 1
    1688:	92 40       	sbci	r25, 0x02	; 2
    168a:	34 f0       	brlt	.+12     	; 0x1698 <handleRFCommands+0xf4>
    168c:	80 e0       	ldi	r24, 0x00	; 0
    168e:	92 e0       	ldi	r25, 0x02	; 2
    1690:	90 93 f8 03 	sts	0x03F8, r25
    1694:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1698:	80 91 f9 03 	lds	r24, 0x03F9
    169c:	90 91 fa 03 	lds	r25, 0x03FA
    16a0:	81 50       	subi	r24, 0x01	; 1
    16a2:	92 40       	sbci	r25, 0x02	; 2
    16a4:	34 f0       	brlt	.+12     	; 0x16b2 <handleRFCommands+0x10e>
    16a6:	80 e0       	ldi	r24, 0x00	; 0
    16a8:	92 e0       	ldi	r25, 0x02	; 2
    16aa:	90 93 fa 03 	sts	0x03FA, r25
    16ae:	80 93 f9 03 	sts	0x03F9, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    16b2:	80 91 f7 03 	lds	r24, 0x03F7
    16b6:	90 91 f8 03 	lds	r25, 0x03F8
    16ba:	80 50       	subi	r24, 0x00	; 0
    16bc:	9e 4f       	sbci	r25, 0xFE	; 254
    16be:	34 f4       	brge	.+12     	; 0x16cc <handleRFCommands+0x128>
    16c0:	80 e0       	ldi	r24, 0x00	; 0
    16c2:	9e ef       	ldi	r25, 0xFE	; 254
    16c4:	90 93 f8 03 	sts	0x03F8, r25
    16c8:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    16cc:	80 91 f9 03 	lds	r24, 0x03F9
    16d0:	90 91 fa 03 	lds	r25, 0x03FA
    16d4:	80 50       	subi	r24, 0x00	; 0
    16d6:	9e 4f       	sbci	r25, 0xFE	; 254
    16d8:	34 f4       	brge	.+12     	; 0x16e6 <handleRFCommands+0x142>
    16da:	80 e0       	ldi	r24, 0x00	; 0
    16dc:	9e ef       	ldi	r25, 0xFE	; 254
    16de:	90 93 fa 03 	sts	0x03FA, r25
    16e2:	80 93 f9 03 	sts	0x03F9, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    16e6:	80 91 5f 05 	lds	r24, 0x055F
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	90 93 58 05 	sts	0x0558, r25
    16f0:	80 93 57 05 	sts	0x0557, r24
    16f4:	20 91 60 05 	lds	r18, 0x0560
    16f8:	30 e0       	ldi	r19, 0x00	; 0
    16fa:	30 93 5a 05 	sts	0x055A, r19
    16fe:	20 93 59 05 	sts	0x0559, r18
    1702:	e0 91 61 05 	lds	r30, 0x0561
    1706:	f0 e0       	ldi	r31, 0x00	; 0
    1708:	f0 93 5c 05 	sts	0x055C, r31
    170c:	e0 93 5b 05 	sts	0x055B, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    1710:	0f ef       	ldi	r16, 0xFF	; 255
    1712:	10 e0       	ldi	r17, 0x00	; 0
    1714:	ac 01       	movw	r20, r24
    1716:	40 9f       	mul	r20, r16
    1718:	c0 01       	movw	r24, r0
    171a:	41 9f       	mul	r20, r17
    171c:	90 0d       	add	r25, r0
    171e:	50 9f       	mul	r21, r16
    1720:	90 0d       	add	r25, r0
    1722:	11 24       	eor	r1, r1
    1724:	64 e6       	ldi	r22, 0x64	; 100
    1726:	70 e0       	ldi	r23, 0x00	; 0
    1728:	0e 94 84 21 	call	0x4308	; 0x4308 <__udivmodhi4>
    172c:	46 2f       	mov	r20, r22
    172e:	40 95       	com	r20
    1730:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    1734:	20 9f       	mul	r18, r16
    1736:	c0 01       	movw	r24, r0
    1738:	21 9f       	mul	r18, r17
    173a:	90 0d       	add	r25, r0
    173c:	30 9f       	mul	r19, r16
    173e:	90 0d       	add	r25, r0
    1740:	11 24       	eor	r1, r1
    1742:	64 e6       	ldi	r22, 0x64	; 100
    1744:	70 e0       	ldi	r23, 0x00	; 0
    1746:	0e 94 84 21 	call	0x4308	; 0x4308 <__udivmodhi4>
    174a:	60 95       	com	r22
    174c:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    1750:	e0 9f       	mul	r30, r16
    1752:	c0 01       	movw	r24, r0
    1754:	e1 9f       	mul	r30, r17
    1756:	90 0d       	add	r25, r0
    1758:	f0 9f       	mul	r31, r16
    175a:	90 0d       	add	r25, r0
    175c:	11 24       	eor	r1, r1
    175e:	64 e6       	ldi	r22, 0x64	; 100
    1760:	70 e0       	ldi	r23, 0x00	; 0
    1762:	0e 94 84 21 	call	0x4308	; 0x4308 <__udivmodhi4>
    1766:	60 95       	com	r22
    1768:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    176c:	84 2f       	mov	r24, r20
    176e:	0e 94 d8 08 	call	0x11b0	; 0x11b0 <updateRedLed>
		updateGreenLed(pwm_green);
    1772:	80 91 0d 02 	lds	r24, 0x020D
    1776:	0e 94 ee 08 	call	0x11dc	; 0x11dc <updateGreenLed>
		updateBlueLed(pwm_blue);
    177a:	80 91 0e 02 	lds	r24, 0x020E
    177e:	0e 94 04 09 	call	0x1208	; 0x1208 <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    1782:	80 91 62 05 	lds	r24, 0x0562
    1786:	98 2f       	mov	r25, r24
    1788:	80 ff       	sbrs	r24, 0
    178a:	02 c0       	rjmp	.+4      	; 0x1790 <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    178c:	44 98       	cbi	0x08, 4	; 8
    178e:	01 c0       	rjmp	.+2      	; 0x1792 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    1790:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    1792:	91 ff       	sbrs	r25, 1
    1794:	02 c0       	rjmp	.+4      	; 0x179a <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    1796:	45 98       	cbi	0x08, 5	; 8
    1798:	01 c0       	rjmp	.+2      	; 0x179c <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    179a:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    179c:	92 ff       	sbrs	r25, 2
    179e:	04 c0       	rjmp	.+8      	; 0x17a8 <handleRFCommands+0x204>
			irEnabled = 1;
    17a0:	81 e0       	ldi	r24, 0x01	; 1
    17a2:	80 93 11 02 	sts	0x0211, r24
    17a6:	02 c0       	rjmp	.+4      	; 0x17ac <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    17a8:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    17ac:	94 ff       	sbrs	r25, 4
    17ae:	02 c0       	rjmp	.+4      	; 0x17b4 <handleRFCommands+0x210>
			calibrateSensors();
    17b0:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    17b4:	90 91 62 05 	lds	r25, 0x0562
    17b8:	96 ff       	sbrs	r25, 6
    17ba:	04 c0       	rjmp	.+8      	; 0x17c4 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    17bc:	81 e0       	ldi	r24, 0x01	; 1
    17be:	80 93 3e 05 	sts	0x053E, r24
    17c2:	02 c0       	rjmp	.+4      	; 0x17c8 <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    17c4:	10 92 3e 05 	sts	0x053E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    17c8:	97 ff       	sbrs	r25, 7
    17ca:	04 c0       	rjmp	.+8      	; 0x17d4 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    17cc:	81 e0       	ldi	r24, 0x01	; 1
    17ce:	80 93 3f 05 	sts	0x053F, r24
    17d2:	02 c0       	rjmp	.+4      	; 0x17d8 <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    17d4:	10 92 3f 05 	sts	0x053F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    17d8:	80 91 65 05 	lds	r24, 0x0565
    17dc:	80 ff       	sbrs	r24, 0
    17de:	04 c0       	rjmp	.+8      	; 0x17e8 <handleRFCommands+0x244>
				GREEN_LED0_ON;
    17e0:	80 91 0b 01 	lds	r24, 0x010B
    17e4:	8e 7f       	andi	r24, 0xFE	; 254
    17e6:	03 c0       	rjmp	.+6      	; 0x17ee <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    17e8:	80 91 0b 01 	lds	r24, 0x010B
    17ec:	81 60       	ori	r24, 0x01	; 1
    17ee:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    17f2:	80 91 65 05 	lds	r24, 0x0565
    17f6:	81 ff       	sbrs	r24, 1
    17f8:	04 c0       	rjmp	.+8      	; 0x1802 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    17fa:	80 91 0b 01 	lds	r24, 0x010B
    17fe:	8d 7f       	andi	r24, 0xFD	; 253
    1800:	03 c0       	rjmp	.+6      	; 0x1808 <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    1802:	80 91 0b 01 	lds	r24, 0x010B
    1806:	82 60       	ori	r24, 0x02	; 2
    1808:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    180c:	80 91 65 05 	lds	r24, 0x0565
    1810:	82 ff       	sbrs	r24, 2
    1812:	04 c0       	rjmp	.+8      	; 0x181c <handleRFCommands+0x278>
				GREEN_LED2_ON;
    1814:	80 91 0b 01 	lds	r24, 0x010B
    1818:	8b 7f       	andi	r24, 0xFB	; 251
    181a:	03 c0       	rjmp	.+6      	; 0x1822 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    181c:	80 91 0b 01 	lds	r24, 0x010B
    1820:	84 60       	ori	r24, 0x04	; 4
    1822:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    1826:	80 91 65 05 	lds	r24, 0x0565
    182a:	83 ff       	sbrs	r24, 3
    182c:	02 c0       	rjmp	.+4      	; 0x1832 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    182e:	a3 98       	cbi	0x14, 3	; 20
    1830:	01 c0       	rjmp	.+2      	; 0x1834 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    1832:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    1834:	80 91 65 05 	lds	r24, 0x0565
    1838:	84 ff       	sbrs	r24, 4
    183a:	04 c0       	rjmp	.+8      	; 0x1844 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    183c:	80 91 0b 01 	lds	r24, 0x010B
    1840:	8f 7e       	andi	r24, 0xEF	; 239
    1842:	03 c0       	rjmp	.+6      	; 0x184a <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    1844:	80 91 0b 01 	lds	r24, 0x010B
    1848:	80 61       	ori	r24, 0x10	; 16
    184a:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    184e:	80 91 65 05 	lds	r24, 0x0565
    1852:	85 ff       	sbrs	r24, 5
    1854:	04 c0       	rjmp	.+8      	; 0x185e <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    1856:	80 91 0b 01 	lds	r24, 0x010B
    185a:	8f 7d       	andi	r24, 0xDF	; 223
    185c:	03 c0       	rjmp	.+6      	; 0x1864 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    185e:	80 91 0b 01 	lds	r24, 0x010B
    1862:	80 62       	ori	r24, 0x20	; 32
    1864:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    1868:	80 91 65 05 	lds	r24, 0x0565
    186c:	86 ff       	sbrs	r24, 6
    186e:	04 c0       	rjmp	.+8      	; 0x1878 <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    1870:	80 91 0b 01 	lds	r24, 0x010B
    1874:	8f 7b       	andi	r24, 0xBF	; 191
    1876:	03 c0       	rjmp	.+6      	; 0x187e <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    1878:	80 91 0b 01 	lds	r24, 0x010B
    187c:	80 64       	ori	r24, 0x40	; 64
    187e:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    1882:	80 91 65 05 	lds	r24, 0x0565
    1886:	87 ff       	sbrs	r24, 7
    1888:	04 c0       	rjmp	.+8      	; 0x1892 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    188a:	80 91 0b 01 	lds	r24, 0x010B
    188e:	8f 77       	andi	r24, 0x7F	; 127
    1890:	03 c0       	rjmp	.+6      	; 0x1898 <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    1892:	80 91 0b 01 	lds	r24, 0x010B
    1896:	80 68       	ori	r24, 0x80	; 128
    1898:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    189c:	80 91 0b 02 	lds	r24, 0x020B
    18a0:	80 93 47 05 	sts	0x0547, r24

		switch(packetId) {
    18a4:	85 30       	cpi	r24, 0x05	; 5
    18a6:	09 f4       	brne	.+2      	; 0x18aa <handleRFCommands+0x306>
    18a8:	d2 c0       	rjmp	.+420    	; 0x1a4e <handleRFCommands+0x4aa>
    18aa:	86 30       	cpi	r24, 0x06	; 6
    18ac:	30 f4       	brcc	.+12     	; 0x18ba <handleRFCommands+0x316>
    18ae:	83 30       	cpi	r24, 0x03	; 3
    18b0:	59 f0       	breq	.+22     	; 0x18c8 <handleRFCommands+0x324>
    18b2:	84 30       	cpi	r24, 0x04	; 4
    18b4:	09 f0       	breq	.+2      	; 0x18b8 <handleRFCommands+0x314>
    18b6:	cb c1       	rjmp	.+918    	; 0x1c4e <handleRFCommands+0x6aa>
    18b8:	77 c0       	rjmp	.+238    	; 0x19a8 <handleRFCommands+0x404>
    18ba:	86 30       	cpi	r24, 0x06	; 6
    18bc:	09 f4       	brne	.+2      	; 0x18c0 <handleRFCommands+0x31c>
    18be:	21 c1       	rjmp	.+578    	; 0x1b02 <handleRFCommands+0x55e>
    18c0:	87 30       	cpi	r24, 0x07	; 7
    18c2:	09 f0       	breq	.+2      	; 0x18c6 <handleRFCommands+0x322>
    18c4:	c4 c1       	rjmp	.+904    	; 0x1c4e <handleRFCommands+0x6aa>
    18c6:	70 c1       	rjmp	.+736    	; 0x1ba8 <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    18c8:	80 91 5f 03 	lds	r24, 0x035F
    18cc:	90 91 60 03 	lds	r25, 0x0360
    18d0:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[0]>>8;
    18d4:	89 2f       	mov	r24, r25
    18d6:	99 0f       	add	r25, r25
    18d8:	99 0b       	sbc	r25, r25
    18da:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    18de:	80 91 61 03 	lds	r24, 0x0361
    18e2:	90 91 62 03 	lds	r25, 0x0362
    18e6:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[1]>>8;
    18ea:	89 2f       	mov	r24, r25
    18ec:	99 0f       	add	r25, r25
    18ee:	99 0b       	sbc	r25, r25
    18f0:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    18f4:	80 91 63 03 	lds	r24, 0x0363
    18f8:	90 91 64 03 	lds	r25, 0x0364
    18fc:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[2]>>8;
    1900:	89 2f       	mov	r24, r25
    1902:	99 0f       	add	r25, r25
    1904:	99 0b       	sbc	r25, r25
    1906:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    190a:	80 91 65 03 	lds	r24, 0x0365
    190e:	90 91 66 03 	lds	r25, 0x0366
    1912:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[3]>>8;
    1916:	89 2f       	mov	r24, r25
    1918:	99 0f       	add	r25, r25
    191a:	99 0b       	sbc	r25, r25
    191c:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    1920:	80 91 69 03 	lds	r24, 0x0369
    1924:	90 91 6a 03 	lds	r25, 0x036A
    1928:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[5]>>8;
    192c:	89 2f       	mov	r24, r25
    192e:	99 0f       	add	r25, r25
    1930:	99 0b       	sbc	r25, r25
    1932:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    1936:	80 91 6b 03 	lds	r24, 0x036B
    193a:	90 91 6c 03 	lds	r25, 0x036C
    193e:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityResult[6]>>8;
    1942:	89 2f       	mov	r24, r25
    1944:	99 0f       	add	r25, r25
    1946:	99 0b       	sbc	r25, r25
    1948:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    194c:	80 91 6d 03 	lds	r24, 0x036D
    1950:	90 91 6e 03 	lds	r25, 0x036E
    1954:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityResult[7]>>8;
    1958:	89 2f       	mov	r24, r25
    195a:	99 0f       	add	r25, r25
    195c:	99 0b       	sbc	r25, r25
    195e:	80 93 55 05 	sts	0x0555, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    1962:	20 91 03 01 	lds	r18, 0x0103
    1966:	80 91 03 01 	lds	r24, 0x0103
    196a:	40 91 03 01 	lds	r20, 0x0103
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	80 72       	andi	r24, 0x20	; 32
    1972:	90 70       	andi	r25, 0x00	; 0
    1974:	75 e0       	ldi	r23, 0x05	; 5
    1976:	95 95       	asr	r25
    1978:	87 95       	ror	r24
    197a:	7a 95       	dec	r23
    197c:	e1 f7       	brne	.-8      	; 0x1976 <handleRFCommands+0x3d2>
    197e:	88 0f       	add	r24, r24
    1980:	99 1f       	adc	r25, r25
    1982:	44 1f       	adc	r20, r20
    1984:	44 27       	eor	r20, r20
    1986:	44 1f       	adc	r20, r20
    1988:	44 0f       	add	r20, r20
    198a:	44 0f       	add	r20, r20
    198c:	48 2b       	or	r20, r24
    198e:	30 e0       	ldi	r19, 0x00	; 0
    1990:	20 71       	andi	r18, 0x10	; 16
    1992:	30 70       	andi	r19, 0x00	; 0
    1994:	54 e0       	ldi	r21, 0x04	; 4
    1996:	35 95       	asr	r19
    1998:	27 95       	ror	r18
    199a:	5a 95       	dec	r21
    199c:	e1 f7       	brne	.-8      	; 0x1996 <handleRFCommands+0x3f2>
    199e:	42 2b       	or	r20, r18
    19a0:	40 93 56 05 	sts	0x0556, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    19a4:	84 e0       	ldi	r24, 0x04	; 4
    19a6:	51 c1       	rjmp	.+674    	; 0x1c4a <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    19a8:	80 91 67 03 	lds	r24, 0x0367
    19ac:	90 91 68 03 	lds	r25, 0x0368
    19b0:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[4]>>8;
    19b4:	89 2f       	mov	r24, r25
    19b6:	99 0f       	add	r25, r25
    19b8:	99 0b       	sbc	r25, r25
    19ba:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    19be:	80 91 6f 03 	lds	r24, 0x036F
    19c2:	90 91 70 03 	lds	r25, 0x0370
    19c6:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[8]>>8;
    19ca:	89 2f       	mov	r24, r25
    19cc:	99 0f       	add	r25, r25
    19ce:	99 0b       	sbc	r25, r25
    19d0:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    19d4:	80 91 71 03 	lds	r24, 0x0371
    19d8:	90 91 72 03 	lds	r25, 0x0372
    19dc:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[9]>>8;
    19e0:	89 2f       	mov	r24, r25
    19e2:	99 0f       	add	r25, r25
    19e4:	99 0b       	sbc	r25, r25
    19e6:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    19ea:	80 91 73 03 	lds	r24, 0x0373
    19ee:	90 91 74 03 	lds	r25, 0x0374
    19f2:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[10]>>8;
    19f6:	89 2f       	mov	r24, r25
    19f8:	99 0f       	add	r25, r25
    19fa:	99 0b       	sbc	r25, r25
    19fc:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    1a00:	80 91 75 03 	lds	r24, 0x0375
    1a04:	90 91 76 03 	lds	r25, 0x0376
    1a08:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[11]>>8;
    1a0c:	89 2f       	mov	r24, r25
    1a0e:	99 0f       	add	r25, r25
    1a10:	99 0b       	sbc	r25, r25
    1a12:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    1a16:	80 91 1b 05 	lds	r24, 0x051B
    1a1a:	90 91 1c 05 	lds	r25, 0x051C
    1a1e:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accX>>8;
    1a22:	89 2f       	mov	r24, r25
    1a24:	99 0f       	add	r25, r25
    1a26:	99 0b       	sbc	r25, r25
    1a28:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = accY&0xFF;
    1a2c:	80 91 1d 05 	lds	r24, 0x051D
    1a30:	90 91 1e 05 	lds	r25, 0x051E
    1a34:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = accY>>8;
    1a38:	89 2f       	mov	r24, r25
    1a3a:	99 0f       	add	r25, r25
    1a3c:	99 0b       	sbc	r25, r25
    1a3e:	80 93 55 05 	sts	0x0555, r24
				ackPayload[15] = irCommand;
    1a42:	80 91 16 05 	lds	r24, 0x0516
    1a46:	80 93 56 05 	sts	0x0556, r24
				packetId = 5;
    1a4a:	85 e0       	ldi	r24, 0x05	; 5
    1a4c:	fe c0       	rjmp	.+508    	; 0x1c4a <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1a4e:	80 91 2f 03 	lds	r24, 0x032F
    1a52:	90 91 30 03 	lds	r25, 0x0330
    1a56:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[0]>>8;
    1a5a:	80 91 2f 03 	lds	r24, 0x032F
    1a5e:	90 91 30 03 	lds	r25, 0x0330
    1a62:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1a66:	80 91 33 03 	lds	r24, 0x0333
    1a6a:	90 91 34 03 	lds	r25, 0x0334
    1a6e:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a72:	80 91 33 03 	lds	r24, 0x0333
    1a76:	90 91 34 03 	lds	r25, 0x0334
    1a7a:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1a7e:	80 91 37 03 	lds	r24, 0x0337
    1a82:	90 91 38 03 	lds	r25, 0x0338
    1a86:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[4]>>8;
    1a8a:	80 91 37 03 	lds	r24, 0x0337
    1a8e:	90 91 38 03 	lds	r25, 0x0338
    1a92:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1a96:	80 91 3b 03 	lds	r24, 0x033B
    1a9a:	90 91 3c 03 	lds	r25, 0x033C
    1a9e:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[6]>>8;
    1aa2:	80 91 3b 03 	lds	r24, 0x033B
    1aa6:	90 91 3c 03 	lds	r25, 0x033C
    1aaa:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1aae:	80 91 43 03 	lds	r24, 0x0343
    1ab2:	90 91 44 03 	lds	r25, 0x0344
    1ab6:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[10]>>8;
    1aba:	80 91 43 03 	lds	r24, 0x0343
    1abe:	90 91 44 03 	lds	r25, 0x0344
    1ac2:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1ac6:	80 91 47 03 	lds	r24, 0x0347
    1aca:	90 91 48 03 	lds	r25, 0x0348
    1ace:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityValue[12]>>8;
    1ad2:	80 91 47 03 	lds	r24, 0x0347
    1ad6:	90 91 48 03 	lds	r25, 0x0348
    1ada:	90 93 53 05 	sts	0x0553, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1ade:	80 91 4b 03 	lds	r24, 0x034B
    1ae2:	90 91 4c 03 	lds	r25, 0x034C
    1ae6:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityValue[14]>>8;
    1aea:	80 91 4b 03 	lds	r24, 0x034B
    1aee:	90 91 4c 03 	lds	r25, 0x034C
    1af2:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = currentSelector;
    1af6:	80 91 3a 05 	lds	r24, 0x053A
    1afa:	80 93 56 05 	sts	0x0556, r24
				packetId = 6;
    1afe:	86 e0       	ldi	r24, 0x06	; 6
    1b00:	a4 c0       	rjmp	.+328    	; 0x1c4a <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1b02:	80 91 3f 03 	lds	r24, 0x033F
    1b06:	90 91 40 03 	lds	r25, 0x0340
    1b0a:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[8]>>8;
    1b0e:	80 91 3f 03 	lds	r24, 0x033F
    1b12:	90 91 40 03 	lds	r25, 0x0340
    1b16:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1b1a:	80 91 4f 03 	lds	r24, 0x034F
    1b1e:	90 91 50 03 	lds	r25, 0x0350
    1b22:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[16]>>8;
    1b26:	80 91 4f 03 	lds	r24, 0x034F
    1b2a:	90 91 50 03 	lds	r25, 0x0350
    1b2e:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1b32:	80 91 53 03 	lds	r24, 0x0353
    1b36:	90 91 54 03 	lds	r25, 0x0354
    1b3a:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[18]>>8;
    1b3e:	80 91 53 03 	lds	r24, 0x0353
    1b42:	90 91 54 03 	lds	r25, 0x0354
    1b46:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1b4a:	80 91 57 03 	lds	r24, 0x0357
    1b4e:	90 91 58 03 	lds	r25, 0x0358
    1b52:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[20]>>8;
    1b56:	80 91 57 03 	lds	r24, 0x0357
    1b5a:	90 91 58 03 	lds	r25, 0x0358
    1b5e:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1b62:	80 91 5b 03 	lds	r24, 0x035B
    1b66:	90 91 5c 03 	lds	r25, 0x035C
    1b6a:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[22]>>8;
    1b6e:	80 91 5b 03 	lds	r24, 0x035B
    1b72:	90 91 5c 03 	lds	r25, 0x035C
    1b76:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = accZ&0xFF;
    1b7a:	80 91 1f 05 	lds	r24, 0x051F
    1b7e:	90 91 20 05 	lds	r25, 0x0520
    1b82:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accZ>>8;
    1b86:	89 2f       	mov	r24, r25
    1b88:	99 0f       	add	r25, r25
    1b8a:	99 0b       	sbc	r25, r25
    1b8c:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = batteryLevel&0xFF;
    1b90:	80 91 c3 03 	lds	r24, 0x03C3
    1b94:	90 91 c4 03 	lds	r25, 0x03C4
    1b98:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = batteryLevel>>8;
    1b9c:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = 0;
    1ba0:	10 92 56 05 	sts	0x0556, r1
				packetId = 7;
    1ba4:	87 e0       	ldi	r24, 0x07	; 7
    1ba6:	51 c0       	rjmp	.+162    	; 0x1c4a <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1ba8:	80 91 db 03 	lds	r24, 0x03DB
    1bac:	90 91 dc 03 	lds	r25, 0x03DC
    1bb0:	a0 91 dd 03 	lds	r26, 0x03DD
    1bb4:	b0 91 de 03 	lds	r27, 0x03DE
    1bb8:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = leftMotSteps>>8;
    1bbc:	29 2f       	mov	r18, r25
    1bbe:	3a 2f       	mov	r19, r26
    1bc0:	4b 2f       	mov	r20, r27
    1bc2:	55 27       	eor	r21, r21
    1bc4:	47 fd       	sbrc	r20, 7
    1bc6:	5a 95       	dec	r21
    1bc8:	20 93 49 05 	sts	0x0549, r18
				ackPayload[3] = leftMotSteps>>16;
    1bcc:	9d 01       	movw	r18, r26
    1bce:	55 27       	eor	r21, r21
    1bd0:	37 fd       	sbrc	r19, 7
    1bd2:	50 95       	com	r21
    1bd4:	45 2f       	mov	r20, r21
    1bd6:	20 93 4a 05 	sts	0x054A, r18
				ackPayload[4] = leftMotSteps>>24;
    1bda:	8b 2f       	mov	r24, r27
    1bdc:	bb 27       	eor	r27, r27
    1bde:	87 fd       	sbrc	r24, 7
    1be0:	b0 95       	com	r27
    1be2:	9b 2f       	mov	r25, r27
    1be4:	ab 2f       	mov	r26, r27
    1be6:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1bea:	80 91 d7 03 	lds	r24, 0x03D7
    1bee:	90 91 d8 03 	lds	r25, 0x03D8
    1bf2:	a0 91 d9 03 	lds	r26, 0x03D9
    1bf6:	b0 91 da 03 	lds	r27, 0x03DA
    1bfa:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = rightMotSteps>>8;
    1bfe:	29 2f       	mov	r18, r25
    1c00:	3a 2f       	mov	r19, r26
    1c02:	4b 2f       	mov	r20, r27
    1c04:	55 27       	eor	r21, r21
    1c06:	47 fd       	sbrc	r20, 7
    1c08:	5a 95       	dec	r21
    1c0a:	20 93 4d 05 	sts	0x054D, r18
				ackPayload[7] = rightMotSteps>>16;
    1c0e:	9d 01       	movw	r18, r26
    1c10:	55 27       	eor	r21, r21
    1c12:	37 fd       	sbrc	r19, 7
    1c14:	50 95       	com	r21
    1c16:	45 2f       	mov	r20, r21
    1c18:	20 93 4e 05 	sts	0x054E, r18
				ackPayload[8] = rightMotSteps>>24;
    1c1c:	8b 2f       	mov	r24, r27
    1c1e:	bb 27       	eor	r27, r27
    1c20:	87 fd       	sbrc	r24, 7
    1c22:	b0 95       	com	r27
    1c24:	9b 2f       	mov	r25, r27
    1c26:	ab 2f       	mov	r26, r27
    1c28:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = 0;
    1c2c:	10 92 50 05 	sts	0x0550, r1
				ackPayload[10] = 0;
    1c30:	10 92 51 05 	sts	0x0551, r1
				ackPayload[11] = 0;
    1c34:	10 92 52 05 	sts	0x0552, r1
				ackPayload[12] = 0;
    1c38:	10 92 53 05 	sts	0x0553, r1
				ackPayload[13] = 0;
    1c3c:	10 92 54 05 	sts	0x0554, r1
				ackPayload[14] = 0;
    1c40:	10 92 55 05 	sts	0x0555, r1
				ackPayload[15] = 0;
    1c44:	10 92 56 05 	sts	0x0556, r1
				packetId = 3;
    1c48:	83 e0       	ldi	r24, 0x03	; 3
    1c4a:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1c4e:	87 e4       	ldi	r24, 0x47	; 71
    1c50:	95 e0       	ldi	r25, 0x05	; 5
    1c52:	60 e1       	ldi	r22, 0x10	; 16
    1c54:	0e 94 ba 09 	call	0x1374	; 0x1374 <writeAckPayload>

	}

}
    1c58:	1f 91       	pop	r17
    1c5a:	0f 91       	pop	r16
    1c5c:	08 95       	ret

00001c5e <initMotors>:

#include "motors.h"

void initMotors() {
    1c5e:	0f 93       	push	r16
    1c60:	1f 93       	push	r17
    1c62:	cf 93       	push	r28
    1c64:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1c66:	e0 e9       	ldi	r30, 0x90	; 144
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	10 82       	st	Z, r1
	TCCR3B = 0;
    1c6c:	a1 e9       	ldi	r26, 0x91	; 145
    1c6e:	b0 e0       	ldi	r27, 0x00	; 0
    1c70:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c72:	21 e7       	ldi	r18, 0x71	; 113
    1c74:	30 e0       	ldi	r19, 0x00	; 0
    1c76:	e9 01       	movw	r28, r18
    1c78:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c7a:	40 ea       	ldi	r20, 0xA0	; 160
    1c7c:	50 e0       	ldi	r21, 0x00	; 0
    1c7e:	ea 01       	movw	r28, r20
    1c80:	18 82       	st	Y, r1
	TCCR4B = 0;
    1c82:	61 ea       	ldi	r22, 0xA1	; 161
    1c84:	70 e0       	ldi	r23, 0x00	; 0
    1c86:	eb 01       	movw	r28, r22
    1c88:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1c8a:	02 e7       	ldi	r16, 0x72	; 114
    1c8c:	10 e0       	ldi	r17, 0x00	; 0
    1c8e:	e8 01       	movw	r28, r16
    1c90:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1c92:	80 81       	ld	r24, Z
    1c94:	83 68       	ori	r24, 0x83	; 131
    1c96:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1c98:	80 81       	ld	r24, Z
    1c9a:	83 60       	ori	r24, 0x03	; 3
    1c9c:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c9e:	8c 91       	ld	r24, X
    1ca0:	8b 60       	ori	r24, 0x0B	; 11
    1ca2:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1ca4:	80 91 f3 03 	lds	r24, 0x03F3
    1ca8:	90 91 f4 03 	lds	r25, 0x03F4
    1cac:	90 93 99 00 	sts	0x0099, r25
    1cb0:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1cb4:	10 92 9b 00 	sts	0x009B, r1
    1cb8:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1cbc:	d9 01       	movw	r26, r18
    1cbe:	8c 91       	ld	r24, X
    1cc0:	81 60       	ori	r24, 0x01	; 1
    1cc2:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1cc4:	80 81       	ld	r24, Z
    1cc6:	8f 75       	andi	r24, 0x5F	; 95
    1cc8:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1cca:	8e b1       	in	r24, 0x0e	; 14
    1ccc:	87 7e       	andi	r24, 0xE7	; 231
    1cce:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1cd0:	ea 01       	movw	r28, r20
    1cd2:	88 81       	ld	r24, Y
    1cd4:	83 68       	ori	r24, 0x83	; 131
    1cd6:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1cd8:	fb 01       	movw	r30, r22
    1cda:	80 81       	ld	r24, Z
    1cdc:	8b 60       	ori	r24, 0x0B	; 11
    1cde:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1ce0:	80 91 f5 03 	lds	r24, 0x03F5
    1ce4:	90 91 f6 03 	lds	r25, 0x03F6
    1ce8:	90 93 a9 00 	sts	0x00A9, r25
    1cec:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1cf0:	10 92 ab 00 	sts	0x00AB, r1
    1cf4:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1cf8:	d8 01       	movw	r26, r16
    1cfa:	8c 91       	ld	r24, X
    1cfc:	81 60       	ori	r24, 0x01	; 1
    1cfe:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1d00:	88 81       	ld	r24, Y
    1d02:	8f 75       	andi	r24, 0x5F	; 95
    1d04:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1d06:	e2 e0       	ldi	r30, 0x02	; 2
    1d08:	f1 e0       	ldi	r31, 0x01	; 1
    1d0a:	80 81       	ld	r24, Z
    1d0c:	87 7e       	andi	r24, 0xE7	; 231
    1d0e:	80 83       	st	Z, r24


}
    1d10:	df 91       	pop	r29
    1d12:	cf 91       	pop	r28
    1d14:	1f 91       	pop	r17
    1d16:	0f 91       	pop	r16
    1d18:	08 95       	ret

00001d1a <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1d1a:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1d1c:	99 27       	eor	r25, r25
    1d1e:	87 fd       	sbrc	r24, 7
    1d20:	90 95       	com	r25
    1d22:	97 ff       	sbrs	r25, 7
    1d24:	03 c0       	rjmp	.+6      	; 0x1d2c <setLeftSpeed+0x12>
    1d26:	90 95       	com	r25
    1d28:	81 95       	neg	r24
    1d2a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d2c:	90 93 08 04 	sts	0x0408, r25
    1d30:	80 93 07 04 	sts	0x0407, r24
    1d34:	9c 01       	movw	r18, r24
    1d36:	22 0f       	add	r18, r18
    1d38:	33 1f       	adc	r19, r19
    1d3a:	22 0f       	add	r18, r18
    1d3c:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d3e:	47 fd       	sbrc	r20, 7
    1d40:	05 c0       	rjmp	.+10     	; 0x1d4c <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1d42:	30 93 fa 03 	sts	0x03FA, r19
    1d46:	20 93 f9 03 	sts	0x03F9, r18
    1d4a:	08 c0       	rjmp	.+16     	; 0x1d5c <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1d4c:	88 27       	eor	r24, r24
    1d4e:	99 27       	eor	r25, r25
    1d50:	82 1b       	sub	r24, r18
    1d52:	93 0b       	sbc	r25, r19
    1d54:	90 93 fa 03 	sts	0x03FA, r25
    1d58:	80 93 f9 03 	sts	0x03F9, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1d5c:	80 91 f9 03 	lds	r24, 0x03F9
    1d60:	90 91 fa 03 	lds	r25, 0x03FA
    1d64:	81 50       	subi	r24, 0x01	; 1
    1d66:	92 40       	sbci	r25, 0x02	; 2
    1d68:	34 f0       	brlt	.+12     	; 0x1d76 <setLeftSpeed+0x5c>
    1d6a:	80 e0       	ldi	r24, 0x00	; 0
    1d6c:	92 e0       	ldi	r25, 0x02	; 2
    1d6e:	90 93 fa 03 	sts	0x03FA, r25
    1d72:	80 93 f9 03 	sts	0x03F9, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d76:	80 91 f9 03 	lds	r24, 0x03F9
    1d7a:	90 91 fa 03 	lds	r25, 0x03FA
    1d7e:	80 50       	subi	r24, 0x00	; 0
    1d80:	9e 4f       	sbci	r25, 0xFE	; 254
    1d82:	34 f4       	brge	.+12     	; 0x1d90 <setLeftSpeed+0x76>
    1d84:	80 e0       	ldi	r24, 0x00	; 0
    1d86:	9e ef       	ldi	r25, 0xFE	; 254
    1d88:	90 93 fa 03 	sts	0x03FA, r25
    1d8c:	80 93 f9 03 	sts	0x03F9, r24
    1d90:	08 95       	ret

00001d92 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1d92:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1d94:	99 27       	eor	r25, r25
    1d96:	87 fd       	sbrc	r24, 7
    1d98:	90 95       	com	r25
    1d9a:	97 ff       	sbrs	r25, 7
    1d9c:	03 c0       	rjmp	.+6      	; 0x1da4 <setRightSpeed+0x12>
    1d9e:	90 95       	com	r25
    1da0:	81 95       	neg	r24
    1da2:	9f 4f       	sbci	r25, 0xFF	; 255
    1da4:	90 93 0a 04 	sts	0x040A, r25
    1da8:	80 93 09 04 	sts	0x0409, r24
    1dac:	9c 01       	movw	r18, r24
    1dae:	22 0f       	add	r18, r18
    1db0:	33 1f       	adc	r19, r19
    1db2:	22 0f       	add	r18, r18
    1db4:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1db6:	47 fd       	sbrc	r20, 7
    1db8:	05 c0       	rjmp	.+10     	; 0x1dc4 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1dba:	30 93 f8 03 	sts	0x03F8, r19
    1dbe:	20 93 f7 03 	sts	0x03F7, r18
    1dc2:	08 c0       	rjmp	.+16     	; 0x1dd4 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1dc4:	88 27       	eor	r24, r24
    1dc6:	99 27       	eor	r25, r25
    1dc8:	82 1b       	sub	r24, r18
    1dca:	93 0b       	sbc	r25, r19
    1dcc:	90 93 f8 03 	sts	0x03F8, r25
    1dd0:	80 93 f7 03 	sts	0x03F7, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1dd4:	80 91 f7 03 	lds	r24, 0x03F7
    1dd8:	90 91 f8 03 	lds	r25, 0x03F8
    1ddc:	81 50       	subi	r24, 0x01	; 1
    1dde:	92 40       	sbci	r25, 0x02	; 2
    1de0:	34 f0       	brlt	.+12     	; 0x1dee <setRightSpeed+0x5c>
    1de2:	80 e0       	ldi	r24, 0x00	; 0
    1de4:	92 e0       	ldi	r25, 0x02	; 2
    1de6:	90 93 f8 03 	sts	0x03F8, r25
    1dea:	80 93 f7 03 	sts	0x03F7, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1dee:	80 91 f7 03 	lds	r24, 0x03F7
    1df2:	90 91 f8 03 	lds	r25, 0x03F8
    1df6:	80 50       	subi	r24, 0x00	; 0
    1df8:	9e 4f       	sbci	r25, 0xFE	; 254
    1dfa:	34 f4       	brge	.+12     	; 0x1e08 <setRightSpeed+0x76>
    1dfc:	80 e0       	ldi	r24, 0x00	; 0
    1dfe:	9e ef       	ldi	r25, 0xFE	; 254
    1e00:	90 93 f8 03 	sts	0x03F8, r25
    1e04:	80 93 f7 03 	sts	0x03F7, r24
    1e08:	08 95       	ret

00001e0a <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1e0a:	1f 92       	push	r1
    1e0c:	0f 92       	push	r0
    1e0e:	0f b6       	in	r0, 0x3f	; 63
    1e10:	0f 92       	push	r0
    1e12:	11 24       	eor	r1, r1
    1e14:	8f 93       	push	r24
    1e16:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1e18:	80 91 40 05 	lds	r24, 0x0540
    1e1c:	88 23       	and	r24, r24
    1e1e:	61 f0       	breq	.+24     	; 0x1e38 <__vector_45+0x2e>
		pwm_left = 0;
    1e20:	10 92 f6 03 	sts	0x03F6, r1
    1e24:	10 92 f5 03 	sts	0x03F5, r1
		OCR4A = 0;
    1e28:	10 92 a9 00 	sts	0x00A9, r1
    1e2c:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1e30:	10 92 ab 00 	sts	0x00AB, r1
    1e34:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1e38:	10 92 e0 03 	sts	0x03E0, r1
    1e3c:	10 92 df 03 	sts	0x03DF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1e40:	80 91 f5 03 	lds	r24, 0x03F5
    1e44:	90 91 f6 03 	lds	r25, 0x03F6
    1e48:	00 97       	sbiw	r24, 0x00	; 0
    1e4a:	39 f5       	brne	.+78     	; 0x1e9a <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1e4c:	80 91 e9 03 	lds	r24, 0x03E9
    1e50:	90 91 ea 03 	lds	r25, 0x03EA
    1e54:	97 fd       	sbrc	r25, 7
    1e56:	05 c0       	rjmp	.+10     	; 0x1e62 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1e58:	81 e0       	ldi	r24, 0x01	; 1
    1e5a:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 14;
    1e5e:	8e e0       	ldi	r24, 0x0E	; 14
    1e60:	04 c0       	rjmp	.+8      	; 0x1e6a <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1e62:	81 e0       	ldi	r24, 0x01	; 1
    1e64:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 15;
    1e68:	8f e0       	ldi	r24, 0x0F	; 15
    1e6a:	80 93 2b 03 	sts	0x032B, r24
		}
		firstSampleLeft = 1;
    1e6e:	81 e0       	ldi	r24, 0x01	; 1
    1e70:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e74:	80 91 a0 00 	lds	r24, 0x00A0
    1e78:	8f 75       	andi	r24, 0x5F	; 95
    1e7a:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1e7e:	80 91 02 01 	lds	r24, 0x0102
    1e82:	87 7e       	andi	r24, 0xE7	; 231
    1e84:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1e88:	80 91 72 00 	lds	r24, 0x0072
    1e8c:	89 7f       	andi	r24, 0xF9	; 249
    1e8e:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1e92:	89 b3       	in	r24, 0x19	; 25
    1e94:	86 60       	ori	r24, 0x06	; 6
    1e96:	89 bb       	out	0x19, r24	; 25
    1e98:	3e c0       	rjmp	.+124    	; 0x1f16 <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1e9a:	18 16       	cp	r1, r24
    1e9c:	19 06       	cpc	r1, r25
    1e9e:	ec f4       	brge	.+58     	; 0x1eda <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1ea0:	10 92 2e 03 	sts	0x032E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1ea4:	8f e0       	ldi	r24, 0x0F	; 15
    1ea6:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1eaa:	80 91 a0 00 	lds	r24, 0x00A0
    1eae:	8f 7d       	andi	r24, 0xDF	; 223
    1eb0:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1eb4:	80 91 72 00 	lds	r24, 0x0072
    1eb8:	8b 7f       	andi	r24, 0xFB	; 251
    1eba:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1ebe:	80 91 02 01 	lds	r24, 0x0102
    1ec2:	8f 7e       	andi	r24, 0xEF	; 239
    1ec4:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1ec8:	80 91 a0 00 	lds	r24, 0x00A0
    1ecc:	80 68       	ori	r24, 0x80	; 128
    1ece:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1ed2:	80 91 72 00 	lds	r24, 0x0072
    1ed6:	82 60       	ori	r24, 0x02	; 2
    1ed8:	1c c0       	rjmp	.+56     	; 0x1f12 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1eda:	10 92 2e 03 	sts	0x032E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1ede:	8e e0       	ldi	r24, 0x0E	; 14
    1ee0:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1ee4:	80 91 a0 00 	lds	r24, 0x00A0
    1ee8:	8f 77       	andi	r24, 0x7F	; 127
    1eea:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1eee:	80 91 72 00 	lds	r24, 0x0072
    1ef2:	8d 7f       	andi	r24, 0xFD	; 253
    1ef4:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1ef8:	80 91 02 01 	lds	r24, 0x0102
    1efc:	87 7f       	andi	r24, 0xF7	; 247
    1efe:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1f02:	80 91 a0 00 	lds	r24, 0x00A0
    1f06:	80 62       	ori	r24, 0x20	; 32
    1f08:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1f0c:	80 91 72 00 	lds	r24, 0x0072
    1f10:	84 60       	ori	r24, 0x04	; 4
    1f12:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1f16:	9f 91       	pop	r25
    1f18:	8f 91       	pop	r24
    1f1a:	0f 90       	pop	r0
    1f1c:	0f be       	out	0x3f, r0	; 63
    1f1e:	0f 90       	pop	r0
    1f20:	1f 90       	pop	r1
    1f22:	18 95       	reti

00001f24 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1f24:	1f 92       	push	r1
    1f26:	0f 92       	push	r0
    1f28:	0f b6       	in	r0, 0x3f	; 63
    1f2a:	0f 92       	push	r0
    1f2c:	11 24       	eor	r1, r1
    1f2e:	8f 93       	push	r24
    1f30:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f32:	91 e0       	ldi	r25, 0x01	; 1
    1f34:	90 93 2e 03 	sts	0x032E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1f38:	8e e0       	ldi	r24, 0x0E	; 14
    1f3a:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f3e:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f42:	9f 91       	pop	r25
    1f44:	8f 91       	pop	r24
    1f46:	0f 90       	pop	r0
    1f48:	0f be       	out	0x3f, r0	; 63
    1f4a:	0f 90       	pop	r0
    1f4c:	1f 90       	pop	r1
    1f4e:	18 95       	reti

00001f50 <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1f50:	1f 92       	push	r1
    1f52:	0f 92       	push	r0
    1f54:	0f b6       	in	r0, 0x3f	; 63
    1f56:	0f 92       	push	r0
    1f58:	11 24       	eor	r1, r1
    1f5a:	8f 93       	push	r24
    1f5c:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f5e:	91 e0       	ldi	r25, 0x01	; 1
    1f60:	90 93 2e 03 	sts	0x032E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1f64:	8f e0       	ldi	r24, 0x0F	; 15
    1f66:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f6a:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f6e:	9f 91       	pop	r25
    1f70:	8f 91       	pop	r24
    1f72:	0f 90       	pop	r0
    1f74:	0f be       	out	0x3f, r0	; 63
    1f76:	0f 90       	pop	r0
    1f78:	1f 90       	pop	r1
    1f7a:	18 95       	reti

00001f7c <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1f7c:	1f 92       	push	r1
    1f7e:	0f 92       	push	r0
    1f80:	0f b6       	in	r0, 0x3f	; 63
    1f82:	0f 92       	push	r0
    1f84:	11 24       	eor	r1, r1
    1f86:	8f 93       	push	r24
    1f88:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1f8a:	80 91 40 05 	lds	r24, 0x0540
    1f8e:	88 23       	and	r24, r24
    1f90:	61 f0       	breq	.+24     	; 0x1faa <__vector_35+0x2e>
		pwm_right = 0;
    1f92:	10 92 f4 03 	sts	0x03F4, r1
    1f96:	10 92 f3 03 	sts	0x03F3, r1
		OCR3A = 0;
    1f9a:	10 92 99 00 	sts	0x0099, r1
    1f9e:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1fa2:	10 92 9b 00 	sts	0x009B, r1
    1fa6:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1faa:	10 92 e2 03 	sts	0x03E2, r1
    1fae:	10 92 e1 03 	sts	0x03E1, r1


	if(pwm_right == 0) {
    1fb2:	80 91 f3 03 	lds	r24, 0x03F3
    1fb6:	90 91 f4 03 	lds	r25, 0x03F4
    1fba:	00 97       	sbiw	r24, 0x00	; 0
    1fbc:	29 f5       	brne	.+74     	; 0x2008 <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1fbe:	80 91 e7 03 	lds	r24, 0x03E7
    1fc2:	90 91 e8 03 	lds	r25, 0x03E8
    1fc6:	97 fd       	sbrc	r25, 7
    1fc8:	05 c0       	rjmp	.+10     	; 0x1fd4 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1fca:	81 e0       	ldi	r24, 0x01	; 1
    1fcc:	80 93 2d 03 	sts	0x032D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1fd0:	8c e0       	ldi	r24, 0x0C	; 12
    1fd2:	04 c0       	rjmp	.+8      	; 0x1fdc <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1fd4:	81 e0       	ldi	r24, 0x01	; 1
    1fd6:	80 93 2d 03 	sts	0x032D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1fda:	8d e0       	ldi	r24, 0x0D	; 13
    1fdc:	80 93 2c 03 	sts	0x032C, r24
		}
		firstSampleRight = 1;
    1fe0:	81 e0       	ldi	r24, 0x01	; 1
    1fe2:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1fe6:	80 91 90 00 	lds	r24, 0x0090
    1fea:	8f 75       	andi	r24, 0x5F	; 95
    1fec:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1ff0:	8e b1       	in	r24, 0x0e	; 14
    1ff2:	87 7e       	andi	r24, 0xE7	; 231
    1ff4:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    1ff6:	80 91 71 00 	lds	r24, 0x0071
    1ffa:	89 7f       	andi	r24, 0xF9	; 249
    1ffc:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    2000:	88 b3       	in	r24, 0x18	; 24
    2002:	86 60       	ori	r24, 0x06	; 6
    2004:	88 bb       	out	0x18, r24	; 24
    2006:	36 c0       	rjmp	.+108    	; 0x2074 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    2008:	18 16       	cp	r1, r24
    200a:	19 06       	cpc	r1, r25
    200c:	cc f4       	brge	.+50     	; 0x2040 <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    200e:	10 92 2d 03 	sts	0x032D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    2012:	8d e0       	ldi	r24, 0x0D	; 13
    2014:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    2018:	80 91 90 00 	lds	r24, 0x0090
    201c:	8f 7d       	andi	r24, 0xDF	; 223
    201e:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    2022:	80 91 71 00 	lds	r24, 0x0071
    2026:	8b 7f       	andi	r24, 0xFB	; 251
    2028:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    202c:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    202e:	80 91 90 00 	lds	r24, 0x0090
    2032:	80 68       	ori	r24, 0x80	; 128
    2034:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    2038:	80 91 71 00 	lds	r24, 0x0071
    203c:	82 60       	ori	r24, 0x02	; 2
    203e:	18 c0       	rjmp	.+48     	; 0x2070 <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    2040:	10 92 2d 03 	sts	0x032D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    2044:	8c e0       	ldi	r24, 0x0C	; 12
    2046:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    204a:	80 91 90 00 	lds	r24, 0x0090
    204e:	8f 77       	andi	r24, 0x7F	; 127
    2050:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    2054:	80 91 71 00 	lds	r24, 0x0071
    2058:	8d 7f       	andi	r24, 0xFD	; 253
    205a:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    205e:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    2060:	80 91 90 00 	lds	r24, 0x0090
    2064:	80 62       	ori	r24, 0x20	; 32
    2066:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    206a:	80 91 71 00 	lds	r24, 0x0071
    206e:	84 60       	ori	r24, 0x04	; 4
    2070:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    2074:	9f 91       	pop	r25
    2076:	8f 91       	pop	r24
    2078:	0f 90       	pop	r0
    207a:	0f be       	out	0x3f, r0	; 63
    207c:	0f 90       	pop	r0
    207e:	1f 90       	pop	r1
    2080:	18 95       	reti

00002082 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    2082:	1f 92       	push	r1
    2084:	0f 92       	push	r0
    2086:	0f b6       	in	r0, 0x3f	; 63
    2088:	0f 92       	push	r0
    208a:	11 24       	eor	r1, r1
    208c:	8f 93       	push	r24
    208e:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2090:	91 e0       	ldi	r25, 0x01	; 1
    2092:	90 93 2d 03 	sts	0x032D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    2096:	8c e0       	ldi	r24, 0x0C	; 12
    2098:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    209c:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    20a0:	9f 91       	pop	r25
    20a2:	8f 91       	pop	r24
    20a4:	0f 90       	pop	r0
    20a6:	0f be       	out	0x3f, r0	; 63
    20a8:	0f 90       	pop	r0
    20aa:	1f 90       	pop	r1
    20ac:	18 95       	reti

000020ae <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    20ae:	1f 92       	push	r1
    20b0:	0f 92       	push	r0
    20b2:	0f b6       	in	r0, 0x3f	; 63
    20b4:	0f 92       	push	r0
    20b6:	11 24       	eor	r1, r1
    20b8:	8f 93       	push	r24
    20ba:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    20bc:	91 e0       	ldi	r25, 0x01	; 1
    20be:	90 93 2d 03 	sts	0x032D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    20c2:	8d e0       	ldi	r24, 0x0D	; 13
    20c4:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    20c8:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    20cc:	9f 91       	pop	r25
    20ce:	8f 91       	pop	r24
    20d0:	0f 90       	pop	r0
    20d2:	0f be       	out	0x3f, r0	; 63
    20d4:	0f 90       	pop	r0
    20d6:	1f 90       	pop	r1
    20d8:	18 95       	reti

000020da <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    20da:	80 91 07 02 	lds	r24, 0x0207
    20de:	88 23       	and	r24, r24
    20e0:	09 f4       	brne	.+2      	; 0x20e4 <handleMotorsWithNoController+0xa>
    20e2:	41 c0       	rjmp	.+130    	; 0x2166 <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    20e4:	80 91 eb 03 	lds	r24, 0x03EB
    20e8:	90 91 ec 03 	lds	r25, 0x03EC
    20ec:	96 95       	lsr	r25
    20ee:	87 95       	ror	r24
    20f0:	96 95       	lsr	r25
    20f2:	87 95       	ror	r24
    20f4:	90 93 f0 03 	sts	0x03F0, r25
    20f8:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    20fc:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2100:	10 92 ec 03 	sts	0x03EC, r1
    2104:	10 92 eb 03 	sts	0x03EB, r1

		if(pwm_left_desired >= 0) {
    2108:	20 91 f9 03 	lds	r18, 0x03F9
    210c:	30 91 fa 03 	lds	r19, 0x03FA
    2110:	fc 01       	movw	r30, r24
    2112:	63 e0       	ldi	r22, 0x03	; 3
    2114:	f5 95       	asr	r31
    2116:	e7 95       	ror	r30
    2118:	6a 95       	dec	r22
    211a:	e1 f7       	brne	.-8      	; 0x2114 <handleMotorsWithNoController+0x3a>
    211c:	40 91 db 03 	lds	r20, 0x03DB
    2120:	50 91 dc 03 	lds	r21, 0x03DC
    2124:	60 91 dd 03 	lds	r22, 0x03DD
    2128:	70 91 de 03 	lds	r23, 0x03DE
    212c:	37 fd       	sbrc	r19, 7
    212e:	0a c0       	rjmp	.+20     	; 0x2144 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    2130:	cf 01       	movw	r24, r30
    2132:	aa 27       	eor	r26, r26
    2134:	97 fd       	sbrc	r25, 7
    2136:	a0 95       	com	r26
    2138:	ba 2f       	mov	r27, r26
    213a:	48 0f       	add	r20, r24
    213c:	59 1f       	adc	r21, r25
    213e:	6a 1f       	adc	r22, r26
    2140:	7b 1f       	adc	r23, r27
    2142:	09 c0       	rjmp	.+18     	; 0x2156 <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2144:	cf 01       	movw	r24, r30
    2146:	aa 27       	eor	r26, r26
    2148:	97 fd       	sbrc	r25, 7
    214a:	a0 95       	com	r26
    214c:	ba 2f       	mov	r27, r26
    214e:	48 1b       	sub	r20, r24
    2150:	59 0b       	sbc	r21, r25
    2152:	6a 0b       	sbc	r22, r26
    2154:	7b 0b       	sbc	r23, r27
    2156:	40 93 db 03 	sts	0x03DB, r20
    215a:	50 93 dc 03 	sts	0x03DC, r21
    215e:	60 93 dd 03 	sts	0x03DD, r22
    2162:	70 93 de 03 	sts	0x03DE, r23
		}
	}

	if(compute_right_vel) {
    2166:	80 91 08 02 	lds	r24, 0x0208
    216a:	88 23       	and	r24, r24
    216c:	09 f4       	brne	.+2      	; 0x2170 <handleMotorsWithNoController+0x96>
    216e:	41 c0       	rjmp	.+130    	; 0x21f2 <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    2170:	80 91 ed 03 	lds	r24, 0x03ED
    2174:	90 91 ee 03 	lds	r25, 0x03EE
    2178:	96 95       	lsr	r25
    217a:	87 95       	ror	r24
    217c:	96 95       	lsr	r25
    217e:	87 95       	ror	r24
    2180:	90 93 f2 03 	sts	0x03F2, r25
    2184:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2188:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    218c:	10 92 ee 03 	sts	0x03EE, r1
    2190:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired >= 0) {
    2194:	20 91 f7 03 	lds	r18, 0x03F7
    2198:	30 91 f8 03 	lds	r19, 0x03F8
    219c:	fc 01       	movw	r30, r24
    219e:	43 e0       	ldi	r20, 0x03	; 3
    21a0:	f5 95       	asr	r31
    21a2:	e7 95       	ror	r30
    21a4:	4a 95       	dec	r20
    21a6:	e1 f7       	brne	.-8      	; 0x21a0 <handleMotorsWithNoController+0xc6>
    21a8:	40 91 d7 03 	lds	r20, 0x03D7
    21ac:	50 91 d8 03 	lds	r21, 0x03D8
    21b0:	60 91 d9 03 	lds	r22, 0x03D9
    21b4:	70 91 da 03 	lds	r23, 0x03DA
    21b8:	37 fd       	sbrc	r19, 7
    21ba:	0a c0       	rjmp	.+20     	; 0x21d0 <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    21bc:	cf 01       	movw	r24, r30
    21be:	aa 27       	eor	r26, r26
    21c0:	97 fd       	sbrc	r25, 7
    21c2:	a0 95       	com	r26
    21c4:	ba 2f       	mov	r27, r26
    21c6:	48 0f       	add	r20, r24
    21c8:	59 1f       	adc	r21, r25
    21ca:	6a 1f       	adc	r22, r26
    21cc:	7b 1f       	adc	r23, r27
    21ce:	09 c0       	rjmp	.+18     	; 0x21e2 <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    21d0:	cf 01       	movw	r24, r30
    21d2:	aa 27       	eor	r26, r26
    21d4:	97 fd       	sbrc	r25, 7
    21d6:	a0 95       	com	r26
    21d8:	ba 2f       	mov	r27, r26
    21da:	48 1b       	sub	r20, r24
    21dc:	59 0b       	sbc	r21, r25
    21de:	6a 0b       	sbc	r22, r26
    21e0:	7b 0b       	sbc	r23, r27
    21e2:	40 93 d7 03 	sts	0x03D7, r20
    21e6:	50 93 d8 03 	sts	0x03D8, r21
    21ea:	60 93 d9 03 	sts	0x03D9, r22
    21ee:	70 93 da 03 	sts	0x03DA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    21f2:	80 91 f7 03 	lds	r24, 0x03F7
    21f6:	90 91 f8 03 	lds	r25, 0x03F8
    21fa:	90 93 04 04 	sts	0x0404, r25
    21fe:	80 93 03 04 	sts	0x0403, r24
	pwm_left_working = pwm_left_desired;
    2202:	80 91 f9 03 	lds	r24, 0x03F9
    2206:	90 91 fa 03 	lds	r25, 0x03FA
    220a:	90 93 06 04 	sts	0x0406, r25
    220e:	80 93 05 04 	sts	0x0405, r24
	if(obstacleAvoidanceEnabled) {
    2212:	80 91 3e 05 	lds	r24, 0x053E
    2216:	88 23       	and	r24, r24
    2218:	31 f0       	breq	.+12     	; 0x2226 <__stack+0x27>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    221a:	85 e0       	ldi	r24, 0x05	; 5
    221c:	94 e0       	ldi	r25, 0x04	; 4
    221e:	63 e0       	ldi	r22, 0x03	; 3
    2220:	74 e0       	ldi	r23, 0x04	; 4
    2222:	0e 94 e6 03 	call	0x7cc	; 0x7cc <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2226:	40 91 05 04 	lds	r20, 0x0405
    222a:	50 91 06 04 	lds	r21, 0x0406
    222e:	50 93 ea 03 	sts	0x03EA, r21
    2232:	40 93 e9 03 	sts	0x03E9, r20
	pwm_right_desired_to_control = pwm_right_working;
    2236:	20 91 03 04 	lds	r18, 0x0403
    223a:	30 91 04 04 	lds	r19, 0x0404
    223e:	30 93 e8 03 	sts	0x03E8, r19
    2242:	20 93 e7 03 	sts	0x03E7, r18

	pwm_left = pwm_left_working;
    2246:	50 93 f6 03 	sts	0x03F6, r21
    224a:	40 93 f5 03 	sts	0x03F5, r20
	pwm_right = pwm_right_working;
    224e:	30 93 f4 03 	sts	0x03F4, r19
    2252:	20 93 f3 03 	sts	0x03F3, r18

	if(pwm_right > 0) {
    2256:	12 16       	cp	r1, r18
    2258:	13 06       	cpc	r1, r19
    225a:	2c f4       	brge	.+10     	; 0x2266 <__stack+0x67>
		OCR3A = (unsigned int)pwm_right;
    225c:	30 93 99 00 	sts	0x0099, r19
    2260:	20 93 98 00 	sts	0x0098, r18
    2264:	14 c0       	rjmp	.+40     	; 0x228e <__stack+0x8f>
	} else if(pwm_right < 0) {
    2266:	21 15       	cp	r18, r1
    2268:	31 05       	cpc	r19, r1
    226a:	49 f0       	breq	.+18     	; 0x227e <__stack+0x7f>
		OCR3B = (unsigned int)(-pwm_right);
    226c:	88 27       	eor	r24, r24
    226e:	99 27       	eor	r25, r25
    2270:	82 1b       	sub	r24, r18
    2272:	93 0b       	sbc	r25, r19
    2274:	90 93 9b 00 	sts	0x009B, r25
    2278:	80 93 9a 00 	sts	0x009A, r24
    227c:	08 c0       	rjmp	.+16     	; 0x228e <__stack+0x8f>
	} else {
		OCR3A = 0;
    227e:	10 92 99 00 	sts	0x0099, r1
    2282:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    2286:	10 92 9b 00 	sts	0x009B, r1
    228a:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    228e:	14 16       	cp	r1, r20
    2290:	15 06       	cpc	r1, r21
    2292:	2c f4       	brge	.+10     	; 0x229e <__stack+0x9f>
		OCR4A = (unsigned int)pwm_left;
    2294:	50 93 a9 00 	sts	0x00A9, r21
    2298:	40 93 a8 00 	sts	0x00A8, r20
    229c:	08 95       	ret
	} else if(pwm_left < 0) {
    229e:	41 15       	cp	r20, r1
    22a0:	51 05       	cpc	r21, r1
    22a2:	49 f0       	breq	.+18     	; 0x22b6 <__stack+0xb7>
		OCR4B =(unsigned int)( -pwm_left);
    22a4:	88 27       	eor	r24, r24
    22a6:	99 27       	eor	r25, r25
    22a8:	84 1b       	sub	r24, r20
    22aa:	95 0b       	sbc	r25, r21
    22ac:	90 93 ab 00 	sts	0x00AB, r25
    22b0:	80 93 aa 00 	sts	0x00AA, r24
    22b4:	08 95       	ret
	} else {
		OCR4A = 0;
    22b6:	10 92 a9 00 	sts	0x00A9, r1
    22ba:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    22be:	10 92 ab 00 	sts	0x00AB, r1
    22c2:	10 92 aa 00 	sts	0x00AA, r1
    22c6:	08 95       	ret

000022c8 <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    22c8:	80 91 f9 03 	lds	r24, 0x03F9
    22cc:	90 91 fa 03 	lds	r25, 0x03FA
    22d0:	90 93 06 04 	sts	0x0406, r25
    22d4:	80 93 05 04 	sts	0x0405, r24
	pwm_right_working = pwm_right_desired;
    22d8:	80 91 f7 03 	lds	r24, 0x03F7
    22dc:	90 91 f8 03 	lds	r25, 0x03F8
    22e0:	90 93 04 04 	sts	0x0404, r25
    22e4:	80 93 03 04 	sts	0x0403, r24
	if(obstacleAvoidanceEnabled) {
    22e8:	80 91 3e 05 	lds	r24, 0x053E
    22ec:	88 23       	and	r24, r24
    22ee:	31 f0       	breq	.+12     	; 0x22fc <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    22f0:	85 e0       	ldi	r24, 0x05	; 5
    22f2:	94 e0       	ldi	r25, 0x04	; 4
    22f4:	63 e0       	ldi	r22, 0x03	; 3
    22f6:	74 e0       	ldi	r23, 0x04	; 4
    22f8:	0e 94 e6 03 	call	0x7cc	; 0x7cc <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    22fc:	e0 91 05 04 	lds	r30, 0x0405
    2300:	f0 91 06 04 	lds	r31, 0x0406
    2304:	f0 93 ea 03 	sts	0x03EA, r31
    2308:	e0 93 e9 03 	sts	0x03E9, r30
	pwm_right_desired_to_control = pwm_right_working;
    230c:	80 91 03 04 	lds	r24, 0x0403
    2310:	90 91 04 04 	lds	r25, 0x0404
    2314:	90 93 e8 03 	sts	0x03E8, r25
    2318:	80 93 e7 03 	sts	0x03E7, r24

	if(compute_left_vel) {
    231c:	80 91 07 02 	lds	r24, 0x0207
    2320:	88 23       	and	r24, r24
    2322:	09 f4       	brne	.+2      	; 0x2326 <handleMotorsWithSpeedController+0x5e>
    2324:	6e c0       	rjmp	.+220    	; 0x2402 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    2326:	80 91 eb 03 	lds	r24, 0x03EB
    232a:	90 91 ec 03 	lds	r25, 0x03EC
    232e:	96 95       	lsr	r25
    2330:	87 95       	ror	r24
    2332:	96 95       	lsr	r25
    2334:	87 95       	ror	r24
    2336:	90 93 f0 03 	sts	0x03F0, r25
    233a:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    233e:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2342:	10 92 ec 03 	sts	0x03EC, r1
    2346:	10 92 eb 03 	sts	0x03EB, r1
    234a:	bc 01       	movw	r22, r24
    234c:	83 e0       	ldi	r24, 0x03	; 3
    234e:	75 95       	asr	r23
    2350:	67 95       	ror	r22
    2352:	8a 95       	dec	r24
    2354:	e1 f7       	brne	.-8      	; 0x234e <handleMotorsWithSpeedController+0x86>
    2356:	20 91 db 03 	lds	r18, 0x03DB
    235a:	30 91 dc 03 	lds	r19, 0x03DC
    235e:	40 91 dd 03 	lds	r20, 0x03DD
    2362:	50 91 de 03 	lds	r21, 0x03DE

		if(pwm_left_desired_to_control >= 0) {
    2366:	f7 fd       	sbrc	r31, 7
    2368:	0a c0       	rjmp	.+20     	; 0x237e <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    236a:	cb 01       	movw	r24, r22
    236c:	aa 27       	eor	r26, r26
    236e:	97 fd       	sbrc	r25, 7
    2370:	a0 95       	com	r26
    2372:	ba 2f       	mov	r27, r26
    2374:	28 0f       	add	r18, r24
    2376:	39 1f       	adc	r19, r25
    2378:	4a 1f       	adc	r20, r26
    237a:	5b 1f       	adc	r21, r27
    237c:	09 c0       	rjmp	.+18     	; 0x2390 <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    237e:	cb 01       	movw	r24, r22
    2380:	aa 27       	eor	r26, r26
    2382:	97 fd       	sbrc	r25, 7
    2384:	a0 95       	com	r26
    2386:	ba 2f       	mov	r27, r26
    2388:	28 1b       	sub	r18, r24
    238a:	39 0b       	sbc	r19, r25
    238c:	4a 0b       	sbc	r20, r26
    238e:	5b 0b       	sbc	r21, r27
    2390:	20 93 db 03 	sts	0x03DB, r18
    2394:	30 93 dc 03 	sts	0x03DC, r19
    2398:	40 93 dd 03 	sts	0x03DD, r20
    239c:	50 93 de 03 	sts	0x03DE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    23a0:	80 91 16 02 	lds	r24, 0x0216
    23a4:	81 30       	cpi	r24, 0x01	; 1
    23a6:	29 f4       	brne	.+10     	; 0x23b2 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    23a8:	85 e0       	ldi	r24, 0x05	; 5
    23aa:	94 e0       	ldi	r25, 0x04	; 4
    23ac:	0e 94 41 1a 	call	0x3482	; 0x3482 <start_horizontal_speed_control_left>
    23b0:	04 c0       	rjmp	.+8      	; 0x23ba <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    23b2:	85 e0       	ldi	r24, 0x05	; 5
    23b4:	94 e0       	ldi	r25, 0x04	; 4
    23b6:	0e 94 39 17 	call	0x2e72	; 0x2e72 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    23ba:	20 91 05 04 	lds	r18, 0x0405
    23be:	30 91 06 04 	lds	r19, 0x0406
    23c2:	30 93 f6 03 	sts	0x03F6, r19
    23c6:	20 93 f5 03 	sts	0x03F5, r18

		if(pwm_left > 0) {
    23ca:	12 16       	cp	r1, r18
    23cc:	13 06       	cpc	r1, r19
    23ce:	2c f4       	brge	.+10     	; 0x23da <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    23d0:	30 93 a9 00 	sts	0x00A9, r19
    23d4:	20 93 a8 00 	sts	0x00A8, r18
    23d8:	14 c0       	rjmp	.+40     	; 0x2402 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    23da:	21 15       	cp	r18, r1
    23dc:	31 05       	cpc	r19, r1
    23de:	49 f0       	breq	.+18     	; 0x23f2 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    23e0:	88 27       	eor	r24, r24
    23e2:	99 27       	eor	r25, r25
    23e4:	82 1b       	sub	r24, r18
    23e6:	93 0b       	sbc	r25, r19
    23e8:	90 93 ab 00 	sts	0x00AB, r25
    23ec:	80 93 aa 00 	sts	0x00AA, r24
    23f0:	08 c0       	rjmp	.+16     	; 0x2402 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    23f2:	10 92 a9 00 	sts	0x00A9, r1
    23f6:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    23fa:	10 92 ab 00 	sts	0x00AB, r1
    23fe:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    2402:	80 91 08 02 	lds	r24, 0x0208
    2406:	88 23       	and	r24, r24
    2408:	09 f4       	brne	.+2      	; 0x240c <handleMotorsWithSpeedController+0x144>
    240a:	72 c0       	rjmp	.+228    	; 0x24f0 <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    240c:	80 91 ed 03 	lds	r24, 0x03ED
    2410:	90 91 ee 03 	lds	r25, 0x03EE
    2414:	96 95       	lsr	r25
    2416:	87 95       	ror	r24
    2418:	96 95       	lsr	r25
    241a:	87 95       	ror	r24
    241c:	90 93 f2 03 	sts	0x03F2, r25
    2420:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2424:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    2428:	10 92 ee 03 	sts	0x03EE, r1
    242c:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired_to_control >= 0) {
    2430:	20 91 e7 03 	lds	r18, 0x03E7
    2434:	30 91 e8 03 	lds	r19, 0x03E8
    2438:	fc 01       	movw	r30, r24
    243a:	a3 e0       	ldi	r26, 0x03	; 3
    243c:	f5 95       	asr	r31
    243e:	e7 95       	ror	r30
    2440:	aa 95       	dec	r26
    2442:	e1 f7       	brne	.-8      	; 0x243c <handleMotorsWithSpeedController+0x174>
    2444:	40 91 d7 03 	lds	r20, 0x03D7
    2448:	50 91 d8 03 	lds	r21, 0x03D8
    244c:	60 91 d9 03 	lds	r22, 0x03D9
    2450:	70 91 da 03 	lds	r23, 0x03DA
    2454:	37 fd       	sbrc	r19, 7
    2456:	0a c0       	rjmp	.+20     	; 0x246c <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    2458:	cf 01       	movw	r24, r30
    245a:	aa 27       	eor	r26, r26
    245c:	97 fd       	sbrc	r25, 7
    245e:	a0 95       	com	r26
    2460:	ba 2f       	mov	r27, r26
    2462:	48 0f       	add	r20, r24
    2464:	59 1f       	adc	r21, r25
    2466:	6a 1f       	adc	r22, r26
    2468:	7b 1f       	adc	r23, r27
    246a:	09 c0       	rjmp	.+18     	; 0x247e <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    246c:	cf 01       	movw	r24, r30
    246e:	aa 27       	eor	r26, r26
    2470:	97 fd       	sbrc	r25, 7
    2472:	a0 95       	com	r26
    2474:	ba 2f       	mov	r27, r26
    2476:	48 1b       	sub	r20, r24
    2478:	59 0b       	sbc	r21, r25
    247a:	6a 0b       	sbc	r22, r26
    247c:	7b 0b       	sbc	r23, r27
    247e:	40 93 d7 03 	sts	0x03D7, r20
    2482:	50 93 d8 03 	sts	0x03D8, r21
    2486:	60 93 d9 03 	sts	0x03D9, r22
    248a:	70 93 da 03 	sts	0x03DA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    248e:	80 91 16 02 	lds	r24, 0x0216
    2492:	81 30       	cpi	r24, 0x01	; 1
    2494:	29 f4       	brne	.+10     	; 0x24a0 <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    2496:	83 e0       	ldi	r24, 0x03	; 3
    2498:	94 e0       	ldi	r25, 0x04	; 4
    249a:	0e 94 6f 19 	call	0x32de	; 0x32de <start_horizontal_speed_control_right>
    249e:	04 c0       	rjmp	.+8      	; 0x24a8 <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    24a0:	83 e0       	ldi	r24, 0x03	; 3
    24a2:	94 e0       	ldi	r25, 0x04	; 4
    24a4:	0e 94 54 18 	call	0x30a8	; 0x30a8 <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    24a8:	20 91 03 04 	lds	r18, 0x0403
    24ac:	30 91 04 04 	lds	r19, 0x0404
    24b0:	30 93 f4 03 	sts	0x03F4, r19
    24b4:	20 93 f3 03 	sts	0x03F3, r18

		if(pwm_right > 0) {
    24b8:	12 16       	cp	r1, r18
    24ba:	13 06       	cpc	r1, r19
    24bc:	2c f4       	brge	.+10     	; 0x24c8 <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    24be:	30 93 99 00 	sts	0x0099, r19
    24c2:	20 93 98 00 	sts	0x0098, r18
    24c6:	08 95       	ret
		} else if(pwm_right < 0) {
    24c8:	21 15       	cp	r18, r1
    24ca:	31 05       	cpc	r19, r1
    24cc:	49 f0       	breq	.+18     	; 0x24e0 <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    24ce:	88 27       	eor	r24, r24
    24d0:	99 27       	eor	r25, r25
    24d2:	82 1b       	sub	r24, r18
    24d4:	93 0b       	sbc	r25, r19
    24d6:	90 93 9b 00 	sts	0x009B, r25
    24da:	80 93 9a 00 	sts	0x009A, r24
    24de:	08 95       	ret
		} else {
			OCR3A = 0;
    24e0:	10 92 99 00 	sts	0x0099, r1
    24e4:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    24e8:	10 92 9b 00 	sts	0x009B, r1
    24ec:	10 92 9a 00 	sts	0x009A, r1
    24f0:	08 95       	ret

000024f2 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    24f2:	85 b7       	in	r24, 0x35	; 53
    24f4:	80 61       	ori	r24, 0x10	; 16
    24f6:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    24f8:	9f ef       	ldi	r25, 0xFF	; 255
    24fa:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    24fc:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    24fe:	87 ef       	ldi	r24, 0xF7	; 247
    2500:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    2502:	80 ee       	ldi	r24, 0xE0	; 224
    2504:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    2506:	80 ef       	ldi	r24, 0xF0	; 240
    2508:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    250a:	80 eb       	ldi	r24, 0xB0	; 176
    250c:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    250e:	8c ef       	ldi	r24, 0xFC	; 252
    2510:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    2512:	83 e0       	ldi	r24, 0x03	; 3
    2514:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    2516:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    2518:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    251a:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    251c:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    251e:	90 91 3d 05 	lds	r25, 0x053D
    2522:	99 23       	and	r25, r25
    2524:	11 f0       	breq	.+4      	; 0x252a <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2526:	91 30       	cpi	r25, 0x01	; 1
    2528:	11 f4       	brne	.+4      	; 0x252e <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    252a:	14 ba       	out	0x14, r1	; 20
    252c:	04 c0       	rjmp	.+8      	; 0x2536 <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    252e:	92 30       	cpi	r25, 0x02	; 2
    2530:	11 f4       	brne	.+4      	; 0x2536 <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    2532:	88 e0       	ldi	r24, 0x08	; 8
    2534:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    2536:	8f ef       	ldi	r24, 0xFF	; 255
    2538:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    253c:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    2540:	8f e0       	ldi	r24, 0x0F	; 15
    2542:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    2546:	99 23       	and	r25, r25
    2548:	29 f4       	brne	.+10     	; 0x2554 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    254a:	80 91 05 01 	lds	r24, 0x0105
    254e:	10 92 05 01 	sts	0x0105, r1
    2552:	06 c0       	rjmp	.+12     	; 0x2560 <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2554:	91 30       	cpi	r25, 0x01	; 1
    2556:	11 f0       	breq	.+4      	; 0x255c <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    2558:	92 30       	cpi	r25, 0x02	; 2
    255a:	11 f4       	brne	.+4      	; 0x2560 <initPortsIO+0x6e>
		PORTJ = 0x0F;
    255c:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    2560:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    2564:	8f ef       	ldi	r24, 0xFF	; 255
    2566:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    256a:	99 23       	and	r25, r25
    256c:	11 f0       	breq	.+4      	; 0x2572 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    256e:	91 30       	cpi	r25, 0x01	; 1
    2570:	19 f4       	brne	.+6      	; 0x2578 <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    2572:	10 92 0b 01 	sts	0x010B, r1
    2576:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    2578:	92 30       	cpi	r25, 0x02	; 2
    257a:	19 f4       	brne	.+6      	; 0x2582 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    257c:	87 ef       	ldi	r24, 0xF7	; 247
    257e:	80 93 0b 01 	sts	0x010B, r24
    2582:	08 95       	ret

00002584 <computeAngle>:

	}

}

void computeAngle() {
    2584:	ef 92       	push	r14
    2586:	ff 92       	push	r15
    2588:	0f 93       	push	r16
    258a:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    258c:	80 91 1f 05 	lds	r24, 0x051F
    2590:	90 91 20 05 	lds	r25, 0x0520
    2594:	97 ff       	sbrs	r25, 7
    2596:	03 c0       	rjmp	.+6      	; 0x259e <computeAngle+0x1a>
    2598:	90 95       	com	r25
    259a:	81 95       	neg	r24
    259c:	9f 4f       	sbci	r25, 0xFF	; 255
    259e:	40 97       	sbiw	r24, 0x10	; 16
    25a0:	20 f4       	brcc	.+8      	; 0x25aa <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    25a2:	81 e0       	ldi	r24, 0x01	; 1
    25a4:	80 93 15 02 	sts	0x0215, r24
    25a8:	02 c0       	rjmp	.+4      	; 0x25ae <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    25aa:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    25ae:	80 91 14 02 	lds	r24, 0x0214
    25b2:	90 91 15 02 	lds	r25, 0x0215
    25b6:	89 17       	cp	r24, r25
    25b8:	61 f4       	brne	.+24     	; 0x25d2 <computeAngle+0x4e>
		timesInSamePos++;
    25ba:	80 91 2f 05 	lds	r24, 0x052F
    25be:	8f 5f       	subi	r24, 0xFF	; 255
    25c0:	80 93 2f 05 	sts	0x052F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    25c4:	85 30       	cpi	r24, 0x05	; 5
    25c6:	38 f0       	brcs	.+14     	; 0x25d6 <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    25c8:	10 92 2f 05 	sts	0x052F, r1
			robotPosition = currPosition;
    25cc:	90 93 16 02 	sts	0x0216, r25
    25d0:	02 c0       	rjmp	.+4      	; 0x25d6 <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    25d2:	10 92 2f 05 	sts	0x052F, r1
	}
	prevPosition = currPosition;
    25d6:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    25da:	60 91 1b 05 	lds	r22, 0x051B
    25de:	70 91 1c 05 	lds	r23, 0x051C
    25e2:	88 27       	eor	r24, r24
    25e4:	77 fd       	sbrc	r23, 7
    25e6:	80 95       	com	r24
    25e8:	98 2f       	mov	r25, r24
    25ea:	0e 94 17 1f 	call	0x3e2e	; 0x3e2e <__floatsisf>
    25ee:	7b 01       	movw	r14, r22
    25f0:	8c 01       	movw	r16, r24
    25f2:	60 91 1d 05 	lds	r22, 0x051D
    25f6:	70 91 1e 05 	lds	r23, 0x051E
    25fa:	88 27       	eor	r24, r24
    25fc:	77 fd       	sbrc	r23, 7
    25fe:	80 95       	com	r24
    2600:	98 2f       	mov	r25, r24
    2602:	0e 94 17 1f 	call	0x3e2e	; 0x3e2e <__floatsisf>
    2606:	9b 01       	movw	r18, r22
    2608:	ac 01       	movw	r20, r24
    260a:	c8 01       	movw	r24, r16
    260c:	b7 01       	movw	r22, r14
    260e:	0e 94 5c 22 	call	0x44b8	; 0x44b8 <atan2>
    2612:	21 ee       	ldi	r18, 0xE1	; 225
    2614:	3e e2       	ldi	r19, 0x2E	; 46
    2616:	45 e6       	ldi	r20, 0x65	; 101
    2618:	52 e4       	ldi	r21, 0x42	; 66
    261a:	0e 94 1d 1e 	call	0x3c3a	; 0x3c3a <__mulsf3>
    261e:	0e 94 75 1f 	call	0x3eea	; 0x3eea <__fixsfsi>
    2622:	cb 01       	movw	r24, r22
    2624:	70 93 2e 05 	sts	0x052E, r23
    2628:	60 93 2d 05 	sts	0x052D, r22

	if(currentAngle < 0) {
    262c:	77 ff       	sbrs	r23, 7
    262e:	06 c0       	rjmp	.+12     	; 0x263c <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    2630:	88 59       	subi	r24, 0x98	; 152
    2632:	9e 4f       	sbci	r25, 0xFE	; 254
    2634:	90 93 2e 05 	sts	0x052E, r25
    2638:	80 93 2d 05 	sts	0x052D, r24
	}

}
    263c:	1f 91       	pop	r17
    263e:	0f 91       	pop	r16
    2640:	ff 90       	pop	r15
    2642:	ef 90       	pop	r14
    2644:	08 95       	ret

00002646 <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    2646:	80 91 1a 05 	lds	r24, 0x051A
    264a:	88 23       	and	r24, r24
    264c:	09 f0       	breq	.+2      	; 0x2650 <readAccelXYZ_2+0xa>
    264e:	70 c0       	rjmp	.+224    	; 0x2730 <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2650:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2654:	80 93 32 05 	sts	0x0532, r24
    2658:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    265c:	80 93 33 05 	sts	0x0533, r24
    2660:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2664:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2668:	0e 94 f8 1b 	call	0x37f0	; 0x37f0 <i2c_readNak>
    266c:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    2670:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2674:	80 91 6e 05 	lds	r24, 0x056E
    2678:	40 91 33 05 	lds	r20, 0x0533
    267c:	70 91 32 05 	lds	r23, 0x0532
    2680:	50 91 35 05 	lds	r21, 0x0535
    2684:	60 91 34 05 	lds	r22, 0x0534
    2688:	88 23       	and	r24, r24
    268a:	19 f1       	breq	.+70     	; 0x26d2 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    268c:	80 91 31 05 	lds	r24, 0x0531
    2690:	99 27       	eor	r25, r25
    2692:	87 fd       	sbrc	r24, 7
    2694:	90 95       	com	r25
    2696:	98 2f       	mov	r25, r24
    2698:	88 27       	eor	r24, r24
    269a:	20 91 30 05 	lds	r18, 0x0530
    269e:	33 27       	eor	r19, r19
    26a0:	27 fd       	sbrc	r18, 7
    26a2:	30 95       	com	r19
    26a4:	82 2b       	or	r24, r18
    26a6:	93 2b       	or	r25, r19
    26a8:	90 93 1c 05 	sts	0x051C, r25
    26ac:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    26b0:	84 2f       	mov	r24, r20
    26b2:	99 27       	eor	r25, r25
    26b4:	87 fd       	sbrc	r24, 7
    26b6:	90 95       	com	r25
    26b8:	98 2f       	mov	r25, r24
    26ba:	88 27       	eor	r24, r24
    26bc:	27 2f       	mov	r18, r23
    26be:	33 27       	eor	r19, r19
    26c0:	27 fd       	sbrc	r18, 7
    26c2:	30 95       	com	r19
    26c4:	82 2b       	or	r24, r18
    26c6:	93 2b       	or	r25, r19
    26c8:	90 93 1e 05 	sts	0x051E, r25
    26cc:	80 93 1d 05 	sts	0x051D, r24
    26d0:	6d c0       	rjmp	.+218    	; 0x27ac <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    26d2:	20 91 31 05 	lds	r18, 0x0531
    26d6:	33 27       	eor	r19, r19
    26d8:	27 fd       	sbrc	r18, 7
    26da:	30 95       	com	r19
    26dc:	32 2f       	mov	r19, r18
    26de:	22 27       	eor	r18, r18
    26e0:	80 91 30 05 	lds	r24, 0x0530
    26e4:	99 27       	eor	r25, r25
    26e6:	87 fd       	sbrc	r24, 7
    26e8:	90 95       	com	r25
    26ea:	28 2b       	or	r18, r24
    26ec:	39 2b       	or	r19, r25
    26ee:	80 91 21 05 	lds	r24, 0x0521
    26f2:	90 91 22 05 	lds	r25, 0x0522
    26f6:	28 1b       	sub	r18, r24
    26f8:	39 0b       	sbc	r19, r25
    26fa:	30 93 1c 05 	sts	0x051C, r19
    26fe:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2702:	84 2f       	mov	r24, r20
    2704:	99 27       	eor	r25, r25
    2706:	87 fd       	sbrc	r24, 7
    2708:	90 95       	com	r25
    270a:	98 2f       	mov	r25, r24
    270c:	88 27       	eor	r24, r24
    270e:	27 2f       	mov	r18, r23
    2710:	33 27       	eor	r19, r19
    2712:	27 fd       	sbrc	r18, 7
    2714:	30 95       	com	r19
    2716:	82 2b       	or	r24, r18
    2718:	93 2b       	or	r25, r19
    271a:	20 91 23 05 	lds	r18, 0x0523
    271e:	30 91 24 05 	lds	r19, 0x0524
    2722:	82 1b       	sub	r24, r18
    2724:	93 0b       	sbc	r25, r19
    2726:	90 93 1e 05 	sts	0x051E, r25
    272a:	80 93 1d 05 	sts	0x051D, r24
    272e:	7a c0       	rjmp	.+244    	; 0x2824 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2730:	81 30       	cpi	r24, 0x01	; 1
    2732:	09 f0       	breq	.+2      	; 0x2736 <readAccelXYZ_2+0xf0>
    2734:	8e c0       	rjmp	.+284    	; 0x2852 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2736:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    273a:	80 93 33 05 	sts	0x0533, r24
    273e:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2742:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2746:	0e 94 f8 1b 	call	0x37f0	; 0x37f0 <i2c_readNak>
    274a:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    274e:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2752:	80 91 6e 05 	lds	r24, 0x056E
    2756:	40 91 33 05 	lds	r20, 0x0533
    275a:	50 91 35 05 	lds	r21, 0x0535
    275e:	60 91 34 05 	lds	r22, 0x0534
    2762:	88 23       	and	r24, r24
    2764:	81 f1       	breq	.+96     	; 0x27c6 <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2766:	80 91 31 05 	lds	r24, 0x0531
    276a:	99 27       	eor	r25, r25
    276c:	87 fd       	sbrc	r24, 7
    276e:	90 95       	com	r25
    2770:	98 2f       	mov	r25, r24
    2772:	88 27       	eor	r24, r24
    2774:	20 91 30 05 	lds	r18, 0x0530
    2778:	33 27       	eor	r19, r19
    277a:	27 fd       	sbrc	r18, 7
    277c:	30 95       	com	r19
    277e:	82 2b       	or	r24, r18
    2780:	93 2b       	or	r25, r19
    2782:	90 93 1c 05 	sts	0x051C, r25
    2786:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    278a:	24 2f       	mov	r18, r20
    278c:	33 27       	eor	r19, r19
    278e:	27 fd       	sbrc	r18, 7
    2790:	30 95       	com	r19
    2792:	32 2f       	mov	r19, r18
    2794:	22 27       	eor	r18, r18
    2796:	80 91 32 05 	lds	r24, 0x0532
    279a:	99 27       	eor	r25, r25
    279c:	87 fd       	sbrc	r24, 7
    279e:	90 95       	com	r25
    27a0:	28 2b       	or	r18, r24
    27a2:	39 2b       	or	r19, r25
    27a4:	30 93 1e 05 	sts	0x051E, r19
    27a8:	20 93 1d 05 	sts	0x051D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    27ac:	85 2f       	mov	r24, r21
    27ae:	99 27       	eor	r25, r25
    27b0:	87 fd       	sbrc	r24, 7
    27b2:	90 95       	com	r25
    27b4:	98 2f       	mov	r25, r24
    27b6:	88 27       	eor	r24, r24
    27b8:	26 2f       	mov	r18, r22
    27ba:	33 27       	eor	r19, r19
    27bc:	27 fd       	sbrc	r18, 7
    27be:	30 95       	com	r19
    27c0:	82 2b       	or	r24, r18
    27c2:	93 2b       	or	r25, r19
    27c4:	41 c0       	rjmp	.+130    	; 0x2848 <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    27c6:	20 91 31 05 	lds	r18, 0x0531
    27ca:	33 27       	eor	r19, r19
    27cc:	27 fd       	sbrc	r18, 7
    27ce:	30 95       	com	r19
    27d0:	32 2f       	mov	r19, r18
    27d2:	22 27       	eor	r18, r18
    27d4:	80 91 30 05 	lds	r24, 0x0530
    27d8:	99 27       	eor	r25, r25
    27da:	87 fd       	sbrc	r24, 7
    27dc:	90 95       	com	r25
    27de:	28 2b       	or	r18, r24
    27e0:	39 2b       	or	r19, r25
    27e2:	80 91 21 05 	lds	r24, 0x0521
    27e6:	90 91 22 05 	lds	r25, 0x0522
    27ea:	28 1b       	sub	r18, r24
    27ec:	39 0b       	sbc	r19, r25
    27ee:	30 93 1c 05 	sts	0x051C, r19
    27f2:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    27f6:	24 2f       	mov	r18, r20
    27f8:	33 27       	eor	r19, r19
    27fa:	27 fd       	sbrc	r18, 7
    27fc:	30 95       	com	r19
    27fe:	32 2f       	mov	r19, r18
    2800:	22 27       	eor	r18, r18
    2802:	80 91 32 05 	lds	r24, 0x0532
    2806:	99 27       	eor	r25, r25
    2808:	87 fd       	sbrc	r24, 7
    280a:	90 95       	com	r25
    280c:	28 2b       	or	r18, r24
    280e:	39 2b       	or	r19, r25
    2810:	80 91 23 05 	lds	r24, 0x0523
    2814:	90 91 24 05 	lds	r25, 0x0524
    2818:	28 1b       	sub	r18, r24
    281a:	39 0b       	sbc	r19, r25
    281c:	30 93 1e 05 	sts	0x051E, r19
    2820:	20 93 1d 05 	sts	0x051D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    2824:	85 2f       	mov	r24, r21
    2826:	99 27       	eor	r25, r25
    2828:	87 fd       	sbrc	r24, 7
    282a:	90 95       	com	r25
    282c:	98 2f       	mov	r25, r24
    282e:	88 27       	eor	r24, r24
    2830:	26 2f       	mov	r18, r22
    2832:	33 27       	eor	r19, r19
    2834:	27 fd       	sbrc	r18, 7
    2836:	30 95       	com	r19
    2838:	82 2b       	or	r24, r18
    283a:	93 2b       	or	r25, r19
    283c:	20 91 25 05 	lds	r18, 0x0525
    2840:	30 91 26 05 	lds	r19, 0x0526
    2844:	82 1b       	sub	r24, r18
    2846:	93 0b       	sbc	r25, r19
    2848:	90 93 20 05 	sts	0x0520, r25
    284c:	80 93 1f 05 	sts	0x051F, r24
    2850:	08 95       	ret
		}

	} else {

		accX = 0;
    2852:	10 92 1c 05 	sts	0x051C, r1
    2856:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    285a:	10 92 1e 05 	sts	0x051E, r1
    285e:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2862:	10 92 20 05 	sts	0x0520, r1
    2866:	10 92 1f 05 	sts	0x051F, r1
    286a:	08 95       	ret

0000286c <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    286c:	80 91 13 02 	lds	r24, 0x0213
    2870:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2874:	88 23       	and	r24, r24
    2876:	e1 f4       	brne	.+56     	; 0x28b0 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    2878:	8d e2       	ldi	r24, 0x2D	; 45
    287a:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
        i2c_write(0x08);	// measurement mode
    287e:	88 e0       	ldi	r24, 0x08	; 8
    2880:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2884:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2888:	80 91 13 02 	lds	r24, 0x0213
    288c:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2890:	88 23       	and	r24, r24
    2892:	71 f4       	brne	.+28     	; 0x28b0 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    2894:	81 e3       	ldi	r24, 0x31	; 49
    2896:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    289a:	80 e0       	ldi	r24, 0x00	; 0
    289c:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28a0:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28a4:	80 91 13 02 	lds	r24, 0x0213
    28a8:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28ac:	88 23       	and	r24, r24
    28ae:	21 f0       	breq	.+8      	; 0x28b8 <initADXL345+0x4c>
        i2c_stop();
    28b0:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>
    28b4:	81 e0       	ldi	r24, 0x01	; 1
    28b6:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    28b8:	8c e2       	ldi	r24, 0x2C	; 44
    28ba:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    28be:	89 e0       	ldi	r24, 0x09	; 9
    28c0:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28c4:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>
    28c8:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    28ca:	08 95       	ret

000028cc <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28cc:	80 91 13 02 	lds	r24, 0x0213
    28d0:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28d4:	88 23       	and	r24, r24
    28d6:	21 f0       	breq	.+8      	; 0x28e0 <initMMA7455L+0x14>
        i2c_stop();
    28d8:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>
    28dc:	81 e0       	ldi	r24, 0x01	; 1
    28de:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    28e0:	86 e1       	ldi	r24, 0x16	; 22
    28e2:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    28e6:	85 e4       	ldi	r24, 0x45	; 69
    28e8:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28ec:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>
    28f0:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    28f2:	08 95       	ret

000028f4 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    28f4:	80 91 1a 05 	lds	r24, 0x051A
    28f8:	88 23       	and	r24, r24
    28fa:	a9 f4       	brne	.+42     	; 0x2926 <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    28fc:	80 91 13 02 	lds	r24, 0x0213
    2900:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2904:	80 e0       	ldi	r24, 0x00	; 0
    2906:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    290a:	80 91 13 02 	lds	r24, 0x0213
    290e:	8f 5f       	subi	r24, 0xFF	; 255
    2910:	0e 94 d1 1b 	call	0x37a2	; 0x37a2 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2914:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2918:	80 93 30 05 	sts	0x0530, r24
    291c:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2920:	80 93 31 05 	sts	0x0531, r24
    2924:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    2926:	81 30       	cpi	r24, 0x01	; 1
    2928:	c9 f4       	brne	.+50     	; 0x295c <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    292a:	80 91 13 02 	lds	r24, 0x0213
    292e:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2932:	82 e3       	ldi	r24, 0x32	; 50
    2934:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2938:	80 91 13 02 	lds	r24, 0x0213
    293c:	8f 5f       	subi	r24, 0xFF	; 255
    293e:	0e 94 d1 1b 	call	0x37a2	; 0x37a2 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2942:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2946:	80 93 30 05 	sts	0x0530, r24
    294a:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    294e:	80 93 31 05 	sts	0x0531, r24
    2952:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2956:	80 93 32 05 	sts	0x0532, r24
    295a:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    295c:	10 92 1c 05 	sts	0x051C, r1
    2960:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2964:	10 92 1e 05 	sts	0x051E, r1
    2968:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    296c:	10 92 20 05 	sts	0x0520, r1
    2970:	10 92 1f 05 	sts	0x051F, r1
    2974:	08 95       	ret

00002976 <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    2976:	ef 92       	push	r14
    2978:	ff 92       	push	r15
    297a:	0f 93       	push	r16
    297c:	1f 93       	push	r17
    297e:	df 93       	push	r29
    2980:	cf 93       	push	r28
    2982:	00 d0       	rcall	.+0      	; 0x2984 <readAccelXYZ+0xe>
    2984:	00 d0       	rcall	.+0      	; 0x2986 <readAccelXYZ+0x10>
    2986:	cd b7       	in	r28, 0x3d	; 61
    2988:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    298a:	80 91 1a 05 	lds	r24, 0x051A
    298e:	88 23       	and	r24, r24
    2990:	71 f5       	brne	.+92     	; 0x29ee <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2992:	80 91 13 02 	lds	r24, 0x0213
    2996:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    299a:	80 e0       	ldi	r24, 0x00	; 0
    299c:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    29a0:	80 91 13 02 	lds	r24, 0x0213
    29a4:	8f 5f       	subi	r24, 0xFF	; 255
    29a6:	0e 94 d1 1b 	call	0x37a2	; 0x37a2 <i2c_rep_start>
    29aa:	8e 01       	movw	r16, r28
    29ac:	0f 5f       	subi	r16, 0xFF	; 255
    29ae:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29b0:	96 e0       	ldi	r25, 0x06	; 6
    29b2:	e9 2e       	mov	r14, r25
    29b4:	f1 2c       	mov	r15, r1
    29b6:	ec 0e       	add	r14, r28
    29b8:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29ba:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    29be:	f8 01       	movw	r30, r16
    29c0:	81 93       	st	Z+, r24
    29c2:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29c4:	ee 15       	cp	r30, r14
    29c6:	ff 05       	cpc	r31, r15
    29c8:	c1 f7       	brne	.-16     	; 0x29ba <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29ca:	0e 94 f8 1b 	call	0x37f0	; 0x37f0 <i2c_readNak>
    29ce:	18 2f       	mov	r17, r24
    29d0:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29d2:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29d6:	80 91 6e 05 	lds	r24, 0x056E
    29da:	9a 81       	ldd	r25, Y+2	; 0x02
    29dc:	29 81       	ldd	r18, Y+1	; 0x01
    29de:	4c 81       	ldd	r20, Y+4	; 0x04
    29e0:	5b 81       	ldd	r21, Y+3	; 0x03
    29e2:	61 2f       	mov	r22, r17
    29e4:	77 27       	eor	r23, r23
    29e6:	67 fd       	sbrc	r22, 7
    29e8:	70 95       	com	r23
    29ea:	ed 81       	ldd	r30, Y+5	; 0x05
    29ec:	30 c0       	rjmp	.+96     	; 0x2a4e <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    29ee:	81 30       	cpi	r24, 0x01	; 1
    29f0:	09 f0       	breq	.+2      	; 0x29f4 <readAccelXYZ+0x7e>
    29f2:	95 c0       	rjmp	.+298    	; 0x2b1e <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    29f4:	80 91 13 02 	lds	r24, 0x0213
    29f8:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    29fc:	82 e3       	ldi	r24, 0x32	; 50
    29fe:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2a02:	80 91 13 02 	lds	r24, 0x0213
    2a06:	8f 5f       	subi	r24, 0xFF	; 255
    2a08:	0e 94 d1 1b 	call	0x37a2	; 0x37a2 <i2c_rep_start>
    2a0c:	8e 01       	movw	r16, r28
    2a0e:	0f 5f       	subi	r16, 0xFF	; 255
    2a10:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2a12:	86 e0       	ldi	r24, 0x06	; 6
    2a14:	e8 2e       	mov	r14, r24
    2a16:	f1 2c       	mov	r15, r1
    2a18:	ec 0e       	add	r14, r28
    2a1a:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2a1c:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2a20:	f8 01       	movw	r30, r16
    2a22:	81 93       	st	Z+, r24
    2a24:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2a26:	ee 15       	cp	r30, r14
    2a28:	ff 05       	cpc	r31, r15
    2a2a:	c1 f7       	brne	.-16     	; 0x2a1c <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2a2c:	0e 94 f8 1b 	call	0x37f0	; 0x37f0 <i2c_readNak>
    2a30:	18 2f       	mov	r17, r24
    2a32:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a34:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a38:	80 91 6e 05 	lds	r24, 0x056E
    2a3c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a3e:	29 81       	ldd	r18, Y+1	; 0x01
    2a40:	4c 81       	ldd	r20, Y+4	; 0x04
    2a42:	5b 81       	ldd	r21, Y+3	; 0x03
    2a44:	ed 81       	ldd	r30, Y+5	; 0x05
    2a46:	61 2f       	mov	r22, r17
    2a48:	77 27       	eor	r23, r23
    2a4a:	67 fd       	sbrc	r22, 7
    2a4c:	70 95       	com	r23
    2a4e:	88 23       	and	r24, r24
    2a50:	41 f1       	breq	.+80     	; 0x2aa2 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2a52:	89 2f       	mov	r24, r25
    2a54:	99 27       	eor	r25, r25
    2a56:	87 fd       	sbrc	r24, 7
    2a58:	90 95       	com	r25
    2a5a:	98 2f       	mov	r25, r24
    2a5c:	88 27       	eor	r24, r24
    2a5e:	33 27       	eor	r19, r19
    2a60:	27 fd       	sbrc	r18, 7
    2a62:	30 95       	com	r19
    2a64:	82 2b       	or	r24, r18
    2a66:	93 2b       	or	r25, r19
    2a68:	90 93 1c 05 	sts	0x051C, r25
    2a6c:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a70:	84 2f       	mov	r24, r20
    2a72:	99 27       	eor	r25, r25
    2a74:	87 fd       	sbrc	r24, 7
    2a76:	90 95       	com	r25
    2a78:	98 2f       	mov	r25, r24
    2a7a:	88 27       	eor	r24, r24
    2a7c:	25 2f       	mov	r18, r21
    2a7e:	33 27       	eor	r19, r19
    2a80:	27 fd       	sbrc	r18, 7
    2a82:	30 95       	com	r19
    2a84:	82 2b       	or	r24, r18
    2a86:	93 2b       	or	r25, r19
    2a88:	90 93 1e 05 	sts	0x051E, r25
    2a8c:	80 93 1d 05 	sts	0x051D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2a90:	96 2f       	mov	r25, r22
    2a92:	88 27       	eor	r24, r24
    2a94:	2e 2f       	mov	r18, r30
    2a96:	33 27       	eor	r19, r19
    2a98:	27 fd       	sbrc	r18, 7
    2a9a:	30 95       	com	r19
    2a9c:	82 2b       	or	r24, r18
    2a9e:	93 2b       	or	r25, r19
    2aa0:	39 c0       	rjmp	.+114    	; 0x2b14 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2aa2:	89 2f       	mov	r24, r25
    2aa4:	99 27       	eor	r25, r25
    2aa6:	87 fd       	sbrc	r24, 7
    2aa8:	90 95       	com	r25
    2aaa:	98 2f       	mov	r25, r24
    2aac:	88 27       	eor	r24, r24
    2aae:	33 27       	eor	r19, r19
    2ab0:	27 fd       	sbrc	r18, 7
    2ab2:	30 95       	com	r19
    2ab4:	82 2b       	or	r24, r18
    2ab6:	93 2b       	or	r25, r19
    2ab8:	20 91 21 05 	lds	r18, 0x0521
    2abc:	30 91 22 05 	lds	r19, 0x0522
    2ac0:	82 1b       	sub	r24, r18
    2ac2:	93 0b       	sbc	r25, r19
    2ac4:	90 93 1c 05 	sts	0x051C, r25
    2ac8:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2acc:	84 2f       	mov	r24, r20
    2ace:	99 27       	eor	r25, r25
    2ad0:	87 fd       	sbrc	r24, 7
    2ad2:	90 95       	com	r25
    2ad4:	98 2f       	mov	r25, r24
    2ad6:	88 27       	eor	r24, r24
    2ad8:	25 2f       	mov	r18, r21
    2ada:	33 27       	eor	r19, r19
    2adc:	27 fd       	sbrc	r18, 7
    2ade:	30 95       	com	r19
    2ae0:	82 2b       	or	r24, r18
    2ae2:	93 2b       	or	r25, r19
    2ae4:	20 91 23 05 	lds	r18, 0x0523
    2ae8:	30 91 24 05 	lds	r19, 0x0524
    2aec:	82 1b       	sub	r24, r18
    2aee:	93 0b       	sbc	r25, r19
    2af0:	90 93 1e 05 	sts	0x051E, r25
    2af4:	80 93 1d 05 	sts	0x051D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2af8:	96 2f       	mov	r25, r22
    2afa:	88 27       	eor	r24, r24
    2afc:	2e 2f       	mov	r18, r30
    2afe:	33 27       	eor	r19, r19
    2b00:	27 fd       	sbrc	r18, 7
    2b02:	30 95       	com	r19
    2b04:	82 2b       	or	r24, r18
    2b06:	93 2b       	or	r25, r19
    2b08:	20 91 25 05 	lds	r18, 0x0525
    2b0c:	30 91 26 05 	lds	r19, 0x0526
    2b10:	82 1b       	sub	r24, r18
    2b12:	93 0b       	sbc	r25, r19
    2b14:	90 93 20 05 	sts	0x0520, r25
    2b18:	80 93 1f 05 	sts	0x051F, r24
    2b1c:	0c c0       	rjmp	.+24     	; 0x2b36 <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2b1e:	10 92 1c 05 	sts	0x051C, r1
    2b22:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2b26:	10 92 1e 05 	sts	0x051E, r1
    2b2a:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2b2e:	10 92 20 05 	sts	0x0520, r1
    2b32:	10 92 1f 05 	sts	0x051F, r1

	}

}
    2b36:	26 96       	adiw	r28, 0x06	; 6
    2b38:	0f b6       	in	r0, 0x3f	; 63
    2b3a:	f8 94       	cli
    2b3c:	de bf       	out	0x3e, r29	; 62
    2b3e:	0f be       	out	0x3f, r0	; 63
    2b40:	cd bf       	out	0x3d, r28	; 61
    2b42:	cf 91       	pop	r28
    2b44:	df 91       	pop	r29
    2b46:	1f 91       	pop	r17
    2b48:	0f 91       	pop	r16
    2b4a:	ff 90       	pop	r15
    2b4c:	ef 90       	pop	r14
    2b4e:	08 95       	ret

00002b50 <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2b50:	ef 92       	push	r14
    2b52:	ff 92       	push	r15
    2b54:	0f 93       	push	r16
    2b56:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2b58:	80 91 1a 05 	lds	r24, 0x051A
    2b5c:	88 23       	and	r24, r24
    2b5e:	31 f4       	brne	.+12     	; 0x2b6c <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b60:	80 91 13 02 	lds	r24, 0x0213
    2b64:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2b68:	80 e0       	ldi	r24, 0x00	; 0
    2b6a:	08 c0       	rjmp	.+16     	; 0x2b7c <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2b6c:	81 30       	cpi	r24, 0x01	; 1
    2b6e:	09 f0       	breq	.+2      	; 0x2b72 <readAccelXY+0x22>
    2b70:	58 c0       	rjmp	.+176    	; 0x2c22 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b72:	80 91 13 02 	lds	r24, 0x0213
    2b76:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b7a:	82 e3       	ldi	r24, 0x32	; 50
    2b7c:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2b80:	80 91 13 02 	lds	r24, 0x0213
    2b84:	8f 5f       	subi	r24, 0xFF	; 255
    2b86:	0e 94 d1 1b 	call	0x37a2	; 0x37a2 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2b8a:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2b8e:	e8 2e       	mov	r14, r24
    2b90:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2b94:	08 2f       	mov	r16, r24
    2b96:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_readAck>
    2b9a:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2b9c:	0e 94 f8 1b 	call	0x37f0	; 0x37f0 <i2c_readNak>
    2ba0:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2ba2:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2ba6:	80 91 6e 05 	lds	r24, 0x056E
    2baa:	20 2f       	mov	r18, r16
    2bac:	33 27       	eor	r19, r19
    2bae:	27 fd       	sbrc	r18, 7
    2bb0:	30 95       	com	r19
    2bb2:	4e 2d       	mov	r20, r14
    2bb4:	55 27       	eor	r21, r21
    2bb6:	47 fd       	sbrc	r20, 7
    2bb8:	50 95       	com	r21
    2bba:	61 2f       	mov	r22, r17
    2bbc:	77 27       	eor	r23, r23
    2bbe:	67 fd       	sbrc	r22, 7
    2bc0:	70 95       	com	r23
    2bc2:	ef 2d       	mov	r30, r15
    2bc4:	ff 27       	eor	r31, r31
    2bc6:	e7 fd       	sbrc	r30, 7
    2bc8:	f0 95       	com	r31
    2bca:	88 23       	and	r24, r24
    2bcc:	69 f0       	breq	.+26     	; 0x2be8 <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2bce:	92 2f       	mov	r25, r18
    2bd0:	88 27       	eor	r24, r24
    2bd2:	84 2b       	or	r24, r20
    2bd4:	95 2b       	or	r25, r21
    2bd6:	90 93 1c 05 	sts	0x051C, r25
    2bda:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2bde:	96 2f       	mov	r25, r22
    2be0:	88 27       	eor	r24, r24
    2be2:	8e 2b       	or	r24, r30
    2be4:	9f 2b       	or	r25, r31
    2be6:	18 c0       	rjmp	.+48     	; 0x2c18 <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2be8:	92 2f       	mov	r25, r18
    2bea:	88 27       	eor	r24, r24
    2bec:	84 2b       	or	r24, r20
    2bee:	95 2b       	or	r25, r21
    2bf0:	20 91 21 05 	lds	r18, 0x0521
    2bf4:	30 91 22 05 	lds	r19, 0x0522
    2bf8:	82 1b       	sub	r24, r18
    2bfa:	93 0b       	sbc	r25, r19
    2bfc:	90 93 1c 05 	sts	0x051C, r25
    2c00:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2c04:	96 2f       	mov	r25, r22
    2c06:	88 27       	eor	r24, r24
    2c08:	8e 2b       	or	r24, r30
    2c0a:	9f 2b       	or	r25, r31
    2c0c:	20 91 23 05 	lds	r18, 0x0523
    2c10:	30 91 24 05 	lds	r19, 0x0524
    2c14:	82 1b       	sub	r24, r18
    2c16:	93 0b       	sbc	r25, r19
    2c18:	90 93 1e 05 	sts	0x051E, r25
    2c1c:	80 93 1d 05 	sts	0x051D, r24
    2c20:	08 c0       	rjmp	.+16     	; 0x2c32 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2c22:	10 92 1c 05 	sts	0x051C, r1
    2c26:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2c2a:	10 92 1e 05 	sts	0x051E, r1
    2c2e:	10 92 1d 05 	sts	0x051D, r1

	}

}
    2c32:	1f 91       	pop	r17
    2c34:	0f 91       	pop	r16
    2c36:	ff 90       	pop	r15
    2c38:	ef 90       	pop	r14
    2c3a:	08 95       	ret

00002c3c <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2c3c:	0e 94 7b 1b 	call	0x36f6	; 0x36f6 <i2c_init>

	ret = initMMA7455L();
    2c40:	0e 94 66 14 	call	0x28cc	; 0x28cc <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2c44:	88 23       	and	r24, r24
    2c46:	89 f0       	breq	.+34     	; 0x2c6a <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2c48:	86 ea       	ldi	r24, 0xA6	; 166
    2c4a:	90 e0       	ldi	r25, 0x00	; 0
    2c4c:	90 93 14 02 	sts	0x0214, r25
    2c50:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2c54:	0e 94 36 14 	call	0x286c	; 0x286c <initADXL345>
		if(ret) {	// accelerometer not available
    2c58:	88 23       	and	r24, r24
    2c5a:	21 f0       	breq	.+8      	; 0x2c64 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2c5c:	82 e0       	ldi	r24, 0x02	; 2
    2c5e:	80 93 1a 05 	sts	0x051A, r24
    2c62:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2c64:	81 e0       	ldi	r24, 0x01	; 1
    2c66:	80 93 1a 05 	sts	0x051A, r24
    2c6a:	08 95       	ret

00002c6c <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2c6c:	0f 93       	push	r16
    2c6e:	1f 93       	push	r17
    2c70:	cf 93       	push	r28
    2c72:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c74:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c78:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2c7c:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2c80:	80 e0       	ldi	r24, 0x00	; 0
    2c82:	0e 94 d8 08 	call	0x11b0	; 0x11b0 <updateRedLed>
	updateGreenLed(pwm_green);
    2c86:	80 91 0d 02 	lds	r24, 0x020D
    2c8a:	0e 94 ee 08 	call	0x11dc	; 0x11dc <updateGreenLed>
	updateBlueLed(pwm_blue);
    2c8e:	80 91 0e 02 	lds	r24, 0x020E
    2c92:	0e 94 04 09 	call	0x1208	; 0x1208 <updateBlueLed>

	calibrationCycle = 0;
    2c96:	10 92 3c 05 	sts	0x053C, r1
    2c9a:	10 92 3b 05 	sts	0x053B, r1
	startCalibration = 1;
    2c9e:	81 e0       	ldi	r24, 0x01	; 1
    2ca0:	80 93 6e 05 	sts	0x056E, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2ca4:	01 e0       	ldi	r16, 0x01	; 1
    2ca6:	10 e0       	ldi	r17, 0x00	; 0
    2ca8:	c8 c0       	rjmp	.+400    	; 0x2e3a <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2caa:	0e 94 bb 14 	call	0x2976	; 0x2976 <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2cae:	60 91 3b 05 	lds	r22, 0x053B
    2cb2:	70 91 3c 05 	lds	r23, 0x053C
    2cb6:	61 31       	cpi	r22, 0x11	; 17
    2cb8:	71 05       	cpc	r23, r1
    2cba:	0c f0       	brlt	.+2      	; 0x2cbe <calibrateSensors+0x52>
    2cbc:	74 c0       	rjmp	.+232    	; 0x2da6 <calibrateSensors+0x13a>

			if(proxUpdated) {
    2cbe:	80 91 c6 03 	lds	r24, 0x03C6
    2cc2:	88 23       	and	r24, r24
    2cc4:	09 f4       	brne	.+2      	; 0x2cc8 <calibrateSensors+0x5c>
    2cc6:	b9 c0       	rjmp	.+370    	; 0x2e3a <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2cc8:	10 92 c6 03 	sts	0x03C6, r1

				if(calibrationCycle==0) {		// reset all variables
    2ccc:	61 15       	cp	r22, r1
    2cce:	71 05       	cpc	r23, r1
    2cd0:	f9 f4       	brne	.+62     	; 0x2d10 <calibrateSensors+0xa4>
    2cd2:	ef e8       	ldi	r30, 0x8F	; 143
    2cd4:	f3 e0       	ldi	r31, 0x03	; 3
    2cd6:	a7 e7       	ldi	r26, 0x77	; 119
    2cd8:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2cda:	11 92       	st	Z+, r1
    2cdc:	11 92       	st	Z+, r1
    2cde:	11 92       	st	Z+, r1
    2ce0:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2ce2:	1d 92       	st	X+, r1
    2ce4:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2ce6:	83 e0       	ldi	r24, 0x03	; 3
    2ce8:	ef 3b       	cpi	r30, 0xBF	; 191
    2cea:	f8 07       	cpc	r31, r24
    2cec:	b1 f7       	brne	.-20     	; 0x2cda <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2cee:	10 92 28 05 	sts	0x0528, r1
    2cf2:	10 92 27 05 	sts	0x0527, r1
					accOffsetYSum = 0;
    2cf6:	10 92 2a 05 	sts	0x052A, r1
    2cfa:	10 92 29 05 	sts	0x0529, r1
					accOffsetZSum = 0;
    2cfe:	10 92 2c 05 	sts	0x052C, r1
    2d02:	10 92 2b 05 	sts	0x052B, r1

					calibrationCycle++;
    2d06:	10 93 3c 05 	sts	0x053C, r17
    2d0a:	00 93 3b 05 	sts	0x053B, r16
    2d0e:	95 c0       	rjmp	.+298    	; 0x2e3a <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2d10:	ef e8       	ldi	r30, 0x8F	; 143
    2d12:	f3 e0       	ldi	r31, 0x03	; 3
    2d14:	cf e5       	ldi	r28, 0x5F	; 95
    2d16:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2d18:	29 91       	ld	r18, Y+
    2d1a:	39 91       	ld	r19, Y+
    2d1c:	44 27       	eor	r20, r20
    2d1e:	37 fd       	sbrc	r19, 7
    2d20:	40 95       	com	r20
    2d22:	54 2f       	mov	r21, r20
    2d24:	80 81       	ld	r24, Z
    2d26:	91 81       	ldd	r25, Z+1	; 0x01
    2d28:	a2 81       	ldd	r26, Z+2	; 0x02
    2d2a:	b3 81       	ldd	r27, Z+3	; 0x03
    2d2c:	82 0f       	add	r24, r18
    2d2e:	93 1f       	adc	r25, r19
    2d30:	a4 1f       	adc	r26, r20
    2d32:	b5 1f       	adc	r27, r21
    2d34:	81 93       	st	Z+, r24
    2d36:	91 93       	st	Z+, r25
    2d38:	a1 93       	st	Z+, r26
    2d3a:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2d3c:	83 e0       	ldi	r24, 0x03	; 3
    2d3e:	ef 3b       	cpi	r30, 0xBF	; 191
    2d40:	f8 07       	cpc	r31, r24
    2d42:	51 f7       	brne	.-44     	; 0x2d18 <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2d44:	80 91 27 05 	lds	r24, 0x0527
    2d48:	90 91 28 05 	lds	r25, 0x0528
    2d4c:	20 91 1b 05 	lds	r18, 0x051B
    2d50:	30 91 1c 05 	lds	r19, 0x051C
    2d54:	82 0f       	add	r24, r18
    2d56:	93 1f       	adc	r25, r19
    2d58:	90 93 28 05 	sts	0x0528, r25
    2d5c:	80 93 27 05 	sts	0x0527, r24
				accOffsetYSum += accY;
    2d60:	80 91 29 05 	lds	r24, 0x0529
    2d64:	90 91 2a 05 	lds	r25, 0x052A
    2d68:	20 91 1d 05 	lds	r18, 0x051D
    2d6c:	30 91 1e 05 	lds	r19, 0x051E
    2d70:	82 0f       	add	r24, r18
    2d72:	93 1f       	adc	r25, r19
    2d74:	90 93 2a 05 	sts	0x052A, r25
    2d78:	80 93 29 05 	sts	0x0529, r24
				accOffsetZSum += accZ;
    2d7c:	80 91 2b 05 	lds	r24, 0x052B
    2d80:	90 91 2c 05 	lds	r25, 0x052C
    2d84:	20 91 1f 05 	lds	r18, 0x051F
    2d88:	30 91 20 05 	lds	r19, 0x0520
    2d8c:	82 0f       	add	r24, r18
    2d8e:	93 1f       	adc	r25, r19
    2d90:	90 93 2c 05 	sts	0x052C, r25
    2d94:	80 93 2b 05 	sts	0x052B, r24

				calibrationCycle++;
    2d98:	6f 5f       	subi	r22, 0xFF	; 255
    2d9a:	7f 4f       	sbci	r23, 0xFF	; 255
    2d9c:	70 93 3c 05 	sts	0x053C, r23
    2da0:	60 93 3b 05 	sts	0x053B, r22
    2da4:	4a c0       	rjmp	.+148    	; 0x2e3a <calibrateSensors+0x1ce>
    2da6:	ef e8       	ldi	r30, 0x8F	; 143
    2da8:	f3 e0       	ldi	r31, 0x03	; 3
    2daa:	c7 e7       	ldi	r28, 0x77	; 119
    2dac:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2dae:	81 91       	ld	r24, Z+
    2db0:	91 91       	ld	r25, Z+
    2db2:	a1 91       	ld	r26, Z+
    2db4:	b1 91       	ld	r27, Z+
    2db6:	54 e0       	ldi	r21, 0x04	; 4
    2db8:	b6 95       	lsr	r27
    2dba:	a7 95       	ror	r26
    2dbc:	97 95       	ror	r25
    2dbe:	87 95       	ror	r24
    2dc0:	5a 95       	dec	r21
    2dc2:	d1 f7       	brne	.-12     	; 0x2db8 <calibrateSensors+0x14c>
    2dc4:	89 93       	st	Y+, r24
    2dc6:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2dc8:	83 e0       	ldi	r24, 0x03	; 3
    2dca:	ef 3b       	cpi	r30, 0xBF	; 191
    2dcc:	f8 07       	cpc	r31, r24
    2dce:	79 f7       	brne	.-34     	; 0x2dae <calibrateSensors+0x142>
    2dd0:	e7 e8       	ldi	r30, 0x87	; 135
    2dd2:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2dd4:	80 81       	ld	r24, Z
    2dd6:	91 81       	ldd	r25, Z+1	; 0x01
    2dd8:	80 50       	subi	r24, 0x00	; 0
    2dda:	92 40       	sbci	r25, 0x02	; 2
    2ddc:	81 93       	st	Z+, r24
    2dde:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2de0:	83 e0       	ldi	r24, 0x03	; 3
    2de2:	ef 38       	cpi	r30, 0x8F	; 143
    2de4:	f8 07       	cpc	r31, r24
    2de6:	b1 f7       	brne	.-20     	; 0x2dd4 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2de8:	80 91 27 05 	lds	r24, 0x0527
    2dec:	90 91 28 05 	lds	r25, 0x0528
    2df0:	44 e0       	ldi	r20, 0x04	; 4
    2df2:	95 95       	asr	r25
    2df4:	87 95       	ror	r24
    2df6:	4a 95       	dec	r20
    2df8:	e1 f7       	brne	.-8      	; 0x2df2 <calibrateSensors+0x186>
    2dfa:	90 93 22 05 	sts	0x0522, r25
    2dfe:	80 93 21 05 	sts	0x0521, r24
			accOffsetY = accOffsetYSum>>4;
    2e02:	80 91 29 05 	lds	r24, 0x0529
    2e06:	90 91 2a 05 	lds	r25, 0x052A
    2e0a:	34 e0       	ldi	r19, 0x04	; 4
    2e0c:	95 95       	asr	r25
    2e0e:	87 95       	ror	r24
    2e10:	3a 95       	dec	r19
    2e12:	e1 f7       	brne	.-8      	; 0x2e0c <calibrateSensors+0x1a0>
    2e14:	90 93 24 05 	sts	0x0524, r25
    2e18:	80 93 23 05 	sts	0x0523, r24
			accOffsetZ = accOffsetZSum>>4;
    2e1c:	80 91 2b 05 	lds	r24, 0x052B
    2e20:	90 91 2c 05 	lds	r25, 0x052C
    2e24:	24 e0       	ldi	r18, 0x04	; 4
    2e26:	95 95       	asr	r25
    2e28:	87 95       	ror	r24
    2e2a:	2a 95       	dec	r18
    2e2c:	e1 f7       	brne	.-8      	; 0x2e26 <calibrateSensors+0x1ba>
    2e2e:	90 93 26 05 	sts	0x0526, r25
    2e32:	80 93 25 05 	sts	0x0525, r24

			startCalibration = 0;
    2e36:	10 92 6e 05 	sts	0x056E, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2e3a:	80 91 6e 05 	lds	r24, 0x056E
    2e3e:	88 23       	and	r24, r24
    2e40:	09 f0       	breq	.+2      	; 0x2e44 <calibrateSensors+0x1d8>
    2e42:	33 cf       	rjmp	.-410    	; 0x2caa <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2e44:	8f ef       	ldi	r24, 0xFF	; 255
    2e46:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2e4a:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2e4e:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2e52:	0e 94 d8 08 	call	0x11b0	; 0x11b0 <updateRedLed>
	updateGreenLed(pwm_green);
    2e56:	80 91 0d 02 	lds	r24, 0x020D
    2e5a:	0e 94 ee 08 	call	0x11dc	; 0x11dc <updateGreenLed>
	updateBlueLed(pwm_blue);
    2e5e:	80 91 0e 02 	lds	r24, 0x020E
    2e62:	0e 94 04 09 	call	0x1208	; 0x1208 <updateBlueLed>

}
    2e66:	df 91       	pop	r29
    2e68:	cf 91       	pop	r28
    2e6a:	1f 91       	pop	r17
    2e6c:	0f 91       	pop	r16
    2e6e:	08 95       	ret

00002e70 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e70:	08 95       	ret

00002e72 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e72:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e74:	8d 91       	ld	r24, X+
    2e76:	9c 91       	ld	r25, X
    2e78:	11 97       	sbiw	r26, 0x01	; 1
    2e7a:	00 97       	sbiw	r24, 0x00	; 0
    2e7c:	69 f4       	brne	.+26     	; 0x2e98 <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2e7e:	10 92 00 04 	sts	0x0400, r1
    2e82:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    2e86:	10 92 44 05 	sts	0x0544, r1
    2e8a:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    2e8e:	10 92 5e 05 	sts	0x055E, r1
    2e92:	10 92 5d 05 	sts	0x055D, r1
    2e96:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2e98:	40 91 2d 05 	lds	r20, 0x052D
    2e9c:	50 91 2e 05 	lds	r21, 0x052E
    2ea0:	21 e0       	ldi	r18, 0x01	; 1
    2ea2:	4e 30       	cpi	r20, 0x0E	; 14
    2ea4:	52 07       	cpc	r21, r18
    2ea6:	4c f0       	brlt	.+18     	; 0x2eba <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2ea8:	18 16       	cp	r1, r24
    2eaa:	19 06       	cpc	r1, r25
    2eac:	1c f4       	brge	.+6      	; 0x2eb4 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2eae:	28 e6       	ldi	r18, 0x68	; 104
    2eb0:	31 e0       	ldi	r19, 0x01	; 1
    2eb2:	18 c0       	rjmp	.+48     	; 0x2ee4 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2eb4:	88 e6       	ldi	r24, 0x68	; 104
    2eb6:	91 e0       	ldi	r25, 0x01	; 1
    2eb8:	0b c0       	rjmp	.+22     	; 0x2ed0 <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2eba:	44 3b       	cpi	r20, 0xB4	; 180
    2ebc:	51 05       	cpc	r21, r1
    2ebe:	1c f4       	brge	.+6      	; 0x2ec6 <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2ec0:	4a 35       	cpi	r20, 0x5A	; 90
    2ec2:	51 05       	cpc	r21, r1
    2ec4:	b4 f0       	brlt	.+44     	; 0x2ef2 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2ec6:	18 16       	cp	r1, r24
    2ec8:	19 06       	cpc	r1, r25
    2eca:	54 f4       	brge	.+20     	; 0x2ee0 <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2ecc:	84 eb       	ldi	r24, 0xB4	; 180
    2ece:	90 e0       	ldi	r25, 0x00	; 0
    2ed0:	84 1b       	sub	r24, r20
    2ed2:	95 0b       	sbc	r25, r21
    2ed4:	95 95       	asr	r25
    2ed6:	87 95       	ror	r24
    2ed8:	95 95       	asr	r25
    2eda:	87 95       	ror	r24
    2edc:	49 96       	adiw	r24, 0x19	; 25
    2ede:	1c c0       	rjmp	.+56     	; 0x2f18 <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2ee0:	24 eb       	ldi	r18, 0xB4	; 180
    2ee2:	30 e0       	ldi	r19, 0x00	; 0
    2ee4:	24 1b       	sub	r18, r20
    2ee6:	35 0b       	sbc	r19, r21
    2ee8:	35 95       	asr	r19
    2eea:	27 95       	ror	r18
    2eec:	35 95       	asr	r19
    2eee:	27 95       	ror	r18
    2ef0:	0f c0       	rjmp	.+30     	; 0x2f10 <start_vertical_speed_control_left+0x9e>
    2ef2:	9a 01       	movw	r18, r20
    2ef4:	35 95       	asr	r19
    2ef6:	27 95       	ror	r18
    2ef8:	35 95       	asr	r19
    2efa:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2efc:	18 16       	cp	r1, r24
    2efe:	19 06       	cpc	r1, r25
    2f00:	3c f4       	brge	.+14     	; 0x2f10 <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2f02:	27 5e       	subi	r18, 0xE7	; 231
    2f04:	3f 4f       	sbci	r19, 0xFF	; 255
    2f06:	30 93 04 02 	sts	0x0204, r19
    2f0a:	20 93 03 02 	sts	0x0203, r18
    2f0e:	08 c0       	rjmp	.+16     	; 0x2f20 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2f10:	89 e1       	ldi	r24, 0x19	; 25
    2f12:	90 e0       	ldi	r25, 0x00	; 0
    2f14:	82 1b       	sub	r24, r18
    2f16:	93 0b       	sbc	r25, r19
    2f18:	90 93 04 02 	sts	0x0204, r25
    2f1c:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2f20:	e0 91 43 05 	lds	r30, 0x0543
    2f24:	f0 91 44 05 	lds	r31, 0x0544
    2f28:	f0 93 5e 05 	sts	0x055E, r31
    2f2c:	e0 93 5d 05 	sts	0x055D, r30
	if(*pwm_left >= 0) {
    2f30:	8d 91       	ld	r24, X+
    2f32:	9c 91       	ld	r25, X
    2f34:	11 97       	sbiw	r26, 0x01	; 1
    2f36:	20 91 ef 03 	lds	r18, 0x03EF
    2f3a:	30 91 f0 03 	lds	r19, 0x03F0
    2f3e:	97 fd       	sbrc	r25, 7
    2f40:	03 c0       	rjmp	.+6      	; 0x2f48 <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2f42:	82 1b       	sub	r24, r18
    2f44:	93 0b       	sbc	r25, r19
    2f46:	02 c0       	rjmp	.+4      	; 0x2f4c <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2f48:	82 0f       	add	r24, r18
    2f4a:	93 1f       	adc	r25, r19
    2f4c:	90 93 44 05 	sts	0x0544, r25
    2f50:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2f54:	60 91 43 05 	lds	r22, 0x0543
    2f58:	70 91 44 05 	lds	r23, 0x0544
    2f5c:	80 91 ff 03 	lds	r24, 0x03FF
    2f60:	90 91 00 04 	lds	r25, 0x0400
    2f64:	86 0f       	add	r24, r22
    2f66:	97 1f       	adc	r25, r23
    2f68:	90 93 00 04 	sts	0x0400, r25
    2f6c:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f70:	26 e0       	ldi	r18, 0x06	; 6
    2f72:	81 34       	cpi	r24, 0x41	; 65
    2f74:	92 07       	cpc	r25, r18
    2f76:	1c f0       	brlt	.+6      	; 0x2f7e <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f78:	80 e4       	ldi	r24, 0x40	; 64
    2f7a:	96 e0       	ldi	r25, 0x06	; 6
    2f7c:	05 c0       	rjmp	.+10     	; 0x2f88 <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2f7e:	80 5c       	subi	r24, 0xC0	; 192
    2f80:	99 4f       	sbci	r25, 0xF9	; 249
    2f82:	34 f4       	brge	.+12     	; 0x2f90 <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2f84:	80 ec       	ldi	r24, 0xC0	; 192
    2f86:	99 ef       	ldi	r25, 0xF9	; 249
    2f88:	90 93 00 04 	sts	0x0400, r25
    2f8c:	80 93 ff 03 	sts	0x03FF, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2f90:	80 91 ff 03 	lds	r24, 0x03FF
    2f94:	90 91 00 04 	lds	r25, 0x0400
    2f98:	ac 01       	movw	r20, r24
    2f9a:	44 0f       	add	r20, r20
    2f9c:	55 1f       	adc	r21, r21
    2f9e:	48 0f       	add	r20, r24
    2fa0:	59 1f       	adc	r21, r25
    2fa2:	cb 01       	movw	r24, r22
    2fa4:	88 0f       	add	r24, r24
    2fa6:	99 1f       	adc	r25, r25
    2fa8:	9b 01       	movw	r18, r22
    2faa:	22 0f       	add	r18, r18
    2fac:	33 1f       	adc	r19, r19
    2fae:	22 0f       	add	r18, r18
    2fb0:	33 1f       	adc	r19, r19
    2fb2:	22 0f       	add	r18, r18
    2fb4:	33 1f       	adc	r19, r19
    2fb6:	82 0f       	add	r24, r18
    2fb8:	93 1f       	adc	r25, r19
    2fba:	48 0f       	add	r20, r24
    2fbc:	59 1f       	adc	r21, r25
    2fbe:	e6 1b       	sub	r30, r22
    2fc0:	f7 0b       	sbc	r31, r23
    2fc2:	ee 0f       	add	r30, r30
    2fc4:	ff 1f       	adc	r31, r31
    2fc6:	4e 0f       	add	r20, r30
    2fc8:	5f 1f       	adc	r21, r31
    2fca:	2d 91       	ld	r18, X+
    2fcc:	3c 91       	ld	r19, X
    2fce:	11 97       	sbiw	r26, 0x01	; 1
    2fd0:	80 91 03 02 	lds	r24, 0x0203
    2fd4:	90 91 04 02 	lds	r25, 0x0204
    2fd8:	bc 01       	movw	r22, r24
    2fda:	26 9f       	mul	r18, r22
    2fdc:	c0 01       	movw	r24, r0
    2fde:	27 9f       	mul	r18, r23
    2fe0:	90 0d       	add	r25, r0
    2fe2:	36 9f       	mul	r19, r22
    2fe4:	90 0d       	add	r25, r0
    2fe6:	11 24       	eor	r1, r1
    2fe8:	48 0f       	add	r20, r24
    2fea:	59 1f       	adc	r21, r25
    2fec:	50 93 fe 03 	sts	0x03FE, r21
    2ff0:	40 93 fd 03 	sts	0x03FD, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    2ff4:	57 ff       	sbrs	r21, 7
    2ff6:	0f c0       	rjmp	.+30     	; 0x3016 <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    2ff8:	11 96       	adiw	r26, 0x01	; 1
    2ffa:	8c 91       	ld	r24, X
    2ffc:	11 97       	sbiw	r26, 0x01	; 1
    2ffe:	99 27       	eor	r25, r25
    3000:	87 fd       	sbrc	r24, 7
    3002:	90 95       	com	r25
    3004:	99 0f       	add	r25, r25
    3006:	88 0b       	sbc	r24, r24
    3008:	98 2f       	mov	r25, r24
    300a:	84 23       	and	r24, r20
    300c:	95 23       	and	r25, r21
    300e:	90 93 fe 03 	sts	0x03FE, r25
    3012:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3016:	80 91 fd 03 	lds	r24, 0x03FD
    301a:	90 91 fe 03 	lds	r25, 0x03FE
    301e:	18 16       	cp	r1, r24
    3020:	19 06       	cpc	r1, r25
    3022:	4c f4       	brge	.+18     	; 0x3036 <start_vertical_speed_control_left+0x1c4>
    3024:	8d 91       	ld	r24, X+
    3026:	9c 91       	ld	r25, X
    3028:	11 97       	sbiw	r26, 0x01	; 1
    302a:	97 ff       	sbrs	r25, 7
    302c:	04 c0       	rjmp	.+8      	; 0x3036 <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    302e:	10 92 fe 03 	sts	0x03FE, r1
    3032:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3036:	80 91 fd 03 	lds	r24, 0x03FD
    303a:	90 91 fe 03 	lds	r25, 0x03FE
    303e:	81 5c       	subi	r24, 0xC1	; 193
    3040:	9d 45       	sbci	r25, 0x5D	; 93
    3042:	34 f0       	brlt	.+12     	; 0x3050 <start_vertical_speed_control_left+0x1de>
    3044:	80 ec       	ldi	r24, 0xC0	; 192
    3046:	9d e5       	ldi	r25, 0x5D	; 93
    3048:	90 93 fe 03 	sts	0x03FE, r25
    304c:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3050:	80 91 fd 03 	lds	r24, 0x03FD
    3054:	90 91 fe 03 	lds	r25, 0x03FE
    3058:	80 54       	subi	r24, 0x40	; 64
    305a:	92 4a       	sbci	r25, 0xA2	; 162
    305c:	34 f4       	brge	.+12     	; 0x306a <start_vertical_speed_control_left+0x1f8>
    305e:	80 e4       	ldi	r24, 0x40	; 64
    3060:	92 ea       	ldi	r25, 0xA2	; 162
    3062:	90 93 fe 03 	sts	0x03FE, r25
    3066:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    306a:	80 91 fd 03 	lds	r24, 0x03FD
    306e:	90 91 fe 03 	lds	r25, 0x03FE
    3072:	24 e0       	ldi	r18, 0x04	; 4
    3074:	95 95       	asr	r25
    3076:	87 95       	ror	r24
    3078:	2a 95       	dec	r18
    307a:	e1 f7       	brne	.-8      	; 0x3074 <start_vertical_speed_control_left+0x202>
    307c:	11 96       	adiw	r26, 0x01	; 1
    307e:	9c 93       	st	X, r25
    3080:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3082:	81 50       	subi	r24, 0x01	; 1
    3084:	92 40       	sbci	r25, 0x02	; 2
    3086:	2c f0       	brlt	.+10     	; 0x3092 <start_vertical_speed_control_left+0x220>
    3088:	80 e0       	ldi	r24, 0x00	; 0
    308a:	92 e0       	ldi	r25, 0x02	; 2
    308c:	11 96       	adiw	r26, 0x01	; 1
    308e:	9c 93       	st	X, r25
    3090:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3092:	8d 91       	ld	r24, X+
    3094:	9c 91       	ld	r25, X
    3096:	11 97       	sbiw	r26, 0x01	; 1
    3098:	80 50       	subi	r24, 0x00	; 0
    309a:	9e 4f       	sbci	r25, 0xFE	; 254
    309c:	24 f4       	brge	.+8      	; 0x30a6 <start_vertical_speed_control_left+0x234>
    309e:	80 e0       	ldi	r24, 0x00	; 0
    30a0:	9e ef       	ldi	r25, 0xFE	; 254
    30a2:	8d 93       	st	X+, r24
    30a4:	9c 93       	st	X, r25
    30a6:	08 95       	ret

000030a8 <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    30a8:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    30aa:	8d 91       	ld	r24, X+
    30ac:	9c 91       	ld	r25, X
    30ae:	11 97       	sbiw	r26, 0x01	; 1
    30b0:	00 97       	sbiw	r24, 0x00	; 0
    30b2:	69 f4       	brne	.+26     	; 0x30ce <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    30b4:	10 92 02 04 	sts	0x0402, r1
    30b8:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    30bc:	10 92 6d 05 	sts	0x056D, r1
    30c0:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    30c4:	10 92 46 05 	sts	0x0546, r1
    30c8:	10 92 45 05 	sts	0x0545, r1
    30cc:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    30ce:	40 91 2d 05 	lds	r20, 0x052D
    30d2:	50 91 2e 05 	lds	r21, 0x052E
    30d6:	21 e0       	ldi	r18, 0x01	; 1
    30d8:	4e 30       	cpi	r20, 0x0E	; 14
    30da:	52 07       	cpc	r21, r18
    30dc:	4c f0       	brlt	.+18     	; 0x30f0 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    30de:	18 16       	cp	r1, r24
    30e0:	19 06       	cpc	r1, r25
    30e2:	1c f4       	brge	.+6      	; 0x30ea <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    30e4:	28 e6       	ldi	r18, 0x68	; 104
    30e6:	31 e0       	ldi	r19, 0x01	; 1
    30e8:	18 c0       	rjmp	.+48     	; 0x311a <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    30ea:	88 e6       	ldi	r24, 0x68	; 104
    30ec:	91 e0       	ldi	r25, 0x01	; 1
    30ee:	0b c0       	rjmp	.+22     	; 0x3106 <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    30f0:	44 3b       	cpi	r20, 0xB4	; 180
    30f2:	51 05       	cpc	r21, r1
    30f4:	1c f4       	brge	.+6      	; 0x30fc <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    30f6:	4a 35       	cpi	r20, 0x5A	; 90
    30f8:	51 05       	cpc	r21, r1
    30fa:	b4 f0       	brlt	.+44     	; 0x3128 <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    30fc:	18 16       	cp	r1, r24
    30fe:	19 06       	cpc	r1, r25
    3100:	54 f4       	brge	.+20     	; 0x3116 <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    3102:	84 eb       	ldi	r24, 0xB4	; 180
    3104:	90 e0       	ldi	r25, 0x00	; 0
    3106:	84 1b       	sub	r24, r20
    3108:	95 0b       	sbc	r25, r21
    310a:	95 95       	asr	r25
    310c:	87 95       	ror	r24
    310e:	95 95       	asr	r25
    3110:	87 95       	ror	r24
    3112:	49 96       	adiw	r24, 0x19	; 25
    3114:	1c c0       	rjmp	.+56     	; 0x314e <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    3116:	24 eb       	ldi	r18, 0xB4	; 180
    3118:	30 e0       	ldi	r19, 0x00	; 0
    311a:	24 1b       	sub	r18, r20
    311c:	35 0b       	sbc	r19, r21
    311e:	35 95       	asr	r19
    3120:	27 95       	ror	r18
    3122:	35 95       	asr	r19
    3124:	27 95       	ror	r18
    3126:	0f c0       	rjmp	.+30     	; 0x3146 <start_vertical_speed_control_right+0x9e>
    3128:	9a 01       	movw	r18, r20
    312a:	35 95       	asr	r19
    312c:	27 95       	ror	r18
    312e:	35 95       	asr	r19
    3130:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    3132:	18 16       	cp	r1, r24
    3134:	19 06       	cpc	r1, r25
    3136:	3c f4       	brge	.+14     	; 0x3146 <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    3138:	27 5e       	subi	r18, 0xE7	; 231
    313a:	3f 4f       	sbci	r19, 0xFF	; 255
    313c:	30 93 06 02 	sts	0x0206, r19
    3140:	20 93 05 02 	sts	0x0205, r18
    3144:	08 c0       	rjmp	.+16     	; 0x3156 <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    3146:	89 e1       	ldi	r24, 0x19	; 25
    3148:	90 e0       	ldi	r25, 0x00	; 0
    314a:	82 1b       	sub	r24, r18
    314c:	93 0b       	sbc	r25, r19
    314e:	90 93 06 02 	sts	0x0206, r25
    3152:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3156:	e0 91 6c 05 	lds	r30, 0x056C
    315a:	f0 91 6d 05 	lds	r31, 0x056D
    315e:	f0 93 46 05 	sts	0x0546, r31
    3162:	e0 93 45 05 	sts	0x0545, r30
	if(*pwm_right >= 0) {
    3166:	8d 91       	ld	r24, X+
    3168:	9c 91       	ld	r25, X
    316a:	11 97       	sbiw	r26, 0x01	; 1
    316c:	20 91 f1 03 	lds	r18, 0x03F1
    3170:	30 91 f2 03 	lds	r19, 0x03F2
    3174:	97 fd       	sbrc	r25, 7
    3176:	03 c0       	rjmp	.+6      	; 0x317e <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3178:	82 1b       	sub	r24, r18
    317a:	93 0b       	sbc	r25, r19
    317c:	02 c0       	rjmp	.+4      	; 0x3182 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    317e:	82 0f       	add	r24, r18
    3180:	93 1f       	adc	r25, r19
    3182:	90 93 6d 05 	sts	0x056D, r25
    3186:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    318a:	60 91 6c 05 	lds	r22, 0x056C
    318e:	70 91 6d 05 	lds	r23, 0x056D
    3192:	80 91 01 04 	lds	r24, 0x0401
    3196:	90 91 02 04 	lds	r25, 0x0402
    319a:	86 0f       	add	r24, r22
    319c:	97 1f       	adc	r25, r23
    319e:	90 93 02 04 	sts	0x0402, r25
    31a2:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    31a6:	26 e0       	ldi	r18, 0x06	; 6
    31a8:	81 34       	cpi	r24, 0x41	; 65
    31aa:	92 07       	cpc	r25, r18
    31ac:	1c f0       	brlt	.+6      	; 0x31b4 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    31ae:	80 e4       	ldi	r24, 0x40	; 64
    31b0:	96 e0       	ldi	r25, 0x06	; 6
    31b2:	05 c0       	rjmp	.+10     	; 0x31be <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    31b4:	80 5c       	subi	r24, 0xC0	; 192
    31b6:	99 4f       	sbci	r25, 0xF9	; 249
    31b8:	34 f4       	brge	.+12     	; 0x31c6 <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    31ba:	80 ec       	ldi	r24, 0xC0	; 192
    31bc:	99 ef       	ldi	r25, 0xF9	; 249
    31be:	90 93 02 04 	sts	0x0402, r25
    31c2:	80 93 01 04 	sts	0x0401, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    31c6:	80 91 01 04 	lds	r24, 0x0401
    31ca:	90 91 02 04 	lds	r25, 0x0402
    31ce:	ac 01       	movw	r20, r24
    31d0:	44 0f       	add	r20, r20
    31d2:	55 1f       	adc	r21, r21
    31d4:	48 0f       	add	r20, r24
    31d6:	59 1f       	adc	r21, r25
    31d8:	cb 01       	movw	r24, r22
    31da:	88 0f       	add	r24, r24
    31dc:	99 1f       	adc	r25, r25
    31de:	9b 01       	movw	r18, r22
    31e0:	22 0f       	add	r18, r18
    31e2:	33 1f       	adc	r19, r19
    31e4:	22 0f       	add	r18, r18
    31e6:	33 1f       	adc	r19, r19
    31e8:	22 0f       	add	r18, r18
    31ea:	33 1f       	adc	r19, r19
    31ec:	82 0f       	add	r24, r18
    31ee:	93 1f       	adc	r25, r19
    31f0:	48 0f       	add	r20, r24
    31f2:	59 1f       	adc	r21, r25
    31f4:	e6 1b       	sub	r30, r22
    31f6:	f7 0b       	sbc	r31, r23
    31f8:	ee 0f       	add	r30, r30
    31fa:	ff 1f       	adc	r31, r31
    31fc:	4e 0f       	add	r20, r30
    31fe:	5f 1f       	adc	r21, r31
    3200:	2d 91       	ld	r18, X+
    3202:	3c 91       	ld	r19, X
    3204:	11 97       	sbiw	r26, 0x01	; 1
    3206:	80 91 05 02 	lds	r24, 0x0205
    320a:	90 91 06 02 	lds	r25, 0x0206
    320e:	bc 01       	movw	r22, r24
    3210:	26 9f       	mul	r18, r22
    3212:	c0 01       	movw	r24, r0
    3214:	27 9f       	mul	r18, r23
    3216:	90 0d       	add	r25, r0
    3218:	36 9f       	mul	r19, r22
    321a:	90 0d       	add	r25, r0
    321c:	11 24       	eor	r1, r1
    321e:	48 0f       	add	r20, r24
    3220:	59 1f       	adc	r21, r25
    3222:	50 93 fc 03 	sts	0x03FC, r21
    3226:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    322a:	57 ff       	sbrs	r21, 7
    322c:	0f c0       	rjmp	.+30     	; 0x324c <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    322e:	11 96       	adiw	r26, 0x01	; 1
    3230:	8c 91       	ld	r24, X
    3232:	11 97       	sbiw	r26, 0x01	; 1
    3234:	99 27       	eor	r25, r25
    3236:	87 fd       	sbrc	r24, 7
    3238:	90 95       	com	r25
    323a:	99 0f       	add	r25, r25
    323c:	88 0b       	sbc	r24, r24
    323e:	98 2f       	mov	r25, r24
    3240:	84 23       	and	r24, r20
    3242:	95 23       	and	r25, r21
    3244:	90 93 fc 03 	sts	0x03FC, r25
    3248:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    324c:	80 91 fb 03 	lds	r24, 0x03FB
    3250:	90 91 fc 03 	lds	r25, 0x03FC
    3254:	18 16       	cp	r1, r24
    3256:	19 06       	cpc	r1, r25
    3258:	4c f4       	brge	.+18     	; 0x326c <start_vertical_speed_control_right+0x1c4>
    325a:	8d 91       	ld	r24, X+
    325c:	9c 91       	ld	r25, X
    325e:	11 97       	sbiw	r26, 0x01	; 1
    3260:	97 ff       	sbrs	r25, 7
    3262:	04 c0       	rjmp	.+8      	; 0x326c <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    3264:	10 92 fc 03 	sts	0x03FC, r1
    3268:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    326c:	80 91 fb 03 	lds	r24, 0x03FB
    3270:	90 91 fc 03 	lds	r25, 0x03FC
    3274:	81 5c       	subi	r24, 0xC1	; 193
    3276:	9d 45       	sbci	r25, 0x5D	; 93
    3278:	34 f0       	brlt	.+12     	; 0x3286 <start_vertical_speed_control_right+0x1de>
    327a:	80 ec       	ldi	r24, 0xC0	; 192
    327c:	9d e5       	ldi	r25, 0x5D	; 93
    327e:	90 93 fc 03 	sts	0x03FC, r25
    3282:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3286:	80 91 fb 03 	lds	r24, 0x03FB
    328a:	90 91 fc 03 	lds	r25, 0x03FC
    328e:	80 54       	subi	r24, 0x40	; 64
    3290:	92 4a       	sbci	r25, 0xA2	; 162
    3292:	34 f4       	brge	.+12     	; 0x32a0 <start_vertical_speed_control_right+0x1f8>
    3294:	80 e4       	ldi	r24, 0x40	; 64
    3296:	92 ea       	ldi	r25, 0xA2	; 162
    3298:	90 93 fc 03 	sts	0x03FC, r25
    329c:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    32a0:	80 91 fb 03 	lds	r24, 0x03FB
    32a4:	90 91 fc 03 	lds	r25, 0x03FC
    32a8:	74 e0       	ldi	r23, 0x04	; 4
    32aa:	95 95       	asr	r25
    32ac:	87 95       	ror	r24
    32ae:	7a 95       	dec	r23
    32b0:	e1 f7       	brne	.-8      	; 0x32aa <start_vertical_speed_control_right+0x202>
    32b2:	11 96       	adiw	r26, 0x01	; 1
    32b4:	9c 93       	st	X, r25
    32b6:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    32b8:	81 50       	subi	r24, 0x01	; 1
    32ba:	92 40       	sbci	r25, 0x02	; 2
    32bc:	2c f0       	brlt	.+10     	; 0x32c8 <start_vertical_speed_control_right+0x220>
    32be:	80 e0       	ldi	r24, 0x00	; 0
    32c0:	92 e0       	ldi	r25, 0x02	; 2
    32c2:	11 96       	adiw	r26, 0x01	; 1
    32c4:	9c 93       	st	X, r25
    32c6:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    32c8:	8d 91       	ld	r24, X+
    32ca:	9c 91       	ld	r25, X
    32cc:	11 97       	sbiw	r26, 0x01	; 1
    32ce:	80 50       	subi	r24, 0x00	; 0
    32d0:	9e 4f       	sbci	r25, 0xFE	; 254
    32d2:	24 f4       	brge	.+8      	; 0x32dc <start_vertical_speed_control_right+0x234>
    32d4:	80 e0       	ldi	r24, 0x00	; 0
    32d6:	9e ef       	ldi	r25, 0xFE	; 254
    32d8:	8d 93       	st	X+, r24
    32da:	9c 93       	st	X, r25
    32dc:	08 95       	ret

000032de <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    32de:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    32e0:	80 81       	ld	r24, Z
    32e2:	91 81       	ldd	r25, Z+1	; 0x01
    32e4:	89 2b       	or	r24, r25
    32e6:	69 f4       	brne	.+26     	; 0x3302 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    32e8:	10 92 02 04 	sts	0x0402, r1
    32ec:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    32f0:	10 92 6d 05 	sts	0x056D, r1
    32f4:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    32f8:	10 92 46 05 	sts	0x0546, r1
    32fc:	10 92 45 05 	sts	0x0545, r1
    3300:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3302:	60 91 6c 05 	lds	r22, 0x056C
    3306:	70 91 6d 05 	lds	r23, 0x056D
    330a:	70 93 46 05 	sts	0x0546, r23
    330e:	60 93 45 05 	sts	0x0545, r22
	if(*pwm_right >= 0) {
    3312:	80 81       	ld	r24, Z
    3314:	91 81       	ldd	r25, Z+1	; 0x01
    3316:	40 91 f1 03 	lds	r20, 0x03F1
    331a:	50 91 f2 03 	lds	r21, 0x03F2
    331e:	97 fd       	sbrc	r25, 7
    3320:	03 c0       	rjmp	.+6      	; 0x3328 <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3322:	84 1b       	sub	r24, r20
    3324:	95 0b       	sbc	r25, r21
    3326:	02 c0       	rjmp	.+4      	; 0x332c <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    3328:	84 0f       	add	r24, r20
    332a:	95 1f       	adc	r25, r21
    332c:	90 93 6d 05 	sts	0x056D, r25
    3330:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3334:	20 91 6c 05 	lds	r18, 0x056C
    3338:	30 91 6d 05 	lds	r19, 0x056D
    333c:	80 91 01 04 	lds	r24, 0x0401
    3340:	90 91 02 04 	lds	r25, 0x0402
    3344:	82 0f       	add	r24, r18
    3346:	93 1f       	adc	r25, r19
    3348:	90 93 02 04 	sts	0x0402, r25
    334c:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    3350:	46 e0       	ldi	r20, 0x06	; 6
    3352:	81 34       	cpi	r24, 0x41	; 65
    3354:	94 07       	cpc	r25, r20
    3356:	1c f0       	brlt	.+6      	; 0x335e <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    3358:	80 e4       	ldi	r24, 0x40	; 64
    335a:	96 e0       	ldi	r25, 0x06	; 6
    335c:	05 c0       	rjmp	.+10     	; 0x3368 <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    335e:	80 5c       	subi	r24, 0xC0	; 192
    3360:	99 4f       	sbci	r25, 0xF9	; 249
    3362:	34 f4       	brge	.+12     	; 0x3370 <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    3364:	80 ec       	ldi	r24, 0xC0	; 192
    3366:	99 ef       	ldi	r25, 0xF9	; 249
    3368:	90 93 02 04 	sts	0x0402, r25
    336c:	80 93 01 04 	sts	0x0401, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    3370:	40 91 01 04 	lds	r20, 0x0401
    3374:	50 91 02 04 	lds	r21, 0x0402
    3378:	44 0f       	add	r20, r20
    337a:	55 1f       	adc	r21, r21
    337c:	89 e1       	ldi	r24, 0x19	; 25
    337e:	90 e0       	ldi	r25, 0x00	; 0
    3380:	dc 01       	movw	r26, r24
    3382:	2a 9f       	mul	r18, r26
    3384:	c0 01       	movw	r24, r0
    3386:	2b 9f       	mul	r18, r27
    3388:	90 0d       	add	r25, r0
    338a:	3a 9f       	mul	r19, r26
    338c:	90 0d       	add	r25, r0
    338e:	11 24       	eor	r1, r1
    3390:	48 0f       	add	r20, r24
    3392:	59 1f       	adc	r21, r25
    3394:	cb 01       	movw	r24, r22
    3396:	82 1b       	sub	r24, r18
    3398:	93 0b       	sbc	r25, r19
    339a:	9c 01       	movw	r18, r24
    339c:	88 0f       	add	r24, r24
    339e:	99 1f       	adc	r25, r25
    33a0:	82 0f       	add	r24, r18
    33a2:	93 1f       	adc	r25, r19
    33a4:	48 0f       	add	r20, r24
    33a6:	59 1f       	adc	r21, r25
    33a8:	80 81       	ld	r24, Z
    33aa:	91 81       	ldd	r25, Z+1	; 0x01
    33ac:	b3 e0       	ldi	r27, 0x03	; 3
    33ae:	88 0f       	add	r24, r24
    33b0:	99 1f       	adc	r25, r25
    33b2:	ba 95       	dec	r27
    33b4:	e1 f7       	brne	.-8      	; 0x33ae <start_horizontal_speed_control_right+0xd0>
    33b6:	48 0f       	add	r20, r24
    33b8:	59 1f       	adc	r21, r25
    33ba:	50 93 fc 03 	sts	0x03FC, r21
    33be:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    33c2:	57 ff       	sbrs	r21, 7
    33c4:	0d c0       	rjmp	.+26     	; 0x33e0 <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    33c6:	81 81       	ldd	r24, Z+1	; 0x01
    33c8:	99 27       	eor	r25, r25
    33ca:	87 fd       	sbrc	r24, 7
    33cc:	90 95       	com	r25
    33ce:	99 0f       	add	r25, r25
    33d0:	88 0b       	sbc	r24, r24
    33d2:	98 2f       	mov	r25, r24
    33d4:	84 23       	and	r24, r20
    33d6:	95 23       	and	r25, r21
    33d8:	90 93 fc 03 	sts	0x03FC, r25
    33dc:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    33e0:	80 91 fb 03 	lds	r24, 0x03FB
    33e4:	90 91 fc 03 	lds	r25, 0x03FC
    33e8:	18 16       	cp	r1, r24
    33ea:	19 06       	cpc	r1, r25
    33ec:	44 f4       	brge	.+16     	; 0x33fe <start_horizontal_speed_control_right+0x120>
    33ee:	80 81       	ld	r24, Z
    33f0:	91 81       	ldd	r25, Z+1	; 0x01
    33f2:	97 ff       	sbrs	r25, 7
    33f4:	04 c0       	rjmp	.+8      	; 0x33fe <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    33f6:	10 92 fc 03 	sts	0x03FC, r1
    33fa:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    33fe:	80 91 fb 03 	lds	r24, 0x03FB
    3402:	90 91 fc 03 	lds	r25, 0x03FC
    3406:	81 5c       	subi	r24, 0xC1	; 193
    3408:	9d 45       	sbci	r25, 0x5D	; 93
    340a:	34 f0       	brlt	.+12     	; 0x3418 <start_horizontal_speed_control_right+0x13a>
    340c:	80 ec       	ldi	r24, 0xC0	; 192
    340e:	9d e5       	ldi	r25, 0x5D	; 93
    3410:	90 93 fc 03 	sts	0x03FC, r25
    3414:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3418:	80 91 fb 03 	lds	r24, 0x03FB
    341c:	90 91 fc 03 	lds	r25, 0x03FC
    3420:	80 54       	subi	r24, 0x40	; 64
    3422:	92 4a       	sbci	r25, 0xA2	; 162
    3424:	34 f4       	brge	.+12     	; 0x3432 <start_horizontal_speed_control_right+0x154>
    3426:	80 e4       	ldi	r24, 0x40	; 64
    3428:	92 ea       	ldi	r25, 0xA2	; 162
    342a:	90 93 fc 03 	sts	0x03FC, r25
    342e:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3432:	80 91 fb 03 	lds	r24, 0x03FB
    3436:	90 91 fc 03 	lds	r25, 0x03FC
    343a:	74 e0       	ldi	r23, 0x04	; 4
    343c:	95 95       	asr	r25
    343e:	87 95       	ror	r24
    3440:	7a 95       	dec	r23
    3442:	e1 f7       	brne	.-8      	; 0x343c <start_horizontal_speed_control_right+0x15e>
    3444:	91 83       	std	Z+1, r25	; 0x01
    3446:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    3448:	18 16       	cp	r1, r24
    344a:	19 06       	cpc	r1, r25
    344c:	14 f4       	brge	.+4      	; 0x3452 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    344e:	4e 96       	adiw	r24, 0x1e	; 30
    3450:	03 c0       	rjmp	.+6      	; 0x3458 <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    3452:	00 97       	sbiw	r24, 0x00	; 0
    3454:	19 f0       	breq	.+6      	; 0x345c <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    3456:	4e 97       	sbiw	r24, 0x1e	; 30
    3458:	91 83       	std	Z+1, r25	; 0x01
    345a:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    345c:	80 81       	ld	r24, Z
    345e:	91 81       	ldd	r25, Z+1	; 0x01
    3460:	81 50       	subi	r24, 0x01	; 1
    3462:	92 40       	sbci	r25, 0x02	; 2
    3464:	24 f0       	brlt	.+8      	; 0x346e <start_horizontal_speed_control_right+0x190>
    3466:	80 e0       	ldi	r24, 0x00	; 0
    3468:	92 e0       	ldi	r25, 0x02	; 2
    346a:	91 83       	std	Z+1, r25	; 0x01
    346c:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    346e:	80 81       	ld	r24, Z
    3470:	91 81       	ldd	r25, Z+1	; 0x01
    3472:	80 50       	subi	r24, 0x00	; 0
    3474:	9e 4f       	sbci	r25, 0xFE	; 254
    3476:	24 f4       	brge	.+8      	; 0x3480 <start_horizontal_speed_control_right+0x1a2>
    3478:	80 e0       	ldi	r24, 0x00	; 0
    347a:	9e ef       	ldi	r25, 0xFE	; 254
    347c:	91 83       	std	Z+1, r25	; 0x01
    347e:	80 83       	st	Z, r24
    3480:	08 95       	ret

00003482 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    3482:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    3484:	80 81       	ld	r24, Z
    3486:	91 81       	ldd	r25, Z+1	; 0x01
    3488:	89 2b       	or	r24, r25
    348a:	69 f4       	brne	.+26     	; 0x34a6 <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    348c:	10 92 00 04 	sts	0x0400, r1
    3490:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    3494:	10 92 44 05 	sts	0x0544, r1
    3498:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    349c:	10 92 5e 05 	sts	0x055E, r1
    34a0:	10 92 5d 05 	sts	0x055D, r1
    34a4:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    34a6:	60 91 43 05 	lds	r22, 0x0543
    34aa:	70 91 44 05 	lds	r23, 0x0544
    34ae:	70 93 5e 05 	sts	0x055E, r23
    34b2:	60 93 5d 05 	sts	0x055D, r22
	if(*pwm_left >= 0) {
    34b6:	80 81       	ld	r24, Z
    34b8:	91 81       	ldd	r25, Z+1	; 0x01
    34ba:	40 91 ef 03 	lds	r20, 0x03EF
    34be:	50 91 f0 03 	lds	r21, 0x03F0
    34c2:	97 fd       	sbrc	r25, 7
    34c4:	03 c0       	rjmp	.+6      	; 0x34cc <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    34c6:	84 1b       	sub	r24, r20
    34c8:	95 0b       	sbc	r25, r21
    34ca:	02 c0       	rjmp	.+4      	; 0x34d0 <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    34cc:	84 0f       	add	r24, r20
    34ce:	95 1f       	adc	r25, r21
    34d0:	90 93 44 05 	sts	0x0544, r25
    34d4:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    34d8:	20 91 43 05 	lds	r18, 0x0543
    34dc:	30 91 44 05 	lds	r19, 0x0544
    34e0:	80 91 ff 03 	lds	r24, 0x03FF
    34e4:	90 91 00 04 	lds	r25, 0x0400
    34e8:	82 0f       	add	r24, r18
    34ea:	93 1f       	adc	r25, r19
    34ec:	90 93 00 04 	sts	0x0400, r25
    34f0:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    34f4:	46 e0       	ldi	r20, 0x06	; 6
    34f6:	81 34       	cpi	r24, 0x41	; 65
    34f8:	94 07       	cpc	r25, r20
    34fa:	1c f0       	brlt	.+6      	; 0x3502 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    34fc:	80 e4       	ldi	r24, 0x40	; 64
    34fe:	96 e0       	ldi	r25, 0x06	; 6
    3500:	05 c0       	rjmp	.+10     	; 0x350c <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    3502:	80 5c       	subi	r24, 0xC0	; 192
    3504:	99 4f       	sbci	r25, 0xF9	; 249
    3506:	34 f4       	brge	.+12     	; 0x3514 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    3508:	80 ec       	ldi	r24, 0xC0	; 192
    350a:	99 ef       	ldi	r25, 0xF9	; 249
    350c:	90 93 00 04 	sts	0x0400, r25
    3510:	80 93 ff 03 	sts	0x03FF, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    3514:	40 91 ff 03 	lds	r20, 0x03FF
    3518:	50 91 00 04 	lds	r21, 0x0400
    351c:	44 0f       	add	r20, r20
    351e:	55 1f       	adc	r21, r21
    3520:	89 e1       	ldi	r24, 0x19	; 25
    3522:	90 e0       	ldi	r25, 0x00	; 0
    3524:	dc 01       	movw	r26, r24
    3526:	2a 9f       	mul	r18, r26
    3528:	c0 01       	movw	r24, r0
    352a:	2b 9f       	mul	r18, r27
    352c:	90 0d       	add	r25, r0
    352e:	3a 9f       	mul	r19, r26
    3530:	90 0d       	add	r25, r0
    3532:	11 24       	eor	r1, r1
    3534:	48 0f       	add	r20, r24
    3536:	59 1f       	adc	r21, r25
    3538:	cb 01       	movw	r24, r22
    353a:	82 1b       	sub	r24, r18
    353c:	93 0b       	sbc	r25, r19
    353e:	9c 01       	movw	r18, r24
    3540:	88 0f       	add	r24, r24
    3542:	99 1f       	adc	r25, r25
    3544:	82 0f       	add	r24, r18
    3546:	93 1f       	adc	r25, r19
    3548:	48 0f       	add	r20, r24
    354a:	59 1f       	adc	r21, r25
    354c:	80 81       	ld	r24, Z
    354e:	91 81       	ldd	r25, Z+1	; 0x01
    3550:	33 e0       	ldi	r19, 0x03	; 3
    3552:	88 0f       	add	r24, r24
    3554:	99 1f       	adc	r25, r25
    3556:	3a 95       	dec	r19
    3558:	e1 f7       	brne	.-8      	; 0x3552 <start_horizontal_speed_control_left+0xd0>
    355a:	48 0f       	add	r20, r24
    355c:	59 1f       	adc	r21, r25
    355e:	50 93 fe 03 	sts	0x03FE, r21
    3562:	40 93 fd 03 	sts	0x03FD, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3566:	57 ff       	sbrs	r21, 7
    3568:	0d c0       	rjmp	.+26     	; 0x3584 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    356a:	81 81       	ldd	r24, Z+1	; 0x01
    356c:	99 27       	eor	r25, r25
    356e:	87 fd       	sbrc	r24, 7
    3570:	90 95       	com	r25
    3572:	99 0f       	add	r25, r25
    3574:	88 0b       	sbc	r24, r24
    3576:	98 2f       	mov	r25, r24
    3578:	84 23       	and	r24, r20
    357a:	95 23       	and	r25, r21
    357c:	90 93 fe 03 	sts	0x03FE, r25
    3580:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3584:	80 91 fd 03 	lds	r24, 0x03FD
    3588:	90 91 fe 03 	lds	r25, 0x03FE
    358c:	18 16       	cp	r1, r24
    358e:	19 06       	cpc	r1, r25
    3590:	44 f4       	brge	.+16     	; 0x35a2 <start_horizontal_speed_control_left+0x120>
    3592:	80 81       	ld	r24, Z
    3594:	91 81       	ldd	r25, Z+1	; 0x01
    3596:	97 ff       	sbrs	r25, 7
    3598:	04 c0       	rjmp	.+8      	; 0x35a2 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    359a:	10 92 fe 03 	sts	0x03FE, r1
    359e:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    35a2:	80 91 fd 03 	lds	r24, 0x03FD
    35a6:	90 91 fe 03 	lds	r25, 0x03FE
    35aa:	81 5c       	subi	r24, 0xC1	; 193
    35ac:	9d 45       	sbci	r25, 0x5D	; 93
    35ae:	34 f0       	brlt	.+12     	; 0x35bc <start_horizontal_speed_control_left+0x13a>
    35b0:	80 ec       	ldi	r24, 0xC0	; 192
    35b2:	9d e5       	ldi	r25, 0x5D	; 93
    35b4:	90 93 fe 03 	sts	0x03FE, r25
    35b8:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    35bc:	80 91 fd 03 	lds	r24, 0x03FD
    35c0:	90 91 fe 03 	lds	r25, 0x03FE
    35c4:	80 54       	subi	r24, 0x40	; 64
    35c6:	92 4a       	sbci	r25, 0xA2	; 162
    35c8:	34 f4       	brge	.+12     	; 0x35d6 <start_horizontal_speed_control_left+0x154>
    35ca:	80 e4       	ldi	r24, 0x40	; 64
    35cc:	92 ea       	ldi	r25, 0xA2	; 162
    35ce:	90 93 fe 03 	sts	0x03FE, r25
    35d2:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    35d6:	80 91 fd 03 	lds	r24, 0x03FD
    35da:	90 91 fe 03 	lds	r25, 0x03FE
    35de:	b4 e0       	ldi	r27, 0x04	; 4
    35e0:	95 95       	asr	r25
    35e2:	87 95       	ror	r24
    35e4:	ba 95       	dec	r27
    35e6:	e1 f7       	brne	.-8      	; 0x35e0 <start_horizontal_speed_control_left+0x15e>
    35e8:	91 83       	std	Z+1, r25	; 0x01
    35ea:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    35ec:	18 16       	cp	r1, r24
    35ee:	19 06       	cpc	r1, r25
    35f0:	14 f4       	brge	.+4      	; 0x35f6 <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    35f2:	4e 96       	adiw	r24, 0x1e	; 30
    35f4:	03 c0       	rjmp	.+6      	; 0x35fc <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    35f6:	00 97       	sbiw	r24, 0x00	; 0
    35f8:	19 f0       	breq	.+6      	; 0x3600 <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    35fa:	4e 97       	sbiw	r24, 0x1e	; 30
    35fc:	91 83       	std	Z+1, r25	; 0x01
    35fe:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3600:	80 81       	ld	r24, Z
    3602:	91 81       	ldd	r25, Z+1	; 0x01
    3604:	81 50       	subi	r24, 0x01	; 1
    3606:	92 40       	sbci	r25, 0x02	; 2
    3608:	24 f0       	brlt	.+8      	; 0x3612 <start_horizontal_speed_control_left+0x190>
    360a:	80 e0       	ldi	r24, 0x00	; 0
    360c:	92 e0       	ldi	r25, 0x02	; 2
    360e:	91 83       	std	Z+1, r25	; 0x01
    3610:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3612:	80 81       	ld	r24, Z
    3614:	91 81       	ldd	r25, Z+1	; 0x01
    3616:	80 50       	subi	r24, 0x00	; 0
    3618:	9e 4f       	sbci	r25, 0xFE	; 254
    361a:	24 f4       	brge	.+8      	; 0x3624 <start_horizontal_speed_control_left+0x1a2>
    361c:	80 e0       	ldi	r24, 0x00	; 0
    361e:	9e ef       	ldi	r25, 0xFE	; 254
    3620:	91 83       	std	Z+1, r25	; 0x01
    3622:	80 83       	st	Z, r24
    3624:	08 95       	ret

00003626 <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    3626:	20 91 0e 04 	lds	r18, 0x040E
    362a:	80 e0       	ldi	r24, 0x00	; 0
    362c:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    362e:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    3630:	37 e2       	ldi	r19, 0x27	; 39
    3632:	80 31       	cpi	r24, 0x10	; 16
    3634:	93 07       	cpc	r25, r19
    3636:	08 f0       	brcs	.+2      	; 0x363a <SPI_WAIT+0x14>
    3638:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    363a:	0d b4       	in	r0, 0x2d	; 45
    363c:	07 fe       	sbrs	r0, 7
    363e:	f7 cf       	rjmp	.-18     	; 0x362e <SPI_WAIT+0x8>
    3640:	20 93 0e 04 	sts	0x040E, r18
			return;
		}
	}
}
    3644:	08 95       	ret

00003646 <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    3646:	84 b1       	in	r24, 0x04	; 4
    3648:	80 7f       	andi	r24, 0xF0	; 240
    364a:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    364c:	84 b1       	in	r24, 0x04	; 4
    364e:	87 60       	ori	r24, 0x07	; 7
    3650:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    3652:	80 e5       	ldi	r24, 0x50	; 80
    3654:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    3656:	8d b5       	in	r24, 0x2d	; 45
    3658:	81 60       	ori	r24, 0x01	; 1
    365a:	8d bd       	out	0x2d, r24	; 45

}
    365c:	08 95       	ret

0000365e <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    365e:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    3660:	1d bc       	out	0x2d, r1	; 45
}
    3662:	08 95       	ret

00003664 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    3664:	df 92       	push	r13
    3666:	ef 92       	push	r14
    3668:	ff 92       	push	r15
    366a:	0f 93       	push	r16
    366c:	1f 93       	push	r17
    366e:	cf 93       	push	r28
    3670:	df 93       	push	r29
    3672:	7c 01       	movw	r14, r24
    3674:	d4 2e       	mov	r13, r20
    3676:	8b 01       	movw	r16, r22
    3678:	c0 e0       	ldi	r28, 0x00	; 0
    367a:	d0 e0       	ldi	r29, 0x00	; 0
    367c:	10 c0       	rjmp	.+32     	; 0x369e <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    367e:	f7 01       	movw	r30, r14
    3680:	ec 0f       	add	r30, r28
    3682:	fd 1f       	adc	r31, r29
    3684:	80 81       	ld	r24, Z
    3686:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3688:	0e 94 13 1b 	call	0x3626	; 0x3626 <SPI_WAIT>
		  if(spiCommError) {
    368c:	80 91 0e 04 	lds	r24, 0x040E
    3690:	88 23       	and	r24, r24
    3692:	39 f4       	brne	.+14     	; 0x36a2 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    3694:	8e b5       	in	r24, 0x2e	; 46
    3696:	f8 01       	movw	r30, r16
    3698:	81 93       	st	Z+, r24
    369a:	8f 01       	movw	r16, r30
    369c:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    369e:	cd 15       	cp	r28, r13
    36a0:	70 f3       	brcs	.-36     	; 0x367e <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    36a2:	df 91       	pop	r29
    36a4:	cf 91       	pop	r28
    36a6:	1f 91       	pop	r17
    36a8:	0f 91       	pop	r16
    36aa:	ff 90       	pop	r15
    36ac:	ef 90       	pop	r14
    36ae:	df 90       	pop	r13
    36b0:	08 95       	ret

000036b2 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    36b2:	0f 93       	push	r16
    36b4:	1f 93       	push	r17
    36b6:	cf 93       	push	r28
    36b8:	df 93       	push	r29
    36ba:	06 2f       	mov	r16, r22
    36bc:	ec 01       	movw	r28, r24
    36be:	10 e0       	ldi	r17, 0x00	; 0
    36c0:	09 c0       	rjmp	.+18     	; 0x36d4 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    36c2:	89 91       	ld	r24, Y+
    36c4:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    36c6:	0e 94 13 1b 	call	0x3626	; 0x3626 <SPI_WAIT>
		  if(spiCommError) {
    36ca:	80 91 0e 04 	lds	r24, 0x040E
    36ce:	88 23       	and	r24, r24
    36d0:	19 f4       	brne	.+6      	; 0x36d8 <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36d2:	1f 5f       	subi	r17, 0xFF	; 255
    36d4:	10 17       	cp	r17, r16
    36d6:	a8 f3       	brcs	.-22     	; 0x36c2 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    36d8:	df 91       	pop	r29
    36da:	cf 91       	pop	r28
    36dc:	1f 91       	pop	r17
    36de:	0f 91       	pop	r16
    36e0:	08 95       	ret

000036e2 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    36e2:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    36e4:	0e 94 13 1b 	call	0x3626	; 0x3626 <SPI_WAIT>
    return SPDR;
    36e8:	8e b5       	in	r24, 0x2e	; 46
}
    36ea:	08 95       	ret

000036ec <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    36ec:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    36f0:	10 92 bc 00 	sts	0x00BC, r1
}
    36f4:	08 95       	ret

000036f6 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    36f6:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    36f8:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    36fa:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    36fe:	81 e0       	ldi	r24, 0x01	; 1
    3700:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    3704:	08 95       	ret

00003706 <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    3706:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3708:	84 ea       	ldi	r24, 0xA4	; 164
    370a:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    370e:	80 91 bc 00 	lds	r24, 0x00BC
    3712:	87 ff       	sbrs	r24, 7
    3714:	fc cf       	rjmp	.-8      	; 0x370e <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    3716:	80 91 b9 00 	lds	r24, 0x00B9
    371a:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    371c:	88 30       	cpi	r24, 0x08	; 8
    371e:	21 f0       	breq	.+8      	; 0x3728 <i2c_start+0x22>
    3720:	80 31       	cpi	r24, 0x10	; 16
    3722:	11 f0       	breq	.+4      	; 0x3728 <i2c_start+0x22>
    3724:	81 e0       	ldi	r24, 0x01	; 1
    3726:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    3728:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    372c:	84 e8       	ldi	r24, 0x84	; 132
    372e:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    3732:	80 91 bc 00 	lds	r24, 0x00BC
    3736:	87 ff       	sbrs	r24, 7
    3738:	fc cf       	rjmp	.-8      	; 0x3732 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    373a:	90 91 b9 00 	lds	r25, 0x00B9
    373e:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    3740:	98 31       	cpi	r25, 0x18	; 24
    3742:	11 f4       	brne	.+4      	; 0x3748 <i2c_start+0x42>
    3744:	80 e0       	ldi	r24, 0x00	; 0
    3746:	08 95       	ret
    3748:	80 e0       	ldi	r24, 0x00	; 0
    374a:	90 34       	cpi	r25, 0x40	; 64
    374c:	09 f0       	breq	.+2      	; 0x3750 <i2c_start+0x4a>
    374e:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    3750:	08 95       	ret

00003752 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    3752:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3754:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3756:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3758:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    375a:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    375e:	80 91 bc 00 	lds	r24, 0x00BC
    3762:	87 ff       	sbrs	r24, 7
    3764:	fc cf       	rjmp	.-8      	; 0x375e <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3766:	80 91 b9 00 	lds	r24, 0x00B9
    376a:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    376c:	88 30       	cpi	r24, 0x08	; 8
    376e:	11 f0       	breq	.+4      	; 0x3774 <i2c_start_wait+0x22>
    3770:	80 31       	cpi	r24, 0x10	; 16
    3772:	99 f7       	brne	.-26     	; 0x375a <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    3774:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3778:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    377c:	80 91 bc 00 	lds	r24, 0x00BC
    3780:	87 ff       	sbrs	r24, 7
    3782:	fc cf       	rjmp	.-8      	; 0x377c <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3784:	80 91 b9 00 	lds	r24, 0x00B9
    3788:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    378a:	80 32       	cpi	r24, 0x20	; 32
    378c:	11 f0       	breq	.+4      	; 0x3792 <i2c_start_wait+0x40>
    378e:	88 35       	cpi	r24, 0x58	; 88
    3790:	39 f4       	brne	.+14     	; 0x37a0 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3792:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    3796:	80 91 bc 00 	lds	r24, 0x00BC
    379a:	84 fd       	sbrc	r24, 4
    379c:	fc cf       	rjmp	.-8      	; 0x3796 <i2c_start_wait+0x44>
    379e:	dd cf       	rjmp	.-70     	; 0x375a <i2c_start_wait+0x8>
    37a0:	08 95       	ret

000037a2 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    37a2:	0e 94 83 1b 	call	0x3706	; 0x3706 <i2c_start>

}/* i2c_rep_start */
    37a6:	08 95       	ret

000037a8 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    37a8:	84 e9       	ldi	r24, 0x94	; 148
    37aa:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    37ae:	80 91 bc 00 	lds	r24, 0x00BC
    37b2:	84 fd       	sbrc	r24, 4
    37b4:	fc cf       	rjmp	.-8      	; 0x37ae <i2c_stop+0x6>

}/* i2c_stop */
    37b6:	08 95       	ret

000037b8 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    37b8:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    37bc:	84 e8       	ldi	r24, 0x84	; 132
    37be:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    37c2:	80 91 bc 00 	lds	r24, 0x00BC
    37c6:	87 ff       	sbrs	r24, 7
    37c8:	fc cf       	rjmp	.-8      	; 0x37c2 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    37ca:	80 91 b9 00 	lds	r24, 0x00B9
    37ce:	90 e0       	ldi	r25, 0x00	; 0
    37d0:	88 7f       	andi	r24, 0xF8	; 248
    37d2:	88 32       	cpi	r24, 0x28	; 40
    37d4:	09 f0       	breq	.+2      	; 0x37d8 <i2c_write+0x20>
    37d6:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    37d8:	89 2f       	mov	r24, r25
    37da:	08 95       	ret

000037dc <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    37dc:	84 ec       	ldi	r24, 0xC4	; 196
    37de:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    37e2:	80 91 bc 00 	lds	r24, 0x00BC
    37e6:	87 ff       	sbrs	r24, 7
    37e8:	fc cf       	rjmp	.-8      	; 0x37e2 <i2c_readAck+0x6>

    return TWDR;
    37ea:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    37ee:	08 95       	ret

000037f0 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    37f0:	84 e8       	ldi	r24, 0x84	; 132
    37f2:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    37f6:	80 91 bc 00 	lds	r24, 0x00BC
    37fa:	87 ff       	sbrs	r24, 7
    37fc:	fc cf       	rjmp	.-8      	; 0x37f6 <i2c_readNak+0x6>
	
    return TWDR;
    37fe:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    3802:	08 95       	ret

00003804 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    3804:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    3808:	80 e1       	ldi	r24, 0x10	; 16
    380a:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    380e:	e0 ec       	ldi	r30, 0xC0	; 192
    3810:	f0 e0       	ldi	r31, 0x00	; 0
    3812:	80 81       	ld	r24, Z
    3814:	82 60       	ori	r24, 0x02	; 2
    3816:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    3818:	e1 ec       	ldi	r30, 0xC1	; 193
    381a:	f0 e0       	ldi	r31, 0x00	; 0
    381c:	80 81       	ld	r24, Z
    381e:	88 69       	ori	r24, 0x98	; 152
    3820:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    3822:	e2 ec       	ldi	r30, 0xC2	; 194
    3824:	f0 e0       	ldi	r31, 0x00	; 0
    3826:	80 81       	ld	r24, Z
    3828:	86 60       	ori	r24, 0x06	; 6
    382a:	80 83       	st	Z, r24



}
    382c:	08 95       	ret

0000382e <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    382e:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    3832:	80 e1       	ldi	r24, 0x10	; 16
    3834:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    3838:	e8 ec       	ldi	r30, 0xC8	; 200
    383a:	f0 e0       	ldi	r31, 0x00	; 0
    383c:	80 81       	ld	r24, Z
    383e:	82 60       	ori	r24, 0x02	; 2
    3840:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    3842:	e9 ec       	ldi	r30, 0xC9	; 201
    3844:	f0 e0       	ldi	r31, 0x00	; 0
    3846:	80 81       	ld	r24, Z
    3848:	88 61       	ori	r24, 0x18	; 24
    384a:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    384c:	ea ec       	ldi	r30, 0xCA	; 202
    384e:	f0 e0       	ldi	r31, 0x00	; 0
    3850:	80 81       	ld	r24, Z
    3852:	86 60       	ori	r24, 0x06	; 6
    3854:	80 83       	st	Z, r24

}
    3856:	08 95       	ret

00003858 <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    3858:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    385c:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    3860:	10 92 c2 00 	sts	0x00C2, r1

}
    3864:	08 95       	ret

00003866 <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    3866:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    3868:	80 91 c0 00 	lds	r24, 0x00C0
    386c:	85 ff       	sbrs	r24, 5
    386e:	fc cf       	rjmp	.-8      	; 0x3868 <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    3870:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    3874:	66 23       	and	r22, r22
    3876:	21 f0       	breq	.+8      	; 0x3880 <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    3878:	80 91 c0 00 	lds	r24, 0x00C0
    387c:	86 ff       	sbrs	r24, 6
    387e:	fc cf       	rjmp	.-8      	; 0x3878 <usart0Transmit+0x12>
    3880:	08 95       	ret

00003882 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    3882:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    3884:	80 91 c8 00 	lds	r24, 0x00C8
    3888:	85 ff       	sbrs	r24, 5
    388a:	fc cf       	rjmp	.-8      	; 0x3884 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    388c:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    3890:	66 23       	and	r22, r22
    3892:	21 f0       	breq	.+8      	; 0x389c <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    3894:	80 91 c8 00 	lds	r24, 0x00C8
    3898:	86 ff       	sbrs	r24, 6
    389a:	fc cf       	rjmp	.-8      	; 0x3894 <usart1Transmit+0x12>
    389c:	08 95       	ret

0000389e <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    389e:	80 91 c0 00 	lds	r24, 0x00C0
    38a2:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    38a4:	88 1f       	adc	r24, r24
    38a6:	88 27       	eor	r24, r24
    38a8:	88 1f       	adc	r24, r24
    38aa:	08 95       	ret

000038ac <usart0Receive>:

unsigned char usart0Receive() {
    38ac:	20 e0       	ldi	r18, 0x00	; 0
    38ae:	30 e0       	ldi	r19, 0x00	; 0
    38b0:	05 c0       	rjmp	.+10     	; 0x38bc <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    38b2:	81 e0       	ldi	r24, 0x01	; 1
    38b4:	80 93 11 04 	sts	0x0411, r24
    38b8:	80 e0       	ldi	r24, 0x00	; 0
    38ba:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    38bc:	80 91 c0 00 	lds	r24, 0x00C0
    38c0:	87 ff       	sbrs	r24, 7
    38c2:	03 c0       	rjmp	.+6      	; 0x38ca <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    38c4:	80 91 c6 00 	lds	r24, 0x00C6

}
    38c8:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    38ca:	2f 5f       	subi	r18, 0xFF	; 255
    38cc:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    38ce:	27 39       	cpi	r18, 0x97	; 151
    38d0:	31 05       	cpc	r19, r1
    38d2:	a1 f7       	brne	.-24     	; 0x38bc <usart0Receive+0x10>
    38d4:	ee cf       	rjmp	.-36     	; 0x38b2 <usart0Receive+0x6>

000038d6 <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    38d6:	1f 92       	push	r1
    38d8:	0f 92       	push	r0
    38da:	0f b6       	in	r0, 0x3f	; 63
    38dc:	0f 92       	push	r0
    38de:	0b b6       	in	r0, 0x3b	; 59
    38e0:	0f 92       	push	r0
    38e2:	11 24       	eor	r1, r1
    38e4:	2f 93       	push	r18
    38e6:	8f 93       	push	r24
    38e8:	9f 93       	push	r25
    38ea:	ef 93       	push	r30
    38ec:	ff 93       	push	r31
	byteCount++;
    38ee:	80 91 12 04 	lds	r24, 0x0412
    38f2:	90 91 13 04 	lds	r25, 0x0413
    38f6:	01 96       	adiw	r24, 0x01	; 1
    38f8:	90 93 13 04 	sts	0x0413, r25
    38fc:	80 93 12 04 	sts	0x0412, r24
	if(byteCount <= UART_BUFF_SIZE) {
    3900:	81 50       	subi	r24, 0x01	; 1
    3902:	91 40       	sbci	r25, 0x01	; 1
    3904:	60 f4       	brcc	.+24     	; 0x391e <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    3906:	80 91 14 05 	lds	r24, 0x0514
    390a:	90 91 c6 00 	lds	r25, 0x00C6
    390e:	e8 2f       	mov	r30, r24
    3910:	f0 e0       	ldi	r31, 0x00	; 0
    3912:	ec 5e       	subi	r30, 0xEC	; 236
    3914:	fb 4f       	sbci	r31, 0xFB	; 251
    3916:	90 83       	st	Z, r25
		nextByteIndex++;
    3918:	8f 5f       	subi	r24, 0xFF	; 255
    391a:	80 93 14 05 	sts	0x0514, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    391e:	ff 91       	pop	r31
    3920:	ef 91       	pop	r30
    3922:	9f 91       	pop	r25
    3924:	8f 91       	pop	r24
    3926:	2f 91       	pop	r18
    3928:	0f 90       	pop	r0
    392a:	0b be       	out	0x3b, r0	; 59
    392c:	0f 90       	pop	r0
    392e:	0f be       	out	0x3f, r0	; 63
    3930:	0f 90       	pop	r0
    3932:	1f 90       	pop	r1
    3934:	18 95       	reti

00003936 <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    3936:	86 b1       	in	r24, 0x06	; 6
    3938:	46 b1       	in	r20, 0x06	; 6
    393a:	26 b1       	in	r18, 0x06	; 6
    393c:	66 b1       	in	r22, 0x06	; 6
    393e:	30 e0       	ldi	r19, 0x00	; 0
    3940:	28 70       	andi	r18, 0x08	; 8
    3942:	30 70       	andi	r19, 0x00	; 0
    3944:	f3 e0       	ldi	r31, 0x03	; 3
    3946:	35 95       	asr	r19
    3948:	27 95       	ror	r18
    394a:	fa 95       	dec	r31
    394c:	e1 f7       	brne	.-8      	; 0x3946 <getSelector+0x10>
    394e:	22 0f       	add	r18, r18
    3950:	33 1f       	adc	r19, r19
    3952:	50 e0       	ldi	r21, 0x00	; 0
    3954:	44 70       	andi	r20, 0x04	; 4
    3956:	50 70       	andi	r21, 0x00	; 0
    3958:	55 95       	asr	r21
    395a:	47 95       	ror	r20
    395c:	55 95       	asr	r21
    395e:	47 95       	ror	r20
    3960:	24 0f       	add	r18, r20
    3962:	35 1f       	adc	r19, r21
    3964:	22 0f       	add	r18, r18
    3966:	33 1f       	adc	r19, r19
    3968:	70 e0       	ldi	r23, 0x00	; 0
    396a:	62 70       	andi	r22, 0x02	; 2
    396c:	70 70       	andi	r23, 0x00	; 0
    396e:	75 95       	asr	r23
    3970:	67 95       	ror	r22
    3972:	26 0f       	add	r18, r22
    3974:	37 1f       	adc	r19, r23
    3976:	22 0f       	add	r18, r18
    3978:	33 1f       	adc	r19, r19
    397a:	81 70       	andi	r24, 0x01	; 1
}
    397c:	82 0f       	add	r24, r18
    397e:	08 95       	ret

00003980 <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    3980:	1f 92       	push	r1
    3982:	0f 92       	push	r0
    3984:	0f b6       	in	r0, 0x3f	; 63
    3986:	0f 92       	push	r0
    3988:	11 24       	eor	r1, r1

}
    398a:	0f 90       	pop	r0
    398c:	0f be       	out	0x3f, r0	; 63
    398e:	0f 90       	pop	r0
    3990:	1f 90       	pop	r1
    3992:	18 95       	reti

00003994 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    3994:	60 91 36 05 	lds	r22, 0x0536
    3998:	70 91 37 05 	lds	r23, 0x0537
	return clockTick;
}
    399c:	80 91 38 05 	lds	r24, 0x0538
    39a0:	90 91 39 05 	lds	r25, 0x0539
    39a4:	08 95       	ret

000039a6 <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    39a6:	81 e0       	ldi	r24, 0x01	; 1
    39a8:	80 93 c5 03 	sts	0x03C5, r24
}
    39ac:	08 95       	ret

000039ae <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    39ae:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    39b0:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    39b2:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    39b4:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    39b8:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    39bc:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    39c0:	8e ef       	ldi	r24, 0xFE	; 254
    39c2:	9f e0       	ldi	r25, 0x0F	; 15
    39c4:	0e 94 fe 23 	call	0x47fc	; 0x47fc <__eerd_word_m2560>
    39c8:	90 93 0c 04 	sts	0x040C, r25
    39cc:	80 93 0b 04 	sts	0x040B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    39d0:	8d ef       	ldi	r24, 0xFD	; 253
    39d2:	9f e0       	ldi	r25, 0x0F	; 15
    39d4:	0e 94 f6 23 	call	0x47ec	; 0x47ec <__eerd_byte_m2560>
    39d8:	98 2f       	mov	r25, r24
    39da:	80 93 42 05 	sts	0x0542, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    39de:	81 50       	subi	r24, 0x01	; 1
    39e0:	8e 3f       	cpi	r24, 0xFE	; 254
    39e2:	18 f4       	brcc	.+6      	; 0x39ea <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    39e4:	90 93 66 00 	sts	0x0066, r25
    39e8:	08 c0       	rjmp	.+16     	; 0x39fa <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    39ea:	60 91 66 00 	lds	r22, 0x0066
    39ee:	60 93 42 05 	sts	0x0542, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    39f2:	8d ef       	ldi	r24, 0xFD	; 253
    39f4:	9f e0       	ldi	r25, 0x0F	; 15
    39f6:	0e 94 04 24 	call	0x4808	; 0x4808 <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    39fa:	20 91 0b 04 	lds	r18, 0x040B
    39fe:	30 91 0c 04 	lds	r19, 0x040C
    3a02:	c9 01       	movw	r24, r18
    3a04:	81 58       	subi	r24, 0x81	; 129
    3a06:	9c 40       	sbci	r25, 0x0C	; 12
    3a08:	03 97       	sbiw	r24, 0x03	; 3
    3a0a:	10 f4       	brcc	.+4      	; 0x3a10 <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    3a0c:	10 92 3d 05 	sts	0x053D, r1
	}

	if(rfAddress == 3200) {
    3a10:	8c e0       	ldi	r24, 0x0C	; 12
    3a12:	20 38       	cpi	r18, 0x80	; 128
    3a14:	38 07       	cpc	r19, r24
    3a16:	11 f4       	brne	.+4      	; 0x3a1c <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    3a18:	81 e0       	ldi	r24, 0x01	; 1
    3a1a:	04 c0       	rjmp	.+8      	; 0x3a24 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    3a1c:	24 58       	subi	r18, 0x84	; 132
    3a1e:	3c 40       	sbci	r19, 0x0C	; 12
    3a20:	18 f0       	brcs	.+6      	; 0x3a28 <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    3a22:	82 e0       	ldi	r24, 0x02	; 2
    3a24:	80 93 3d 05 	sts	0x053D, r24
	}

	initPortsIO();
    3a28:	0e 94 79 12 	call	0x24f2	; 0x24f2 <initPortsIO>
	initAdc();
    3a2c:	0e 94 21 01 	call	0x242	; 0x242 <initAdc>
	initMotors();
    3a30:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <initMotors>
	initRGBleds();
    3a34:	0e 94 9b 08 	call	0x1136	; 0x1136 <initRGBleds>
	initSPI();
    3a38:	0e 94 23 1b 	call	0x3646	; 0x3646 <initSPI>
	mirf_init();
    3a3c:	0e 94 93 0a 	call	0x1526	; 0x1526 <mirf_init>
	if(spiCommError==0) {
    3a40:	80 91 0e 04 	lds	r24, 0x040E
    3a44:	88 23       	and	r24, r24
    3a46:	29 f4       	brne	.+10     	; 0x3a52 <initPeripherals+0xa4>
		rfFlags |= 1;
    3a48:	80 91 0d 04 	lds	r24, 0x040D
    3a4c:	81 60       	ori	r24, 0x01	; 1
    3a4e:	80 93 0d 04 	sts	0x040D, r24
	}
	initUsart0();
    3a52:	0e 94 02 1c 	call	0x3804	; 0x3804 <initUsart0>
	initAccelerometer();
    3a56:	0e 94 1e 16 	call	0x2c3c	; 0x2c3c <initAccelerometer>
	init_ir_remote_control();
    3a5a:	0e 94 85 05 	call	0xb0a	; 0xb0a <init_ir_remote_control>

	sei();			// enable global interrupts
    3a5e:	78 94       	sei

	
}
    3a60:	08 95       	ret

00003a62 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3a62:	cf 93       	push	r28
    3a64:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3a66:	9e e1       	ldi	r25, 0x1E	; 30
    3a68:	89 9f       	mul	r24, r25
    3a6a:	e0 01       	movw	r28, r0
    3a6c:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3a6e:	80 91 68 00 	lds	r24, 0x0068
    3a72:	8d 7f       	andi	r24, 0xFD	; 253
    3a74:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a78:	80 91 6c 00 	lds	r24, 0x006C
    3a7c:	8f 77       	andi	r24, 0x7F	; 127
    3a7e:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3a82:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3a84:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3a88:	80 91 7a 00 	lds	r24, 0x007A
    3a8c:	80 61       	ori	r24, 0x10	; 16
    3a8e:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3a92:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3a96:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3a9a:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3a9e:	88 b3       	in	r24, 0x18	; 24
    3aa0:	87 60       	ori	r24, 0x07	; 7
    3aa2:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3aa4:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3aa8:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3aac:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3ab0:	89 b3       	in	r24, 0x19	; 25
    3ab2:	87 60       	ori	r24, 0x07	; 7
    3ab4:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3ab6:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3aba:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3abe:	0e 94 2c 1c 	call	0x3858	; 0x3858 <closeUsart>
	closeSPI();
    3ac2:	0e 94 2f 1b 	call	0x365e	; 0x365e <closeSPI>
	i2c_close();
    3ac6:	0e 94 76 1b 	call	0x36ec	; 0x36ec <i2c_close>

	// set port pins
	initPortsIO();
    3aca:	0e 94 79 12 	call	0x24f2	; 0x24f2 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3ace:	83 b7       	in	r24, 0x33	; 51
    3ad0:	8f 60       	ori	r24, 0x0F	; 15
    3ad2:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3ad4:	81 e0       	ldi	r24, 0x01	; 1
    3ad6:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3ada:	80 91 b0 00 	lds	r24, 0x00B0
    3ade:	8d 7f       	andi	r24, 0xFD	; 253
    3ae0:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3ae4:	80 91 b1 00 	lds	r24, 0x00B1
    3ae8:	87 60       	ori	r24, 0x07	; 7
    3aea:	80 93 b1 00 	sts	0x00B1, r24
    3aee:	02 c0       	rjmp	.+4      	; 0x3af4 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3af0:	88 95       	sleep
		pause--;
    3af2:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3af4:	20 97       	sbiw	r28, 0x00	; 0
    3af6:	e1 f7       	brne	.-8      	; 0x3af0 <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3af8:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3afa:	80 91 b1 00 	lds	r24, 0x00B1
    3afe:	88 7f       	andi	r24, 0xF8	; 248
    3b00:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3b04:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3b08:	80 91 b0 00 	lds	r24, 0x00B0
    3b0c:	82 60       	ori	r24, 0x02	; 2
    3b0e:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3b12:	8f ef       	ldi	r24, 0xFF	; 255
    3b14:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3b18:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3b1c:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3b20:	10 92 f4 03 	sts	0x03F4, r1
    3b24:	10 92 f3 03 	sts	0x03F3, r1
	pwm_left = 0;
    3b28:	10 92 f6 03 	sts	0x03F6, r1
    3b2c:	10 92 f5 03 	sts	0x03F5, r1
	initPeripherals();
    3b30:	0e 94 d7 1c 	call	0x39ae	; 0x39ae <initPeripherals>

}
    3b34:	df 91       	pop	r29
    3b36:	cf 91       	pop	r28
    3b38:	08 95       	ret

00003b3a <gridEdgeDetected>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > CLIFF_THR || proximityResult[10] > CLIFF_THR) {
    3b3a:	80 91 71 03 	lds	r24, 0x0371
    3b3e:	90 91 72 03 	lds	r25, 0x0372
    3b42:	85 5a       	subi	r24, 0xA5	; 165
    3b44:	91 40       	sbci	r25, 0x01	; 1
    3b46:	44 f4       	brge	.+16     	; 0x3b58 <gridEdgeDetected+0x1e>
    3b48:	20 e0       	ldi	r18, 0x00	; 0
    3b4a:	80 91 73 03 	lds	r24, 0x0373
    3b4e:	90 91 74 03 	lds	r25, 0x0374
    3b52:	85 5a       	subi	r24, 0xA5	; 165
    3b54:	91 40       	sbci	r25, 0x01	; 1
    3b56:	0c f0       	brlt	.+2      	; 0x3b5a <gridEdgeDetected+0x20>
    3b58:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    3b5a:	82 2f       	mov	r24, r18
    3b5c:	08 95       	ret

00003b5e <moveForwardOne>:


/*move forwared 1 grid step
*/
void moveForwardOne(){
    3b5e:	cf 93       	push	r28
    3b60:	df 93       	push	r29
    3b62:	c0 e0       	ldi	r28, 0x00	; 0
    3b64:	d0 e0       	ldi	r29, 0x00	; 0

//	while(gridEdgeDetected()) {
	for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
			setLeftSpeed(15);
    3b66:	8f e0       	ldi	r24, 0x0F	; 15
    3b68:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <setLeftSpeed>
			setRightSpeed(15);
    3b6c:	8f e0       	ldi	r24, 0x0F	; 15
    3b6e:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <setRightSpeed>
			handleMotorsWithSpeedController();
    3b72:	0e 94 64 11 	call	0x22c8	; 0x22c8 <handleMotorsWithSpeedController>
/*move forwared 1 grid step
*/
void moveForwardOne(){

//	while(gridEdgeDetected()) {
	for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
    3b76:	21 96       	adiw	r28, 0x01	; 1
    3b78:	80 e8       	ldi	r24, 0x80	; 128
    3b7a:	c8 3e       	cpi	r28, 0xE8	; 232
    3b7c:	d8 07       	cpc	r29, r24
    3b7e:	99 f7       	brne	.-26     	; 0x3b66 <moveForwardOne+0x8>
			handleMotorsWithSpeedController();
	}

//	stopWait(1);
	
}
    3b80:	df 91       	pop	r29
    3b82:	cf 91       	pop	r28
    3b84:	08 95       	ret

00003b86 <moveForward>:
}


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
    3b86:	0f 93       	push	r16
    3b88:	1f 93       	push	r17
    3b8a:	cf 93       	push	r28
    3b8c:	df 93       	push	r29
    3b8e:	8c 01       	movw	r16, r24
    3b90:	c0 e0       	ldi	r28, 0x00	; 0
    3b92:	d0 e0       	ldi	r29, 0x00	; 0
    3b94:	03 c0       	rjmp	.+6      	; 0x3b9c <moveForward+0x16>
	for (int gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter ++) {
		moveForwardOne();
    3b96:	0e 94 af 1d 	call	0x3b5e	; 0x3b5e <moveForwardOne>


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
	for (int gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter ++) {
    3b9a:	21 96       	adiw	r28, 0x01	; 1
    3b9c:	c0 17       	cp	r28, r16
    3b9e:	d1 07       	cpc	r29, r17
    3ba0:	d4 f3       	brlt	.-12     	; 0x3b96 <moveForward+0x10>
		moveForwardOne();
	}
}
    3ba2:	df 91       	pop	r29
    3ba4:	cf 91       	pop	r28
    3ba6:	1f 91       	pop	r17
    3ba8:	0f 91       	pop	r16
    3baa:	08 95       	ret

00003bac <stopWait>:


/*stop where robot is and set motor speed to 0, wait if stop = 1
*/
void stopWait(char stop) {
	if(stop) {
    3bac:	88 23       	and	r24, r24
    3bae:	41 f0       	breq	.+16     	; 0x3bc0 <stopWait+0x14>
			setLeftSpeed(0);
    3bb0:	80 e0       	ldi	r24, 0x00	; 0
    3bb2:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <setLeftSpeed>
			setRightSpeed(0);
    3bb6:	80 e0       	ldi	r24, 0x00	; 0
    3bb8:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <setRightSpeed>
			handleMotorsWithSpeedController();
    3bbc:	0e 94 64 11 	call	0x22c8	; 0x22c8 <handleMotorsWithSpeedController>
    3bc0:	08 95       	ret

00003bc2 <turn180>:
}

/*
turn 180 degrees and face the direction it came from
*/
void turn180() {
    3bc2:	cf 93       	push	r28
    3bc4:	df 93       	push	r29
    3bc6:	c0 e0       	ldi	r28, 0x00	; 0
    3bc8:	d0 e0       	ldi	r29, 0x00	; 0
		//stopWait(0); //run
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter < (turn90count*2); turnCounter ++ ){
			setLeftSpeed(10);
    3bca:	8a e0       	ldi	r24, 0x0A	; 10
    3bcc:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <setLeftSpeed>
			setRightSpeed(-10);
    3bd0:	86 ef       	ldi	r24, 0xF6	; 246
    3bd2:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3bd6:	0e 94 64 11 	call	0x22c8	; 0x22c8 <handleMotorsWithSpeedController>
*/
void turn180() {
		//stopWait(0); //run
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter < (turn90count*2); turnCounter ++ ){
    3bda:	21 96       	adiw	r28, 0x01	; 1
    3bdc:	86 ed       	ldi	r24, 0xD6	; 214
    3bde:	c8 3d       	cpi	r28, 0xD8	; 216
    3be0:	d8 07       	cpc	r29, r24
    3be2:	99 f7       	brne	.-26     	; 0x3bca <turn180+0x8>
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}
		

}
    3be4:	df 91       	pop	r29
    3be6:	cf 91       	pop	r28
    3be8:	08 95       	ret

00003bea <turnRight>:

}

/*turns 90 degrees to the right
*/
void turnRight() {
    3bea:	cf 93       	push	r28
    3bec:	df 93       	push	r29
    3bee:	c0 e0       	ldi	r28, 0x00	; 0
    3bf0:	d0 e0       	ldi	r29, 0x00	; 0

		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(10);
    3bf2:	8a e0       	ldi	r24, 0x0A	; 10
    3bf4:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <setLeftSpeed>
			setRightSpeed(-10);
    3bf8:	86 ef       	ldi	r24, 0xF6	; 246
    3bfa:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3bfe:	0e 94 64 11 	call	0x22c8	; 0x22c8 <handleMotorsWithSpeedController>
/*turns 90 degrees to the right
*/
void turnRight() {

		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    3c02:	21 96       	adiw	r28, 0x01	; 1
    3c04:	8b e6       	ldi	r24, 0x6B	; 107
    3c06:	cc 36       	cpi	r28, 0x6C	; 108
    3c08:	d8 07       	cpc	r29, r24
    3c0a:	99 f7       	brne	.-26     	; 0x3bf2 <turnRight+0x8>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}

}
    3c0c:	df 91       	pop	r29
    3c0e:	cf 91       	pop	r28
    3c10:	08 95       	ret

00003c12 <turnLeft>:
static uint16_t gridMoveCount = 33000; 


/*turns 90 degrees to the left
*/
void turnLeft() {
    3c12:	cf 93       	push	r28
    3c14:	df 93       	push	r29
    3c16:	c0 e0       	ldi	r28, 0x00	; 0
    3c18:	d0 e0       	ldi	r29, 0x00	; 0
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(-10);
    3c1a:	86 ef       	ldi	r24, 0xF6	; 246
    3c1c:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <setLeftSpeed>
			setRightSpeed(10);
    3c20:	8a e0       	ldi	r24, 0x0A	; 10
    3c22:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3c26:	0e 94 64 11 	call	0x22c8	; 0x22c8 <handleMotorsWithSpeedController>
/*turns 90 degrees to the left
*/
void turnLeft() {
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    3c2a:	21 96       	adiw	r28, 0x01	; 1
    3c2c:	8b e6       	ldi	r24, 0x6B	; 107
    3c2e:	cc 36       	cpi	r28, 0x6C	; 108
    3c30:	d8 07       	cpc	r29, r24
    3c32:	99 f7       	brne	.-26     	; 0x3c1a <turnLeft+0x8>
			setLeftSpeed(-10);
			setRightSpeed(10);
			handleMotorsWithSpeedController();  
		}

}
    3c34:	df 91       	pop	r29
    3c36:	cf 91       	pop	r28
    3c38:	08 95       	ret

00003c3a <__mulsf3>:
    3c3a:	a0 e2       	ldi	r26, 0x20	; 32
    3c3c:	b0 e0       	ldi	r27, 0x00	; 0
    3c3e:	e3 e2       	ldi	r30, 0x23	; 35
    3c40:	fe e1       	ldi	r31, 0x1E	; 30
    3c42:	0c 94 ab 21 	jmp	0x4356	; 0x4356 <__prologue_saves__>
    3c46:	69 83       	std	Y+1, r22	; 0x01
    3c48:	7a 83       	std	Y+2, r23	; 0x02
    3c4a:	8b 83       	std	Y+3, r24	; 0x03
    3c4c:	9c 83       	std	Y+4, r25	; 0x04
    3c4e:	2d 83       	std	Y+5, r18	; 0x05
    3c50:	3e 83       	std	Y+6, r19	; 0x06
    3c52:	4f 83       	std	Y+7, r20	; 0x07
    3c54:	58 87       	std	Y+8, r21	; 0x08
    3c56:	ce 01       	movw	r24, r28
    3c58:	01 96       	adiw	r24, 0x01	; 1
    3c5a:	be 01       	movw	r22, r28
    3c5c:	67 5f       	subi	r22, 0xF7	; 247
    3c5e:	7f 4f       	sbci	r23, 0xFF	; 255
    3c60:	0e 94 ed 20 	call	0x41da	; 0x41da <__unpack_f>
    3c64:	ce 01       	movw	r24, r28
    3c66:	05 96       	adiw	r24, 0x05	; 5
    3c68:	be 01       	movw	r22, r28
    3c6a:	6f 5e       	subi	r22, 0xEF	; 239
    3c6c:	7f 4f       	sbci	r23, 0xFF	; 255
    3c6e:	0e 94 ed 20 	call	0x41da	; 0x41da <__unpack_f>
    3c72:	99 85       	ldd	r25, Y+9	; 0x09
    3c74:	92 30       	cpi	r25, 0x02	; 2
    3c76:	88 f0       	brcs	.+34     	; 0x3c9a <__mulsf3+0x60>
    3c78:	89 89       	ldd	r24, Y+17	; 0x11
    3c7a:	82 30       	cpi	r24, 0x02	; 2
    3c7c:	c8 f0       	brcs	.+50     	; 0x3cb0 <__mulsf3+0x76>
    3c7e:	94 30       	cpi	r25, 0x04	; 4
    3c80:	19 f4       	brne	.+6      	; 0x3c88 <__mulsf3+0x4e>
    3c82:	82 30       	cpi	r24, 0x02	; 2
    3c84:	51 f4       	brne	.+20     	; 0x3c9a <__mulsf3+0x60>
    3c86:	04 c0       	rjmp	.+8      	; 0x3c90 <__mulsf3+0x56>
    3c88:	84 30       	cpi	r24, 0x04	; 4
    3c8a:	29 f4       	brne	.+10     	; 0x3c96 <__mulsf3+0x5c>
    3c8c:	92 30       	cpi	r25, 0x02	; 2
    3c8e:	81 f4       	brne	.+32     	; 0x3cb0 <__mulsf3+0x76>
    3c90:	87 e1       	ldi	r24, 0x17	; 23
    3c92:	92 e0       	ldi	r25, 0x02	; 2
    3c94:	c6 c0       	rjmp	.+396    	; 0x3e22 <__mulsf3+0x1e8>
    3c96:	92 30       	cpi	r25, 0x02	; 2
    3c98:	49 f4       	brne	.+18     	; 0x3cac <__mulsf3+0x72>
    3c9a:	20 e0       	ldi	r18, 0x00	; 0
    3c9c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c9e:	8a 89       	ldd	r24, Y+18	; 0x12
    3ca0:	98 13       	cpse	r25, r24
    3ca2:	21 e0       	ldi	r18, 0x01	; 1
    3ca4:	2a 87       	std	Y+10, r18	; 0x0a
    3ca6:	ce 01       	movw	r24, r28
    3ca8:	09 96       	adiw	r24, 0x09	; 9
    3caa:	bb c0       	rjmp	.+374    	; 0x3e22 <__mulsf3+0x1e8>
    3cac:	82 30       	cpi	r24, 0x02	; 2
    3cae:	49 f4       	brne	.+18     	; 0x3cc2 <__mulsf3+0x88>
    3cb0:	20 e0       	ldi	r18, 0x00	; 0
    3cb2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cb4:	8a 89       	ldd	r24, Y+18	; 0x12
    3cb6:	98 13       	cpse	r25, r24
    3cb8:	21 e0       	ldi	r18, 0x01	; 1
    3cba:	2a 8b       	std	Y+18, r18	; 0x12
    3cbc:	ce 01       	movw	r24, r28
    3cbe:	41 96       	adiw	r24, 0x11	; 17
    3cc0:	b0 c0       	rjmp	.+352    	; 0x3e22 <__mulsf3+0x1e8>
    3cc2:	2d 84       	ldd	r2, Y+13	; 0x0d
    3cc4:	3e 84       	ldd	r3, Y+14	; 0x0e
    3cc6:	4f 84       	ldd	r4, Y+15	; 0x0f
    3cc8:	58 88       	ldd	r5, Y+16	; 0x10
    3cca:	6d 88       	ldd	r6, Y+21	; 0x15
    3ccc:	7e 88       	ldd	r7, Y+22	; 0x16
    3cce:	8f 88       	ldd	r8, Y+23	; 0x17
    3cd0:	98 8c       	ldd	r9, Y+24	; 0x18
    3cd2:	ee 24       	eor	r14, r14
    3cd4:	ff 24       	eor	r15, r15
    3cd6:	87 01       	movw	r16, r14
    3cd8:	aa 24       	eor	r10, r10
    3cda:	bb 24       	eor	r11, r11
    3cdc:	65 01       	movw	r12, r10
    3cde:	40 e0       	ldi	r20, 0x00	; 0
    3ce0:	50 e0       	ldi	r21, 0x00	; 0
    3ce2:	60 e0       	ldi	r22, 0x00	; 0
    3ce4:	70 e0       	ldi	r23, 0x00	; 0
    3ce6:	e0 e0       	ldi	r30, 0x00	; 0
    3ce8:	f0 e0       	ldi	r31, 0x00	; 0
    3cea:	c1 01       	movw	r24, r2
    3cec:	81 70       	andi	r24, 0x01	; 1
    3cee:	90 70       	andi	r25, 0x00	; 0
    3cf0:	89 2b       	or	r24, r25
    3cf2:	e9 f0       	breq	.+58     	; 0x3d2e <__mulsf3+0xf4>
    3cf4:	e6 0c       	add	r14, r6
    3cf6:	f7 1c       	adc	r15, r7
    3cf8:	08 1d       	adc	r16, r8
    3cfa:	19 1d       	adc	r17, r9
    3cfc:	9a 01       	movw	r18, r20
    3cfe:	ab 01       	movw	r20, r22
    3d00:	2a 0d       	add	r18, r10
    3d02:	3b 1d       	adc	r19, r11
    3d04:	4c 1d       	adc	r20, r12
    3d06:	5d 1d       	adc	r21, r13
    3d08:	80 e0       	ldi	r24, 0x00	; 0
    3d0a:	90 e0       	ldi	r25, 0x00	; 0
    3d0c:	a0 e0       	ldi	r26, 0x00	; 0
    3d0e:	b0 e0       	ldi	r27, 0x00	; 0
    3d10:	e6 14       	cp	r14, r6
    3d12:	f7 04       	cpc	r15, r7
    3d14:	08 05       	cpc	r16, r8
    3d16:	19 05       	cpc	r17, r9
    3d18:	20 f4       	brcc	.+8      	; 0x3d22 <__mulsf3+0xe8>
    3d1a:	81 e0       	ldi	r24, 0x01	; 1
    3d1c:	90 e0       	ldi	r25, 0x00	; 0
    3d1e:	a0 e0       	ldi	r26, 0x00	; 0
    3d20:	b0 e0       	ldi	r27, 0x00	; 0
    3d22:	ba 01       	movw	r22, r20
    3d24:	a9 01       	movw	r20, r18
    3d26:	48 0f       	add	r20, r24
    3d28:	59 1f       	adc	r21, r25
    3d2a:	6a 1f       	adc	r22, r26
    3d2c:	7b 1f       	adc	r23, r27
    3d2e:	aa 0c       	add	r10, r10
    3d30:	bb 1c       	adc	r11, r11
    3d32:	cc 1c       	adc	r12, r12
    3d34:	dd 1c       	adc	r13, r13
    3d36:	97 fe       	sbrs	r9, 7
    3d38:	08 c0       	rjmp	.+16     	; 0x3d4a <__mulsf3+0x110>
    3d3a:	81 e0       	ldi	r24, 0x01	; 1
    3d3c:	90 e0       	ldi	r25, 0x00	; 0
    3d3e:	a0 e0       	ldi	r26, 0x00	; 0
    3d40:	b0 e0       	ldi	r27, 0x00	; 0
    3d42:	a8 2a       	or	r10, r24
    3d44:	b9 2a       	or	r11, r25
    3d46:	ca 2a       	or	r12, r26
    3d48:	db 2a       	or	r13, r27
    3d4a:	31 96       	adiw	r30, 0x01	; 1
    3d4c:	e0 32       	cpi	r30, 0x20	; 32
    3d4e:	f1 05       	cpc	r31, r1
    3d50:	49 f0       	breq	.+18     	; 0x3d64 <__mulsf3+0x12a>
    3d52:	66 0c       	add	r6, r6
    3d54:	77 1c       	adc	r7, r7
    3d56:	88 1c       	adc	r8, r8
    3d58:	99 1c       	adc	r9, r9
    3d5a:	56 94       	lsr	r5
    3d5c:	47 94       	ror	r4
    3d5e:	37 94       	ror	r3
    3d60:	27 94       	ror	r2
    3d62:	c3 cf       	rjmp	.-122    	; 0x3cea <__mulsf3+0xb0>
    3d64:	fa 85       	ldd	r31, Y+10	; 0x0a
    3d66:	ea 89       	ldd	r30, Y+18	; 0x12
    3d68:	2b 89       	ldd	r18, Y+19	; 0x13
    3d6a:	3c 89       	ldd	r19, Y+20	; 0x14
    3d6c:	8b 85       	ldd	r24, Y+11	; 0x0b
    3d6e:	9c 85       	ldd	r25, Y+12	; 0x0c
    3d70:	28 0f       	add	r18, r24
    3d72:	39 1f       	adc	r19, r25
    3d74:	2e 5f       	subi	r18, 0xFE	; 254
    3d76:	3f 4f       	sbci	r19, 0xFF	; 255
    3d78:	17 c0       	rjmp	.+46     	; 0x3da8 <__mulsf3+0x16e>
    3d7a:	ca 01       	movw	r24, r20
    3d7c:	81 70       	andi	r24, 0x01	; 1
    3d7e:	90 70       	andi	r25, 0x00	; 0
    3d80:	89 2b       	or	r24, r25
    3d82:	61 f0       	breq	.+24     	; 0x3d9c <__mulsf3+0x162>
    3d84:	16 95       	lsr	r17
    3d86:	07 95       	ror	r16
    3d88:	f7 94       	ror	r15
    3d8a:	e7 94       	ror	r14
    3d8c:	80 e0       	ldi	r24, 0x00	; 0
    3d8e:	90 e0       	ldi	r25, 0x00	; 0
    3d90:	a0 e0       	ldi	r26, 0x00	; 0
    3d92:	b0 e8       	ldi	r27, 0x80	; 128
    3d94:	e8 2a       	or	r14, r24
    3d96:	f9 2a       	or	r15, r25
    3d98:	0a 2b       	or	r16, r26
    3d9a:	1b 2b       	or	r17, r27
    3d9c:	76 95       	lsr	r23
    3d9e:	67 95       	ror	r22
    3da0:	57 95       	ror	r21
    3da2:	47 95       	ror	r20
    3da4:	2f 5f       	subi	r18, 0xFF	; 255
    3da6:	3f 4f       	sbci	r19, 0xFF	; 255
    3da8:	77 fd       	sbrc	r23, 7
    3daa:	e7 cf       	rjmp	.-50     	; 0x3d7a <__mulsf3+0x140>
    3dac:	0c c0       	rjmp	.+24     	; 0x3dc6 <__mulsf3+0x18c>
    3dae:	44 0f       	add	r20, r20
    3db0:	55 1f       	adc	r21, r21
    3db2:	66 1f       	adc	r22, r22
    3db4:	77 1f       	adc	r23, r23
    3db6:	17 fd       	sbrc	r17, 7
    3db8:	41 60       	ori	r20, 0x01	; 1
    3dba:	ee 0c       	add	r14, r14
    3dbc:	ff 1c       	adc	r15, r15
    3dbe:	00 1f       	adc	r16, r16
    3dc0:	11 1f       	adc	r17, r17
    3dc2:	21 50       	subi	r18, 0x01	; 1
    3dc4:	30 40       	sbci	r19, 0x00	; 0
    3dc6:	40 30       	cpi	r20, 0x00	; 0
    3dc8:	90 e0       	ldi	r25, 0x00	; 0
    3dca:	59 07       	cpc	r21, r25
    3dcc:	90 e0       	ldi	r25, 0x00	; 0
    3dce:	69 07       	cpc	r22, r25
    3dd0:	90 e4       	ldi	r25, 0x40	; 64
    3dd2:	79 07       	cpc	r23, r25
    3dd4:	60 f3       	brcs	.-40     	; 0x3dae <__mulsf3+0x174>
    3dd6:	2b 8f       	std	Y+27, r18	; 0x1b
    3dd8:	3c 8f       	std	Y+28, r19	; 0x1c
    3dda:	db 01       	movw	r26, r22
    3ddc:	ca 01       	movw	r24, r20
    3dde:	8f 77       	andi	r24, 0x7F	; 127
    3de0:	90 70       	andi	r25, 0x00	; 0
    3de2:	a0 70       	andi	r26, 0x00	; 0
    3de4:	b0 70       	andi	r27, 0x00	; 0
    3de6:	80 34       	cpi	r24, 0x40	; 64
    3de8:	91 05       	cpc	r25, r1
    3dea:	a1 05       	cpc	r26, r1
    3dec:	b1 05       	cpc	r27, r1
    3dee:	61 f4       	brne	.+24     	; 0x3e08 <__mulsf3+0x1ce>
    3df0:	47 fd       	sbrc	r20, 7
    3df2:	0a c0       	rjmp	.+20     	; 0x3e08 <__mulsf3+0x1ce>
    3df4:	e1 14       	cp	r14, r1
    3df6:	f1 04       	cpc	r15, r1
    3df8:	01 05       	cpc	r16, r1
    3dfa:	11 05       	cpc	r17, r1
    3dfc:	29 f0       	breq	.+10     	; 0x3e08 <__mulsf3+0x1ce>
    3dfe:	40 5c       	subi	r20, 0xC0	; 192
    3e00:	5f 4f       	sbci	r21, 0xFF	; 255
    3e02:	6f 4f       	sbci	r22, 0xFF	; 255
    3e04:	7f 4f       	sbci	r23, 0xFF	; 255
    3e06:	40 78       	andi	r20, 0x80	; 128
    3e08:	1a 8e       	std	Y+26, r1	; 0x1a
    3e0a:	fe 17       	cp	r31, r30
    3e0c:	11 f0       	breq	.+4      	; 0x3e12 <__mulsf3+0x1d8>
    3e0e:	81 e0       	ldi	r24, 0x01	; 1
    3e10:	8a 8f       	std	Y+26, r24	; 0x1a
    3e12:	4d 8f       	std	Y+29, r20	; 0x1d
    3e14:	5e 8f       	std	Y+30, r21	; 0x1e
    3e16:	6f 8f       	std	Y+31, r22	; 0x1f
    3e18:	78 a3       	std	Y+32, r23	; 0x20
    3e1a:	83 e0       	ldi	r24, 0x03	; 3
    3e1c:	89 8f       	std	Y+25, r24	; 0x19
    3e1e:	ce 01       	movw	r24, r28
    3e20:	49 96       	adiw	r24, 0x19	; 25
    3e22:	0e 94 18 20 	call	0x4030	; 0x4030 <__pack_f>
    3e26:	a0 96       	adiw	r28, 0x20	; 32
    3e28:	e2 e1       	ldi	r30, 0x12	; 18
    3e2a:	0c 94 c7 21 	jmp	0x438e	; 0x438e <__epilogue_restores__>

00003e2e <__floatsisf>:
    3e2e:	a8 e0       	ldi	r26, 0x08	; 8
    3e30:	b0 e0       	ldi	r27, 0x00	; 0
    3e32:	ed e1       	ldi	r30, 0x1D	; 29
    3e34:	ff e1       	ldi	r31, 0x1F	; 31
    3e36:	0c 94 b4 21 	jmp	0x4368	; 0x4368 <__prologue_saves__+0x12>
    3e3a:	9b 01       	movw	r18, r22
    3e3c:	ac 01       	movw	r20, r24
    3e3e:	83 e0       	ldi	r24, 0x03	; 3
    3e40:	89 83       	std	Y+1, r24	; 0x01
    3e42:	da 01       	movw	r26, r20
    3e44:	c9 01       	movw	r24, r18
    3e46:	88 27       	eor	r24, r24
    3e48:	b7 fd       	sbrc	r27, 7
    3e4a:	83 95       	inc	r24
    3e4c:	99 27       	eor	r25, r25
    3e4e:	aa 27       	eor	r26, r26
    3e50:	bb 27       	eor	r27, r27
    3e52:	b8 2e       	mov	r11, r24
    3e54:	21 15       	cp	r18, r1
    3e56:	31 05       	cpc	r19, r1
    3e58:	41 05       	cpc	r20, r1
    3e5a:	51 05       	cpc	r21, r1
    3e5c:	19 f4       	brne	.+6      	; 0x3e64 <__floatsisf+0x36>
    3e5e:	82 e0       	ldi	r24, 0x02	; 2
    3e60:	89 83       	std	Y+1, r24	; 0x01
    3e62:	3a c0       	rjmp	.+116    	; 0x3ed8 <__floatsisf+0xaa>
    3e64:	88 23       	and	r24, r24
    3e66:	a9 f0       	breq	.+42     	; 0x3e92 <__floatsisf+0x64>
    3e68:	20 30       	cpi	r18, 0x00	; 0
    3e6a:	80 e0       	ldi	r24, 0x00	; 0
    3e6c:	38 07       	cpc	r19, r24
    3e6e:	80 e0       	ldi	r24, 0x00	; 0
    3e70:	48 07       	cpc	r20, r24
    3e72:	80 e8       	ldi	r24, 0x80	; 128
    3e74:	58 07       	cpc	r21, r24
    3e76:	29 f4       	brne	.+10     	; 0x3e82 <__floatsisf+0x54>
    3e78:	60 e0       	ldi	r22, 0x00	; 0
    3e7a:	70 e0       	ldi	r23, 0x00	; 0
    3e7c:	80 e0       	ldi	r24, 0x00	; 0
    3e7e:	9f ec       	ldi	r25, 0xCF	; 207
    3e80:	30 c0       	rjmp	.+96     	; 0x3ee2 <__floatsisf+0xb4>
    3e82:	ee 24       	eor	r14, r14
    3e84:	ff 24       	eor	r15, r15
    3e86:	87 01       	movw	r16, r14
    3e88:	e2 1a       	sub	r14, r18
    3e8a:	f3 0a       	sbc	r15, r19
    3e8c:	04 0b       	sbc	r16, r20
    3e8e:	15 0b       	sbc	r17, r21
    3e90:	02 c0       	rjmp	.+4      	; 0x3e96 <__floatsisf+0x68>
    3e92:	79 01       	movw	r14, r18
    3e94:	8a 01       	movw	r16, r20
    3e96:	8e e1       	ldi	r24, 0x1E	; 30
    3e98:	c8 2e       	mov	r12, r24
    3e9a:	d1 2c       	mov	r13, r1
    3e9c:	dc 82       	std	Y+4, r13	; 0x04
    3e9e:	cb 82       	std	Y+3, r12	; 0x03
    3ea0:	ed 82       	std	Y+5, r14	; 0x05
    3ea2:	fe 82       	std	Y+6, r15	; 0x06
    3ea4:	0f 83       	std	Y+7, r16	; 0x07
    3ea6:	18 87       	std	Y+8, r17	; 0x08
    3ea8:	c8 01       	movw	r24, r16
    3eaa:	b7 01       	movw	r22, r14
    3eac:	0e 94 c9 1f 	call	0x3f92	; 0x3f92 <__clzsi2>
    3eb0:	01 97       	sbiw	r24, 0x01	; 1
    3eb2:	18 16       	cp	r1, r24
    3eb4:	19 06       	cpc	r1, r25
    3eb6:	84 f4       	brge	.+32     	; 0x3ed8 <__floatsisf+0xaa>
    3eb8:	08 2e       	mov	r0, r24
    3eba:	04 c0       	rjmp	.+8      	; 0x3ec4 <__floatsisf+0x96>
    3ebc:	ee 0c       	add	r14, r14
    3ebe:	ff 1c       	adc	r15, r15
    3ec0:	00 1f       	adc	r16, r16
    3ec2:	11 1f       	adc	r17, r17
    3ec4:	0a 94       	dec	r0
    3ec6:	d2 f7       	brpl	.-12     	; 0x3ebc <__floatsisf+0x8e>
    3ec8:	ed 82       	std	Y+5, r14	; 0x05
    3eca:	fe 82       	std	Y+6, r15	; 0x06
    3ecc:	0f 83       	std	Y+7, r16	; 0x07
    3ece:	18 87       	std	Y+8, r17	; 0x08
    3ed0:	c8 1a       	sub	r12, r24
    3ed2:	d9 0a       	sbc	r13, r25
    3ed4:	dc 82       	std	Y+4, r13	; 0x04
    3ed6:	cb 82       	std	Y+3, r12	; 0x03
    3ed8:	ba 82       	std	Y+2, r11	; 0x02
    3eda:	ce 01       	movw	r24, r28
    3edc:	01 96       	adiw	r24, 0x01	; 1
    3ede:	0e 94 18 20 	call	0x4030	; 0x4030 <__pack_f>
    3ee2:	28 96       	adiw	r28, 0x08	; 8
    3ee4:	e9 e0       	ldi	r30, 0x09	; 9
    3ee6:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__epilogue_restores__+0x12>

00003eea <__fixsfsi>:
    3eea:	ac e0       	ldi	r26, 0x0C	; 12
    3eec:	b0 e0       	ldi	r27, 0x00	; 0
    3eee:	eb e7       	ldi	r30, 0x7B	; 123
    3ef0:	ff e1       	ldi	r31, 0x1F	; 31
    3ef2:	0c 94 bb 21 	jmp	0x4376	; 0x4376 <__prologue_saves__+0x20>
    3ef6:	69 83       	std	Y+1, r22	; 0x01
    3ef8:	7a 83       	std	Y+2, r23	; 0x02
    3efa:	8b 83       	std	Y+3, r24	; 0x03
    3efc:	9c 83       	std	Y+4, r25	; 0x04
    3efe:	ce 01       	movw	r24, r28
    3f00:	01 96       	adiw	r24, 0x01	; 1
    3f02:	be 01       	movw	r22, r28
    3f04:	6b 5f       	subi	r22, 0xFB	; 251
    3f06:	7f 4f       	sbci	r23, 0xFF	; 255
    3f08:	0e 94 ed 20 	call	0x41da	; 0x41da <__unpack_f>
    3f0c:	8d 81       	ldd	r24, Y+5	; 0x05
    3f0e:	82 30       	cpi	r24, 0x02	; 2
    3f10:	61 f1       	breq	.+88     	; 0x3f6a <__fixsfsi+0x80>
    3f12:	82 30       	cpi	r24, 0x02	; 2
    3f14:	50 f1       	brcs	.+84     	; 0x3f6a <__fixsfsi+0x80>
    3f16:	84 30       	cpi	r24, 0x04	; 4
    3f18:	21 f4       	brne	.+8      	; 0x3f22 <__fixsfsi+0x38>
    3f1a:	8e 81       	ldd	r24, Y+6	; 0x06
    3f1c:	88 23       	and	r24, r24
    3f1e:	51 f1       	breq	.+84     	; 0x3f74 <__fixsfsi+0x8a>
    3f20:	2e c0       	rjmp	.+92     	; 0x3f7e <__fixsfsi+0x94>
    3f22:	2f 81       	ldd	r18, Y+7	; 0x07
    3f24:	38 85       	ldd	r19, Y+8	; 0x08
    3f26:	37 fd       	sbrc	r19, 7
    3f28:	20 c0       	rjmp	.+64     	; 0x3f6a <__fixsfsi+0x80>
    3f2a:	6e 81       	ldd	r22, Y+6	; 0x06
    3f2c:	2f 31       	cpi	r18, 0x1F	; 31
    3f2e:	31 05       	cpc	r19, r1
    3f30:	1c f0       	brlt	.+6      	; 0x3f38 <__fixsfsi+0x4e>
    3f32:	66 23       	and	r22, r22
    3f34:	f9 f0       	breq	.+62     	; 0x3f74 <__fixsfsi+0x8a>
    3f36:	23 c0       	rjmp	.+70     	; 0x3f7e <__fixsfsi+0x94>
    3f38:	8e e1       	ldi	r24, 0x1E	; 30
    3f3a:	90 e0       	ldi	r25, 0x00	; 0
    3f3c:	82 1b       	sub	r24, r18
    3f3e:	93 0b       	sbc	r25, r19
    3f40:	29 85       	ldd	r18, Y+9	; 0x09
    3f42:	3a 85       	ldd	r19, Y+10	; 0x0a
    3f44:	4b 85       	ldd	r20, Y+11	; 0x0b
    3f46:	5c 85       	ldd	r21, Y+12	; 0x0c
    3f48:	04 c0       	rjmp	.+8      	; 0x3f52 <__fixsfsi+0x68>
    3f4a:	56 95       	lsr	r21
    3f4c:	47 95       	ror	r20
    3f4e:	37 95       	ror	r19
    3f50:	27 95       	ror	r18
    3f52:	8a 95       	dec	r24
    3f54:	d2 f7       	brpl	.-12     	; 0x3f4a <__fixsfsi+0x60>
    3f56:	66 23       	and	r22, r22
    3f58:	b1 f0       	breq	.+44     	; 0x3f86 <__fixsfsi+0x9c>
    3f5a:	50 95       	com	r21
    3f5c:	40 95       	com	r20
    3f5e:	30 95       	com	r19
    3f60:	21 95       	neg	r18
    3f62:	3f 4f       	sbci	r19, 0xFF	; 255
    3f64:	4f 4f       	sbci	r20, 0xFF	; 255
    3f66:	5f 4f       	sbci	r21, 0xFF	; 255
    3f68:	0e c0       	rjmp	.+28     	; 0x3f86 <__fixsfsi+0x9c>
    3f6a:	20 e0       	ldi	r18, 0x00	; 0
    3f6c:	30 e0       	ldi	r19, 0x00	; 0
    3f6e:	40 e0       	ldi	r20, 0x00	; 0
    3f70:	50 e0       	ldi	r21, 0x00	; 0
    3f72:	09 c0       	rjmp	.+18     	; 0x3f86 <__fixsfsi+0x9c>
    3f74:	2f ef       	ldi	r18, 0xFF	; 255
    3f76:	3f ef       	ldi	r19, 0xFF	; 255
    3f78:	4f ef       	ldi	r20, 0xFF	; 255
    3f7a:	5f e7       	ldi	r21, 0x7F	; 127
    3f7c:	04 c0       	rjmp	.+8      	; 0x3f86 <__fixsfsi+0x9c>
    3f7e:	20 e0       	ldi	r18, 0x00	; 0
    3f80:	30 e0       	ldi	r19, 0x00	; 0
    3f82:	40 e0       	ldi	r20, 0x00	; 0
    3f84:	50 e8       	ldi	r21, 0x80	; 128
    3f86:	b9 01       	movw	r22, r18
    3f88:	ca 01       	movw	r24, r20
    3f8a:	2c 96       	adiw	r28, 0x0c	; 12
    3f8c:	e2 e0       	ldi	r30, 0x02	; 2
    3f8e:	0c 94 d7 21 	jmp	0x43ae	; 0x43ae <__epilogue_restores__+0x20>

00003f92 <__clzsi2>:
    3f92:	ef 92       	push	r14
    3f94:	ff 92       	push	r15
    3f96:	0f 93       	push	r16
    3f98:	1f 93       	push	r17
    3f9a:	7b 01       	movw	r14, r22
    3f9c:	8c 01       	movw	r16, r24
    3f9e:	80 e0       	ldi	r24, 0x00	; 0
    3fa0:	e8 16       	cp	r14, r24
    3fa2:	80 e0       	ldi	r24, 0x00	; 0
    3fa4:	f8 06       	cpc	r15, r24
    3fa6:	81 e0       	ldi	r24, 0x01	; 1
    3fa8:	08 07       	cpc	r16, r24
    3faa:	80 e0       	ldi	r24, 0x00	; 0
    3fac:	18 07       	cpc	r17, r24
    3fae:	88 f4       	brcc	.+34     	; 0x3fd2 <__clzsi2+0x40>
    3fb0:	8f ef       	ldi	r24, 0xFF	; 255
    3fb2:	e8 16       	cp	r14, r24
    3fb4:	f1 04       	cpc	r15, r1
    3fb6:	01 05       	cpc	r16, r1
    3fb8:	11 05       	cpc	r17, r1
    3fba:	31 f0       	breq	.+12     	; 0x3fc8 <__clzsi2+0x36>
    3fbc:	28 f0       	brcs	.+10     	; 0x3fc8 <__clzsi2+0x36>
    3fbe:	88 e0       	ldi	r24, 0x08	; 8
    3fc0:	90 e0       	ldi	r25, 0x00	; 0
    3fc2:	a0 e0       	ldi	r26, 0x00	; 0
    3fc4:	b0 e0       	ldi	r27, 0x00	; 0
    3fc6:	17 c0       	rjmp	.+46     	; 0x3ff6 <__clzsi2+0x64>
    3fc8:	80 e0       	ldi	r24, 0x00	; 0
    3fca:	90 e0       	ldi	r25, 0x00	; 0
    3fcc:	a0 e0       	ldi	r26, 0x00	; 0
    3fce:	b0 e0       	ldi	r27, 0x00	; 0
    3fd0:	12 c0       	rjmp	.+36     	; 0x3ff6 <__clzsi2+0x64>
    3fd2:	80 e0       	ldi	r24, 0x00	; 0
    3fd4:	e8 16       	cp	r14, r24
    3fd6:	80 e0       	ldi	r24, 0x00	; 0
    3fd8:	f8 06       	cpc	r15, r24
    3fda:	80 e0       	ldi	r24, 0x00	; 0
    3fdc:	08 07       	cpc	r16, r24
    3fde:	81 e0       	ldi	r24, 0x01	; 1
    3fe0:	18 07       	cpc	r17, r24
    3fe2:	28 f0       	brcs	.+10     	; 0x3fee <__clzsi2+0x5c>
    3fe4:	88 e1       	ldi	r24, 0x18	; 24
    3fe6:	90 e0       	ldi	r25, 0x00	; 0
    3fe8:	a0 e0       	ldi	r26, 0x00	; 0
    3fea:	b0 e0       	ldi	r27, 0x00	; 0
    3fec:	04 c0       	rjmp	.+8      	; 0x3ff6 <__clzsi2+0x64>
    3fee:	80 e1       	ldi	r24, 0x10	; 16
    3ff0:	90 e0       	ldi	r25, 0x00	; 0
    3ff2:	a0 e0       	ldi	r26, 0x00	; 0
    3ff4:	b0 e0       	ldi	r27, 0x00	; 0
    3ff6:	20 e2       	ldi	r18, 0x20	; 32
    3ff8:	30 e0       	ldi	r19, 0x00	; 0
    3ffa:	40 e0       	ldi	r20, 0x00	; 0
    3ffc:	50 e0       	ldi	r21, 0x00	; 0
    3ffe:	28 1b       	sub	r18, r24
    4000:	39 0b       	sbc	r19, r25
    4002:	4a 0b       	sbc	r20, r26
    4004:	5b 0b       	sbc	r21, r27
    4006:	04 c0       	rjmp	.+8      	; 0x4010 <__clzsi2+0x7e>
    4008:	16 95       	lsr	r17
    400a:	07 95       	ror	r16
    400c:	f7 94       	ror	r15
    400e:	e7 94       	ror	r14
    4010:	8a 95       	dec	r24
    4012:	d2 f7       	brpl	.-12     	; 0x4008 <__clzsi2+0x76>
    4014:	f7 01       	movw	r30, r14
    4016:	e1 5e       	subi	r30, 0xE1	; 225
    4018:	fd 4f       	sbci	r31, 0xFD	; 253
    401a:	80 81       	ld	r24, Z
    401c:	28 1b       	sub	r18, r24
    401e:	31 09       	sbc	r19, r1
    4020:	41 09       	sbc	r20, r1
    4022:	51 09       	sbc	r21, r1
    4024:	c9 01       	movw	r24, r18
    4026:	1f 91       	pop	r17
    4028:	0f 91       	pop	r16
    402a:	ff 90       	pop	r15
    402c:	ef 90       	pop	r14
    402e:	08 95       	ret

00004030 <__pack_f>:
    4030:	df 92       	push	r13
    4032:	ef 92       	push	r14
    4034:	ff 92       	push	r15
    4036:	0f 93       	push	r16
    4038:	1f 93       	push	r17
    403a:	fc 01       	movw	r30, r24
    403c:	e4 80       	ldd	r14, Z+4	; 0x04
    403e:	f5 80       	ldd	r15, Z+5	; 0x05
    4040:	06 81       	ldd	r16, Z+6	; 0x06
    4042:	17 81       	ldd	r17, Z+7	; 0x07
    4044:	d1 80       	ldd	r13, Z+1	; 0x01
    4046:	80 81       	ld	r24, Z
    4048:	82 30       	cpi	r24, 0x02	; 2
    404a:	48 f4       	brcc	.+18     	; 0x405e <__pack_f+0x2e>
    404c:	80 e0       	ldi	r24, 0x00	; 0
    404e:	90 e0       	ldi	r25, 0x00	; 0
    4050:	a0 e1       	ldi	r26, 0x10	; 16
    4052:	b0 e0       	ldi	r27, 0x00	; 0
    4054:	e8 2a       	or	r14, r24
    4056:	f9 2a       	or	r15, r25
    4058:	0a 2b       	or	r16, r26
    405a:	1b 2b       	or	r17, r27
    405c:	a5 c0       	rjmp	.+330    	; 0x41a8 <__pack_f+0x178>
    405e:	84 30       	cpi	r24, 0x04	; 4
    4060:	09 f4       	brne	.+2      	; 0x4064 <__pack_f+0x34>
    4062:	9f c0       	rjmp	.+318    	; 0x41a2 <__pack_f+0x172>
    4064:	82 30       	cpi	r24, 0x02	; 2
    4066:	21 f4       	brne	.+8      	; 0x4070 <__pack_f+0x40>
    4068:	ee 24       	eor	r14, r14
    406a:	ff 24       	eor	r15, r15
    406c:	87 01       	movw	r16, r14
    406e:	05 c0       	rjmp	.+10     	; 0x407a <__pack_f+0x4a>
    4070:	e1 14       	cp	r14, r1
    4072:	f1 04       	cpc	r15, r1
    4074:	01 05       	cpc	r16, r1
    4076:	11 05       	cpc	r17, r1
    4078:	19 f4       	brne	.+6      	; 0x4080 <__pack_f+0x50>
    407a:	e0 e0       	ldi	r30, 0x00	; 0
    407c:	f0 e0       	ldi	r31, 0x00	; 0
    407e:	96 c0       	rjmp	.+300    	; 0x41ac <__pack_f+0x17c>
    4080:	62 81       	ldd	r22, Z+2	; 0x02
    4082:	73 81       	ldd	r23, Z+3	; 0x03
    4084:	9f ef       	ldi	r25, 0xFF	; 255
    4086:	62 38       	cpi	r22, 0x82	; 130
    4088:	79 07       	cpc	r23, r25
    408a:	0c f0       	brlt	.+2      	; 0x408e <__pack_f+0x5e>
    408c:	5b c0       	rjmp	.+182    	; 0x4144 <__pack_f+0x114>
    408e:	22 e8       	ldi	r18, 0x82	; 130
    4090:	3f ef       	ldi	r19, 0xFF	; 255
    4092:	26 1b       	sub	r18, r22
    4094:	37 0b       	sbc	r19, r23
    4096:	2a 31       	cpi	r18, 0x1A	; 26
    4098:	31 05       	cpc	r19, r1
    409a:	2c f0       	brlt	.+10     	; 0x40a6 <__pack_f+0x76>
    409c:	20 e0       	ldi	r18, 0x00	; 0
    409e:	30 e0       	ldi	r19, 0x00	; 0
    40a0:	40 e0       	ldi	r20, 0x00	; 0
    40a2:	50 e0       	ldi	r21, 0x00	; 0
    40a4:	2a c0       	rjmp	.+84     	; 0x40fa <__pack_f+0xca>
    40a6:	b8 01       	movw	r22, r16
    40a8:	a7 01       	movw	r20, r14
    40aa:	02 2e       	mov	r0, r18
    40ac:	04 c0       	rjmp	.+8      	; 0x40b6 <__pack_f+0x86>
    40ae:	76 95       	lsr	r23
    40b0:	67 95       	ror	r22
    40b2:	57 95       	ror	r21
    40b4:	47 95       	ror	r20
    40b6:	0a 94       	dec	r0
    40b8:	d2 f7       	brpl	.-12     	; 0x40ae <__pack_f+0x7e>
    40ba:	81 e0       	ldi	r24, 0x01	; 1
    40bc:	90 e0       	ldi	r25, 0x00	; 0
    40be:	a0 e0       	ldi	r26, 0x00	; 0
    40c0:	b0 e0       	ldi	r27, 0x00	; 0
    40c2:	04 c0       	rjmp	.+8      	; 0x40cc <__pack_f+0x9c>
    40c4:	88 0f       	add	r24, r24
    40c6:	99 1f       	adc	r25, r25
    40c8:	aa 1f       	adc	r26, r26
    40ca:	bb 1f       	adc	r27, r27
    40cc:	2a 95       	dec	r18
    40ce:	d2 f7       	brpl	.-12     	; 0x40c4 <__pack_f+0x94>
    40d0:	01 97       	sbiw	r24, 0x01	; 1
    40d2:	a1 09       	sbc	r26, r1
    40d4:	b1 09       	sbc	r27, r1
    40d6:	8e 21       	and	r24, r14
    40d8:	9f 21       	and	r25, r15
    40da:	a0 23       	and	r26, r16
    40dc:	b1 23       	and	r27, r17
    40de:	00 97       	sbiw	r24, 0x00	; 0
    40e0:	a1 05       	cpc	r26, r1
    40e2:	b1 05       	cpc	r27, r1
    40e4:	21 f0       	breq	.+8      	; 0x40ee <__pack_f+0xbe>
    40e6:	81 e0       	ldi	r24, 0x01	; 1
    40e8:	90 e0       	ldi	r25, 0x00	; 0
    40ea:	a0 e0       	ldi	r26, 0x00	; 0
    40ec:	b0 e0       	ldi	r27, 0x00	; 0
    40ee:	9a 01       	movw	r18, r20
    40f0:	ab 01       	movw	r20, r22
    40f2:	28 2b       	or	r18, r24
    40f4:	39 2b       	or	r19, r25
    40f6:	4a 2b       	or	r20, r26
    40f8:	5b 2b       	or	r21, r27
    40fa:	da 01       	movw	r26, r20
    40fc:	c9 01       	movw	r24, r18
    40fe:	8f 77       	andi	r24, 0x7F	; 127
    4100:	90 70       	andi	r25, 0x00	; 0
    4102:	a0 70       	andi	r26, 0x00	; 0
    4104:	b0 70       	andi	r27, 0x00	; 0
    4106:	80 34       	cpi	r24, 0x40	; 64
    4108:	91 05       	cpc	r25, r1
    410a:	a1 05       	cpc	r26, r1
    410c:	b1 05       	cpc	r27, r1
    410e:	39 f4       	brne	.+14     	; 0x411e <__pack_f+0xee>
    4110:	27 ff       	sbrs	r18, 7
    4112:	09 c0       	rjmp	.+18     	; 0x4126 <__pack_f+0xf6>
    4114:	20 5c       	subi	r18, 0xC0	; 192
    4116:	3f 4f       	sbci	r19, 0xFF	; 255
    4118:	4f 4f       	sbci	r20, 0xFF	; 255
    411a:	5f 4f       	sbci	r21, 0xFF	; 255
    411c:	04 c0       	rjmp	.+8      	; 0x4126 <__pack_f+0xf6>
    411e:	21 5c       	subi	r18, 0xC1	; 193
    4120:	3f 4f       	sbci	r19, 0xFF	; 255
    4122:	4f 4f       	sbci	r20, 0xFF	; 255
    4124:	5f 4f       	sbci	r21, 0xFF	; 255
    4126:	e0 e0       	ldi	r30, 0x00	; 0
    4128:	f0 e0       	ldi	r31, 0x00	; 0
    412a:	20 30       	cpi	r18, 0x00	; 0
    412c:	a0 e0       	ldi	r26, 0x00	; 0
    412e:	3a 07       	cpc	r19, r26
    4130:	a0 e0       	ldi	r26, 0x00	; 0
    4132:	4a 07       	cpc	r20, r26
    4134:	a0 e4       	ldi	r26, 0x40	; 64
    4136:	5a 07       	cpc	r21, r26
    4138:	10 f0       	brcs	.+4      	; 0x413e <__pack_f+0x10e>
    413a:	e1 e0       	ldi	r30, 0x01	; 1
    413c:	f0 e0       	ldi	r31, 0x00	; 0
    413e:	79 01       	movw	r14, r18
    4140:	8a 01       	movw	r16, r20
    4142:	27 c0       	rjmp	.+78     	; 0x4192 <__pack_f+0x162>
    4144:	60 38       	cpi	r22, 0x80	; 128
    4146:	71 05       	cpc	r23, r1
    4148:	64 f5       	brge	.+88     	; 0x41a2 <__pack_f+0x172>
    414a:	fb 01       	movw	r30, r22
    414c:	e1 58       	subi	r30, 0x81	; 129
    414e:	ff 4f       	sbci	r31, 0xFF	; 255
    4150:	d8 01       	movw	r26, r16
    4152:	c7 01       	movw	r24, r14
    4154:	8f 77       	andi	r24, 0x7F	; 127
    4156:	90 70       	andi	r25, 0x00	; 0
    4158:	a0 70       	andi	r26, 0x00	; 0
    415a:	b0 70       	andi	r27, 0x00	; 0
    415c:	80 34       	cpi	r24, 0x40	; 64
    415e:	91 05       	cpc	r25, r1
    4160:	a1 05       	cpc	r26, r1
    4162:	b1 05       	cpc	r27, r1
    4164:	39 f4       	brne	.+14     	; 0x4174 <__pack_f+0x144>
    4166:	e7 fe       	sbrs	r14, 7
    4168:	0d c0       	rjmp	.+26     	; 0x4184 <__pack_f+0x154>
    416a:	80 e4       	ldi	r24, 0x40	; 64
    416c:	90 e0       	ldi	r25, 0x00	; 0
    416e:	a0 e0       	ldi	r26, 0x00	; 0
    4170:	b0 e0       	ldi	r27, 0x00	; 0
    4172:	04 c0       	rjmp	.+8      	; 0x417c <__pack_f+0x14c>
    4174:	8f e3       	ldi	r24, 0x3F	; 63
    4176:	90 e0       	ldi	r25, 0x00	; 0
    4178:	a0 e0       	ldi	r26, 0x00	; 0
    417a:	b0 e0       	ldi	r27, 0x00	; 0
    417c:	e8 0e       	add	r14, r24
    417e:	f9 1e       	adc	r15, r25
    4180:	0a 1f       	adc	r16, r26
    4182:	1b 1f       	adc	r17, r27
    4184:	17 ff       	sbrs	r17, 7
    4186:	05 c0       	rjmp	.+10     	; 0x4192 <__pack_f+0x162>
    4188:	16 95       	lsr	r17
    418a:	07 95       	ror	r16
    418c:	f7 94       	ror	r15
    418e:	e7 94       	ror	r14
    4190:	31 96       	adiw	r30, 0x01	; 1
    4192:	87 e0       	ldi	r24, 0x07	; 7
    4194:	16 95       	lsr	r17
    4196:	07 95       	ror	r16
    4198:	f7 94       	ror	r15
    419a:	e7 94       	ror	r14
    419c:	8a 95       	dec	r24
    419e:	d1 f7       	brne	.-12     	; 0x4194 <__pack_f+0x164>
    41a0:	05 c0       	rjmp	.+10     	; 0x41ac <__pack_f+0x17c>
    41a2:	ee 24       	eor	r14, r14
    41a4:	ff 24       	eor	r15, r15
    41a6:	87 01       	movw	r16, r14
    41a8:	ef ef       	ldi	r30, 0xFF	; 255
    41aa:	f0 e0       	ldi	r31, 0x00	; 0
    41ac:	6e 2f       	mov	r22, r30
    41ae:	67 95       	ror	r22
    41b0:	66 27       	eor	r22, r22
    41b2:	67 95       	ror	r22
    41b4:	90 2f       	mov	r25, r16
    41b6:	9f 77       	andi	r25, 0x7F	; 127
    41b8:	d7 94       	ror	r13
    41ba:	dd 24       	eor	r13, r13
    41bc:	d7 94       	ror	r13
    41be:	8e 2f       	mov	r24, r30
    41c0:	86 95       	lsr	r24
    41c2:	49 2f       	mov	r20, r25
    41c4:	46 2b       	or	r20, r22
    41c6:	58 2f       	mov	r21, r24
    41c8:	5d 29       	or	r21, r13
    41ca:	b7 01       	movw	r22, r14
    41cc:	ca 01       	movw	r24, r20
    41ce:	1f 91       	pop	r17
    41d0:	0f 91       	pop	r16
    41d2:	ff 90       	pop	r15
    41d4:	ef 90       	pop	r14
    41d6:	df 90       	pop	r13
    41d8:	08 95       	ret

000041da <__unpack_f>:
    41da:	fc 01       	movw	r30, r24
    41dc:	db 01       	movw	r26, r22
    41de:	40 81       	ld	r20, Z
    41e0:	51 81       	ldd	r21, Z+1	; 0x01
    41e2:	22 81       	ldd	r18, Z+2	; 0x02
    41e4:	62 2f       	mov	r22, r18
    41e6:	6f 77       	andi	r22, 0x7F	; 127
    41e8:	70 e0       	ldi	r23, 0x00	; 0
    41ea:	22 1f       	adc	r18, r18
    41ec:	22 27       	eor	r18, r18
    41ee:	22 1f       	adc	r18, r18
    41f0:	93 81       	ldd	r25, Z+3	; 0x03
    41f2:	89 2f       	mov	r24, r25
    41f4:	88 0f       	add	r24, r24
    41f6:	82 2b       	or	r24, r18
    41f8:	28 2f       	mov	r18, r24
    41fa:	30 e0       	ldi	r19, 0x00	; 0
    41fc:	99 1f       	adc	r25, r25
    41fe:	99 27       	eor	r25, r25
    4200:	99 1f       	adc	r25, r25
    4202:	11 96       	adiw	r26, 0x01	; 1
    4204:	9c 93       	st	X, r25
    4206:	11 97       	sbiw	r26, 0x01	; 1
    4208:	21 15       	cp	r18, r1
    420a:	31 05       	cpc	r19, r1
    420c:	a9 f5       	brne	.+106    	; 0x4278 <__unpack_f+0x9e>
    420e:	41 15       	cp	r20, r1
    4210:	51 05       	cpc	r21, r1
    4212:	61 05       	cpc	r22, r1
    4214:	71 05       	cpc	r23, r1
    4216:	11 f4       	brne	.+4      	; 0x421c <__unpack_f+0x42>
    4218:	82 e0       	ldi	r24, 0x02	; 2
    421a:	37 c0       	rjmp	.+110    	; 0x428a <__unpack_f+0xb0>
    421c:	82 e8       	ldi	r24, 0x82	; 130
    421e:	9f ef       	ldi	r25, 0xFF	; 255
    4220:	13 96       	adiw	r26, 0x03	; 3
    4222:	9c 93       	st	X, r25
    4224:	8e 93       	st	-X, r24
    4226:	12 97       	sbiw	r26, 0x02	; 2
    4228:	9a 01       	movw	r18, r20
    422a:	ab 01       	movw	r20, r22
    422c:	67 e0       	ldi	r22, 0x07	; 7
    422e:	22 0f       	add	r18, r18
    4230:	33 1f       	adc	r19, r19
    4232:	44 1f       	adc	r20, r20
    4234:	55 1f       	adc	r21, r21
    4236:	6a 95       	dec	r22
    4238:	d1 f7       	brne	.-12     	; 0x422e <__unpack_f+0x54>
    423a:	83 e0       	ldi	r24, 0x03	; 3
    423c:	8c 93       	st	X, r24
    423e:	0d c0       	rjmp	.+26     	; 0x425a <__unpack_f+0x80>
    4240:	22 0f       	add	r18, r18
    4242:	33 1f       	adc	r19, r19
    4244:	44 1f       	adc	r20, r20
    4246:	55 1f       	adc	r21, r21
    4248:	12 96       	adiw	r26, 0x02	; 2
    424a:	8d 91       	ld	r24, X+
    424c:	9c 91       	ld	r25, X
    424e:	13 97       	sbiw	r26, 0x03	; 3
    4250:	01 97       	sbiw	r24, 0x01	; 1
    4252:	13 96       	adiw	r26, 0x03	; 3
    4254:	9c 93       	st	X, r25
    4256:	8e 93       	st	-X, r24
    4258:	12 97       	sbiw	r26, 0x02	; 2
    425a:	20 30       	cpi	r18, 0x00	; 0
    425c:	80 e0       	ldi	r24, 0x00	; 0
    425e:	38 07       	cpc	r19, r24
    4260:	80 e0       	ldi	r24, 0x00	; 0
    4262:	48 07       	cpc	r20, r24
    4264:	80 e4       	ldi	r24, 0x40	; 64
    4266:	58 07       	cpc	r21, r24
    4268:	58 f3       	brcs	.-42     	; 0x4240 <__unpack_f+0x66>
    426a:	14 96       	adiw	r26, 0x04	; 4
    426c:	2d 93       	st	X+, r18
    426e:	3d 93       	st	X+, r19
    4270:	4d 93       	st	X+, r20
    4272:	5c 93       	st	X, r21
    4274:	17 97       	sbiw	r26, 0x07	; 7
    4276:	08 95       	ret
    4278:	2f 3f       	cpi	r18, 0xFF	; 255
    427a:	31 05       	cpc	r19, r1
    427c:	79 f4       	brne	.+30     	; 0x429c <__unpack_f+0xc2>
    427e:	41 15       	cp	r20, r1
    4280:	51 05       	cpc	r21, r1
    4282:	61 05       	cpc	r22, r1
    4284:	71 05       	cpc	r23, r1
    4286:	19 f4       	brne	.+6      	; 0x428e <__unpack_f+0xb4>
    4288:	84 e0       	ldi	r24, 0x04	; 4
    428a:	8c 93       	st	X, r24
    428c:	08 95       	ret
    428e:	64 ff       	sbrs	r22, 4
    4290:	03 c0       	rjmp	.+6      	; 0x4298 <__unpack_f+0xbe>
    4292:	81 e0       	ldi	r24, 0x01	; 1
    4294:	8c 93       	st	X, r24
    4296:	12 c0       	rjmp	.+36     	; 0x42bc <__unpack_f+0xe2>
    4298:	1c 92       	st	X, r1
    429a:	10 c0       	rjmp	.+32     	; 0x42bc <__unpack_f+0xe2>
    429c:	2f 57       	subi	r18, 0x7F	; 127
    429e:	30 40       	sbci	r19, 0x00	; 0
    42a0:	13 96       	adiw	r26, 0x03	; 3
    42a2:	3c 93       	st	X, r19
    42a4:	2e 93       	st	-X, r18
    42a6:	12 97       	sbiw	r26, 0x02	; 2
    42a8:	83 e0       	ldi	r24, 0x03	; 3
    42aa:	8c 93       	st	X, r24
    42ac:	87 e0       	ldi	r24, 0x07	; 7
    42ae:	44 0f       	add	r20, r20
    42b0:	55 1f       	adc	r21, r21
    42b2:	66 1f       	adc	r22, r22
    42b4:	77 1f       	adc	r23, r23
    42b6:	8a 95       	dec	r24
    42b8:	d1 f7       	brne	.-12     	; 0x42ae <__unpack_f+0xd4>
    42ba:	70 64       	ori	r23, 0x40	; 64
    42bc:	14 96       	adiw	r26, 0x04	; 4
    42be:	4d 93       	st	X+, r20
    42c0:	5d 93       	st	X+, r21
    42c2:	6d 93       	st	X+, r22
    42c4:	7c 93       	st	X, r23
    42c6:	17 97       	sbiw	r26, 0x07	; 7
    42c8:	08 95       	ret

000042ca <__mulsi3>:
    42ca:	62 9f       	mul	r22, r18
    42cc:	d0 01       	movw	r26, r0
    42ce:	73 9f       	mul	r23, r19
    42d0:	f0 01       	movw	r30, r0
    42d2:	82 9f       	mul	r24, r18
    42d4:	e0 0d       	add	r30, r0
    42d6:	f1 1d       	adc	r31, r1
    42d8:	64 9f       	mul	r22, r20
    42da:	e0 0d       	add	r30, r0
    42dc:	f1 1d       	adc	r31, r1
    42de:	92 9f       	mul	r25, r18
    42e0:	f0 0d       	add	r31, r0
    42e2:	83 9f       	mul	r24, r19
    42e4:	f0 0d       	add	r31, r0
    42e6:	74 9f       	mul	r23, r20
    42e8:	f0 0d       	add	r31, r0
    42ea:	65 9f       	mul	r22, r21
    42ec:	f0 0d       	add	r31, r0
    42ee:	99 27       	eor	r25, r25
    42f0:	72 9f       	mul	r23, r18
    42f2:	b0 0d       	add	r27, r0
    42f4:	e1 1d       	adc	r30, r1
    42f6:	f9 1f       	adc	r31, r25
    42f8:	63 9f       	mul	r22, r19
    42fa:	b0 0d       	add	r27, r0
    42fc:	e1 1d       	adc	r30, r1
    42fe:	f9 1f       	adc	r31, r25
    4300:	bd 01       	movw	r22, r26
    4302:	cf 01       	movw	r24, r30
    4304:	11 24       	eor	r1, r1
    4306:	08 95       	ret

00004308 <__udivmodhi4>:
    4308:	aa 1b       	sub	r26, r26
    430a:	bb 1b       	sub	r27, r27
    430c:	51 e1       	ldi	r21, 0x11	; 17
    430e:	07 c0       	rjmp	.+14     	; 0x431e <__udivmodhi4_ep>

00004310 <__udivmodhi4_loop>:
    4310:	aa 1f       	adc	r26, r26
    4312:	bb 1f       	adc	r27, r27
    4314:	a6 17       	cp	r26, r22
    4316:	b7 07       	cpc	r27, r23
    4318:	10 f0       	brcs	.+4      	; 0x431e <__udivmodhi4_ep>
    431a:	a6 1b       	sub	r26, r22
    431c:	b7 0b       	sbc	r27, r23

0000431e <__udivmodhi4_ep>:
    431e:	88 1f       	adc	r24, r24
    4320:	99 1f       	adc	r25, r25
    4322:	5a 95       	dec	r21
    4324:	a9 f7       	brne	.-22     	; 0x4310 <__udivmodhi4_loop>
    4326:	80 95       	com	r24
    4328:	90 95       	com	r25
    432a:	bc 01       	movw	r22, r24
    432c:	cd 01       	movw	r24, r26
    432e:	08 95       	ret

00004330 <__divmodhi4>:
    4330:	97 fb       	bst	r25, 7
    4332:	09 2e       	mov	r0, r25
    4334:	07 26       	eor	r0, r23
    4336:	0a d0       	rcall	.+20     	; 0x434c <__divmodhi4_neg1>
    4338:	77 fd       	sbrc	r23, 7
    433a:	04 d0       	rcall	.+8      	; 0x4344 <__divmodhi4_neg2>
    433c:	e5 df       	rcall	.-54     	; 0x4308 <__udivmodhi4>
    433e:	06 d0       	rcall	.+12     	; 0x434c <__divmodhi4_neg1>
    4340:	00 20       	and	r0, r0
    4342:	1a f4       	brpl	.+6      	; 0x434a <__divmodhi4_exit>

00004344 <__divmodhi4_neg2>:
    4344:	70 95       	com	r23
    4346:	61 95       	neg	r22
    4348:	7f 4f       	sbci	r23, 0xFF	; 255

0000434a <__divmodhi4_exit>:
    434a:	08 95       	ret

0000434c <__divmodhi4_neg1>:
    434c:	f6 f7       	brtc	.-4      	; 0x434a <__divmodhi4_exit>
    434e:	90 95       	com	r25
    4350:	81 95       	neg	r24
    4352:	9f 4f       	sbci	r25, 0xFF	; 255
    4354:	08 95       	ret

00004356 <__prologue_saves__>:
    4356:	2f 92       	push	r2
    4358:	3f 92       	push	r3
    435a:	4f 92       	push	r4
    435c:	5f 92       	push	r5
    435e:	6f 92       	push	r6
    4360:	7f 92       	push	r7
    4362:	8f 92       	push	r8
    4364:	9f 92       	push	r9
    4366:	af 92       	push	r10
    4368:	bf 92       	push	r11
    436a:	cf 92       	push	r12
    436c:	df 92       	push	r13
    436e:	ef 92       	push	r14
    4370:	ff 92       	push	r15
    4372:	0f 93       	push	r16
    4374:	1f 93       	push	r17
    4376:	cf 93       	push	r28
    4378:	df 93       	push	r29
    437a:	cd b7       	in	r28, 0x3d	; 61
    437c:	de b7       	in	r29, 0x3e	; 62
    437e:	ca 1b       	sub	r28, r26
    4380:	db 0b       	sbc	r29, r27
    4382:	0f b6       	in	r0, 0x3f	; 63
    4384:	f8 94       	cli
    4386:	de bf       	out	0x3e, r29	; 62
    4388:	0f be       	out	0x3f, r0	; 63
    438a:	cd bf       	out	0x3d, r28	; 61
    438c:	19 94       	eijmp

0000438e <__epilogue_restores__>:
    438e:	2a 88       	ldd	r2, Y+18	; 0x12
    4390:	39 88       	ldd	r3, Y+17	; 0x11
    4392:	48 88       	ldd	r4, Y+16	; 0x10
    4394:	5f 84       	ldd	r5, Y+15	; 0x0f
    4396:	6e 84       	ldd	r6, Y+14	; 0x0e
    4398:	7d 84       	ldd	r7, Y+13	; 0x0d
    439a:	8c 84       	ldd	r8, Y+12	; 0x0c
    439c:	9b 84       	ldd	r9, Y+11	; 0x0b
    439e:	aa 84       	ldd	r10, Y+10	; 0x0a
    43a0:	b9 84       	ldd	r11, Y+9	; 0x09
    43a2:	c8 84       	ldd	r12, Y+8	; 0x08
    43a4:	df 80       	ldd	r13, Y+7	; 0x07
    43a6:	ee 80       	ldd	r14, Y+6	; 0x06
    43a8:	fd 80       	ldd	r15, Y+5	; 0x05
    43aa:	0c 81       	ldd	r16, Y+4	; 0x04
    43ac:	1b 81       	ldd	r17, Y+3	; 0x03
    43ae:	aa 81       	ldd	r26, Y+2	; 0x02
    43b0:	b9 81       	ldd	r27, Y+1	; 0x01
    43b2:	ce 0f       	add	r28, r30
    43b4:	d1 1d       	adc	r29, r1
    43b6:	0f b6       	in	r0, 0x3f	; 63
    43b8:	f8 94       	cli
    43ba:	de bf       	out	0x3e, r29	; 62
    43bc:	0f be       	out	0x3f, r0	; 63
    43be:	cd bf       	out	0x3d, r28	; 61
    43c0:	ed 01       	movw	r28, r26
    43c2:	08 95       	ret

000043c4 <do_rand>:
    43c4:	af 92       	push	r10
    43c6:	bf 92       	push	r11
    43c8:	cf 92       	push	r12
    43ca:	df 92       	push	r13
    43cc:	ef 92       	push	r14
    43ce:	ff 92       	push	r15
    43d0:	0f 93       	push	r16
    43d2:	1f 93       	push	r17
    43d4:	cf 93       	push	r28
    43d6:	df 93       	push	r29
    43d8:	ec 01       	movw	r28, r24
    43da:	a8 80       	ld	r10, Y
    43dc:	b9 80       	ldd	r11, Y+1	; 0x01
    43de:	ca 80       	ldd	r12, Y+2	; 0x02
    43e0:	db 80       	ldd	r13, Y+3	; 0x03
    43e2:	a1 14       	cp	r10, r1
    43e4:	b1 04       	cpc	r11, r1
    43e6:	c1 04       	cpc	r12, r1
    43e8:	d1 04       	cpc	r13, r1
    43ea:	41 f4       	brne	.+16     	; 0x43fc <do_rand+0x38>
    43ec:	84 e2       	ldi	r24, 0x24	; 36
    43ee:	a8 2e       	mov	r10, r24
    43f0:	89 ed       	ldi	r24, 0xD9	; 217
    43f2:	b8 2e       	mov	r11, r24
    43f4:	8b e5       	ldi	r24, 0x5B	; 91
    43f6:	c8 2e       	mov	r12, r24
    43f8:	87 e0       	ldi	r24, 0x07	; 7
    43fa:	d8 2e       	mov	r13, r24
    43fc:	c6 01       	movw	r24, r12
    43fe:	b5 01       	movw	r22, r10
    4400:	2d e1       	ldi	r18, 0x1D	; 29
    4402:	33 ef       	ldi	r19, 0xF3	; 243
    4404:	41 e0       	ldi	r20, 0x01	; 1
    4406:	50 e0       	ldi	r21, 0x00	; 0
    4408:	0e 94 89 24 	call	0x4912	; 0x4912 <__divmodsi4>
    440c:	27 ea       	ldi	r18, 0xA7	; 167
    440e:	31 e4       	ldi	r19, 0x41	; 65
    4410:	40 e0       	ldi	r20, 0x00	; 0
    4412:	50 e0       	ldi	r21, 0x00	; 0
    4414:	0e 94 65 21 	call	0x42ca	; 0x42ca <__mulsi3>
    4418:	7b 01       	movw	r14, r22
    441a:	8c 01       	movw	r16, r24
    441c:	c6 01       	movw	r24, r12
    441e:	b5 01       	movw	r22, r10
    4420:	2d e1       	ldi	r18, 0x1D	; 29
    4422:	33 ef       	ldi	r19, 0xF3	; 243
    4424:	41 e0       	ldi	r20, 0x01	; 1
    4426:	50 e0       	ldi	r21, 0x00	; 0
    4428:	0e 94 89 24 	call	0x4912	; 0x4912 <__divmodsi4>
    442c:	ca 01       	movw	r24, r20
    442e:	b9 01       	movw	r22, r18
    4430:	2c ee       	ldi	r18, 0xEC	; 236
    4432:	34 ef       	ldi	r19, 0xF4	; 244
    4434:	4f ef       	ldi	r20, 0xFF	; 255
    4436:	5f ef       	ldi	r21, 0xFF	; 255
    4438:	0e 94 65 21 	call	0x42ca	; 0x42ca <__mulsi3>
    443c:	6e 0d       	add	r22, r14
    443e:	7f 1d       	adc	r23, r15
    4440:	80 1f       	adc	r24, r16
    4442:	91 1f       	adc	r25, r17
    4444:	97 ff       	sbrs	r25, 7
    4446:	04 c0       	rjmp	.+8      	; 0x4450 <do_rand+0x8c>
    4448:	61 50       	subi	r22, 0x01	; 1
    444a:	70 40       	sbci	r23, 0x00	; 0
    444c:	80 40       	sbci	r24, 0x00	; 0
    444e:	90 48       	sbci	r25, 0x80	; 128
    4450:	68 83       	st	Y, r22
    4452:	79 83       	std	Y+1, r23	; 0x01
    4454:	8a 83       	std	Y+2, r24	; 0x02
    4456:	9b 83       	std	Y+3, r25	; 0x03
    4458:	9b 01       	movw	r18, r22
    445a:	3f 77       	andi	r19, 0x7F	; 127
    445c:	c9 01       	movw	r24, r18
    445e:	df 91       	pop	r29
    4460:	cf 91       	pop	r28
    4462:	1f 91       	pop	r17
    4464:	0f 91       	pop	r16
    4466:	ff 90       	pop	r15
    4468:	ef 90       	pop	r14
    446a:	df 90       	pop	r13
    446c:	cf 90       	pop	r12
    446e:	bf 90       	pop	r11
    4470:	af 90       	pop	r10
    4472:	08 95       	ret

00004474 <rand_r>:
    4474:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <do_rand>
    4478:	08 95       	ret

0000447a <rand>:
    447a:	8f e1       	ldi	r24, 0x1F	; 31
    447c:	93 e0       	ldi	r25, 0x03	; 3
    447e:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <do_rand>
    4482:	08 95       	ret

00004484 <srand>:
    4484:	a0 e0       	ldi	r26, 0x00	; 0
    4486:	b0 e0       	ldi	r27, 0x00	; 0
    4488:	80 93 1f 03 	sts	0x031F, r24
    448c:	90 93 20 03 	sts	0x0320, r25
    4490:	a0 93 21 03 	sts	0x0321, r26
    4494:	b0 93 22 03 	sts	0x0322, r27
    4498:	08 95       	ret
    449a:	f5 d0       	rcall	.+490    	; 0x4686 <__fp_pscA>
    449c:	58 f0       	brcs	.+22     	; 0x44b4 <srand+0x30>
    449e:	80 e8       	ldi	r24, 0x80	; 128
    44a0:	91 e0       	ldi	r25, 0x01	; 1
    44a2:	09 f4       	brne	.+2      	; 0x44a6 <srand+0x22>
    44a4:	9e ef       	ldi	r25, 0xFE	; 254
    44a6:	f6 d0       	rcall	.+492    	; 0x4694 <__fp_pscB>
    44a8:	28 f0       	brcs	.+10     	; 0x44b4 <srand+0x30>
    44aa:	40 e8       	ldi	r20, 0x80	; 128
    44ac:	51 e0       	ldi	r21, 0x01	; 1
    44ae:	59 f4       	brne	.+22     	; 0x44c6 <atan2+0xe>
    44b0:	5e ef       	ldi	r21, 0xFE	; 254
    44b2:	09 c0       	rjmp	.+18     	; 0x44c6 <atan2+0xe>
    44b4:	c0 c0       	rjmp	.+384    	; 0x4636 <__fp_nan>
    44b6:	28 c1       	rjmp	.+592    	; 0x4708 <__fp_zero>

000044b8 <atan2>:
    44b8:	e9 2f       	mov	r30, r25
    44ba:	e0 78       	andi	r30, 0x80	; 128
    44bc:	03 d1       	rcall	.+518    	; 0x46c4 <__fp_split3>
    44be:	68 f3       	brcs	.-38     	; 0x449a <srand+0x16>
    44c0:	09 2e       	mov	r0, r25
    44c2:	05 2a       	or	r0, r21
    44c4:	c1 f3       	breq	.-16     	; 0x44b6 <srand+0x32>
    44c6:	26 17       	cp	r18, r22
    44c8:	37 07       	cpc	r19, r23
    44ca:	48 07       	cpc	r20, r24
    44cc:	59 07       	cpc	r21, r25
    44ce:	38 f0       	brcs	.+14     	; 0x44de <atan2+0x26>
    44d0:	0e 2e       	mov	r0, r30
    44d2:	07 f8       	bld	r0, 7
    44d4:	e0 25       	eor	r30, r0
    44d6:	69 f0       	breq	.+26     	; 0x44f2 <atan2+0x3a>
    44d8:	e0 25       	eor	r30, r0
    44da:	e0 64       	ori	r30, 0x40	; 64
    44dc:	0a c0       	rjmp	.+20     	; 0x44f2 <atan2+0x3a>
    44de:	ef 63       	ori	r30, 0x3F	; 63
    44e0:	07 f8       	bld	r0, 7
    44e2:	00 94       	com	r0
    44e4:	07 fa       	bst	r0, 7
    44e6:	db 01       	movw	r26, r22
    44e8:	b9 01       	movw	r22, r18
    44ea:	9d 01       	movw	r18, r26
    44ec:	dc 01       	movw	r26, r24
    44ee:	ca 01       	movw	r24, r20
    44f0:	ad 01       	movw	r20, r26
    44f2:	ef 93       	push	r30
    44f4:	41 d0       	rcall	.+130    	; 0x4578 <__divsf3_pse>
    44f6:	d5 d0       	rcall	.+426    	; 0x46a2 <__fp_round>
    44f8:	0a d0       	rcall	.+20     	; 0x450e <atan>
    44fa:	5f 91       	pop	r21
    44fc:	55 23       	and	r21, r21
    44fe:	31 f0       	breq	.+12     	; 0x450c <atan2+0x54>
    4500:	2b ed       	ldi	r18, 0xDB	; 219
    4502:	3f e0       	ldi	r19, 0x0F	; 15
    4504:	49 e4       	ldi	r20, 0x49	; 73
    4506:	50 fd       	sbrc	r21, 0
    4508:	49 ec       	ldi	r20, 0xC9	; 201
    450a:	8d c1       	rjmp	.+794    	; 0x4826 <__addsf3>
    450c:	08 95       	ret

0000450e <atan>:
    450e:	df 93       	push	r29
    4510:	dd 27       	eor	r29, r29
    4512:	b9 2f       	mov	r27, r25
    4514:	bf 77       	andi	r27, 0x7F	; 127
    4516:	40 e8       	ldi	r20, 0x80	; 128
    4518:	5f e3       	ldi	r21, 0x3F	; 63
    451a:	16 16       	cp	r1, r22
    451c:	17 06       	cpc	r1, r23
    451e:	48 07       	cpc	r20, r24
    4520:	5b 07       	cpc	r21, r27
    4522:	10 f4       	brcc	.+4      	; 0x4528 <atan+0x1a>
    4524:	d9 2f       	mov	r29, r25
    4526:	f7 d0       	rcall	.+494    	; 0x4716 <inverse>
    4528:	9f 93       	push	r25
    452a:	8f 93       	push	r24
    452c:	7f 93       	push	r23
    452e:	6f 93       	push	r22
    4530:	5a d1       	rcall	.+692    	; 0x47e6 <square>
    4532:	ee e4       	ldi	r30, 0x4E	; 78
    4534:	f1 e0       	ldi	r31, 0x01	; 1
    4536:	82 d0       	rcall	.+260    	; 0x463c <__fp_powser>
    4538:	b4 d0       	rcall	.+360    	; 0x46a2 <__fp_round>
    453a:	2f 91       	pop	r18
    453c:	3f 91       	pop	r19
    453e:	4f 91       	pop	r20
    4540:	5f 91       	pop	r21
    4542:	fa d0       	rcall	.+500    	; 0x4738 <__mulsf3x>
    4544:	dd 23       	and	r29, r29
    4546:	49 f0       	breq	.+18     	; 0x455a <atan+0x4c>
    4548:	90 58       	subi	r25, 0x80	; 128
    454a:	a2 ea       	ldi	r26, 0xA2	; 162
    454c:	2a ed       	ldi	r18, 0xDA	; 218
    454e:	3f e0       	ldi	r19, 0x0F	; 15
    4550:	49 ec       	ldi	r20, 0xC9	; 201
    4552:	5f e3       	ldi	r21, 0x3F	; 63
    4554:	d0 78       	andi	r29, 0x80	; 128
    4556:	5d 27       	eor	r21, r29
    4558:	77 d1       	rcall	.+750    	; 0x4848 <__addsf3x>
    455a:	df 91       	pop	r29
    455c:	a2 c0       	rjmp	.+324    	; 0x46a2 <__fp_round>
    455e:	9a d0       	rcall	.+308    	; 0x4694 <__fp_pscB>
    4560:	40 f0       	brcs	.+16     	; 0x4572 <atan+0x64>
    4562:	91 d0       	rcall	.+290    	; 0x4686 <__fp_pscA>
    4564:	30 f0       	brcs	.+12     	; 0x4572 <atan+0x64>
    4566:	21 f4       	brne	.+8      	; 0x4570 <atan+0x62>
    4568:	5f 3f       	cpi	r21, 0xFF	; 255
    456a:	19 f0       	breq	.+6      	; 0x4572 <atan+0x64>
    456c:	5e c0       	rjmp	.+188    	; 0x462a <__fp_inf>
    456e:	51 11       	cpse	r21, r1
    4570:	cc c0       	rjmp	.+408    	; 0x470a <__fp_szero>
    4572:	61 c0       	rjmp	.+194    	; 0x4636 <__fp_nan>

00004574 <__divsf3x>:
    4574:	a7 d0       	rcall	.+334    	; 0x46c4 <__fp_split3>
    4576:	98 f3       	brcs	.-26     	; 0x455e <atan+0x50>

00004578 <__divsf3_pse>:
    4578:	99 23       	and	r25, r25
    457a:	c9 f3       	breq	.-14     	; 0x456e <atan+0x60>
    457c:	55 23       	and	r21, r21
    457e:	b1 f3       	breq	.-20     	; 0x456c <atan+0x5e>
    4580:	95 1b       	sub	r25, r21
    4582:	55 0b       	sbc	r21, r21
    4584:	bb 27       	eor	r27, r27
    4586:	aa 27       	eor	r26, r26
    4588:	62 17       	cp	r22, r18
    458a:	73 07       	cpc	r23, r19
    458c:	84 07       	cpc	r24, r20
    458e:	38 f0       	brcs	.+14     	; 0x459e <__divsf3_pse+0x26>
    4590:	9f 5f       	subi	r25, 0xFF	; 255
    4592:	5f 4f       	sbci	r21, 0xFF	; 255
    4594:	22 0f       	add	r18, r18
    4596:	33 1f       	adc	r19, r19
    4598:	44 1f       	adc	r20, r20
    459a:	aa 1f       	adc	r26, r26
    459c:	a9 f3       	breq	.-22     	; 0x4588 <__divsf3_pse+0x10>
    459e:	33 d0       	rcall	.+102    	; 0x4606 <__divsf3_pse+0x8e>
    45a0:	0e 2e       	mov	r0, r30
    45a2:	3a f0       	brmi	.+14     	; 0x45b2 <__divsf3_pse+0x3a>
    45a4:	e0 e8       	ldi	r30, 0x80	; 128
    45a6:	30 d0       	rcall	.+96     	; 0x4608 <__divsf3_pse+0x90>
    45a8:	91 50       	subi	r25, 0x01	; 1
    45aa:	50 40       	sbci	r21, 0x00	; 0
    45ac:	e6 95       	lsr	r30
    45ae:	00 1c       	adc	r0, r0
    45b0:	ca f7       	brpl	.-14     	; 0x45a4 <__divsf3_pse+0x2c>
    45b2:	29 d0       	rcall	.+82     	; 0x4606 <__divsf3_pse+0x8e>
    45b4:	fe 2f       	mov	r31, r30
    45b6:	27 d0       	rcall	.+78     	; 0x4606 <__divsf3_pse+0x8e>
    45b8:	66 0f       	add	r22, r22
    45ba:	77 1f       	adc	r23, r23
    45bc:	88 1f       	adc	r24, r24
    45be:	bb 1f       	adc	r27, r27
    45c0:	26 17       	cp	r18, r22
    45c2:	37 07       	cpc	r19, r23
    45c4:	48 07       	cpc	r20, r24
    45c6:	ab 07       	cpc	r26, r27
    45c8:	b0 e8       	ldi	r27, 0x80	; 128
    45ca:	09 f0       	breq	.+2      	; 0x45ce <__divsf3_pse+0x56>
    45cc:	bb 0b       	sbc	r27, r27
    45ce:	80 2d       	mov	r24, r0
    45d0:	bf 01       	movw	r22, r30
    45d2:	ff 27       	eor	r31, r31
    45d4:	93 58       	subi	r25, 0x83	; 131
    45d6:	5f 4f       	sbci	r21, 0xFF	; 255
    45d8:	2a f0       	brmi	.+10     	; 0x45e4 <__divsf3_pse+0x6c>
    45da:	9e 3f       	cpi	r25, 0xFE	; 254
    45dc:	51 05       	cpc	r21, r1
    45de:	68 f0       	brcs	.+26     	; 0x45fa <__divsf3_pse+0x82>
    45e0:	24 c0       	rjmp	.+72     	; 0x462a <__fp_inf>
    45e2:	93 c0       	rjmp	.+294    	; 0x470a <__fp_szero>
    45e4:	5f 3f       	cpi	r21, 0xFF	; 255
    45e6:	ec f3       	brlt	.-6      	; 0x45e2 <__divsf3_pse+0x6a>
    45e8:	98 3e       	cpi	r25, 0xE8	; 232
    45ea:	dc f3       	brlt	.-10     	; 0x45e2 <__divsf3_pse+0x6a>
    45ec:	86 95       	lsr	r24
    45ee:	77 95       	ror	r23
    45f0:	67 95       	ror	r22
    45f2:	b7 95       	ror	r27
    45f4:	f7 95       	ror	r31
    45f6:	9f 5f       	subi	r25, 0xFF	; 255
    45f8:	c9 f7       	brne	.-14     	; 0x45ec <__divsf3_pse+0x74>
    45fa:	88 0f       	add	r24, r24
    45fc:	91 1d       	adc	r25, r1
    45fe:	96 95       	lsr	r25
    4600:	87 95       	ror	r24
    4602:	97 f9       	bld	r25, 7
    4604:	08 95       	ret
    4606:	e1 e0       	ldi	r30, 0x01	; 1
    4608:	66 0f       	add	r22, r22
    460a:	77 1f       	adc	r23, r23
    460c:	88 1f       	adc	r24, r24
    460e:	bb 1f       	adc	r27, r27
    4610:	62 17       	cp	r22, r18
    4612:	73 07       	cpc	r23, r19
    4614:	84 07       	cpc	r24, r20
    4616:	ba 07       	cpc	r27, r26
    4618:	20 f0       	brcs	.+8      	; 0x4622 <__divsf3_pse+0xaa>
    461a:	62 1b       	sub	r22, r18
    461c:	73 0b       	sbc	r23, r19
    461e:	84 0b       	sbc	r24, r20
    4620:	ba 0b       	sbc	r27, r26
    4622:	ee 1f       	adc	r30, r30
    4624:	88 f7       	brcc	.-30     	; 0x4608 <__divsf3_pse+0x90>
    4626:	e0 95       	com	r30
    4628:	08 95       	ret

0000462a <__fp_inf>:
    462a:	97 f9       	bld	r25, 7
    462c:	9f 67       	ori	r25, 0x7F	; 127
    462e:	80 e8       	ldi	r24, 0x80	; 128
    4630:	70 e0       	ldi	r23, 0x00	; 0
    4632:	60 e0       	ldi	r22, 0x00	; 0
    4634:	08 95       	ret

00004636 <__fp_nan>:
    4636:	9f ef       	ldi	r25, 0xFF	; 255
    4638:	80 ec       	ldi	r24, 0xC0	; 192
    463a:	08 95       	ret

0000463c <__fp_powser>:
    463c:	df 93       	push	r29
    463e:	cf 93       	push	r28
    4640:	1f 93       	push	r17
    4642:	0f 93       	push	r16
    4644:	ff 92       	push	r15
    4646:	ef 92       	push	r14
    4648:	df 92       	push	r13
    464a:	7b 01       	movw	r14, r22
    464c:	8c 01       	movw	r16, r24
    464e:	68 94       	set
    4650:	05 c0       	rjmp	.+10     	; 0x465c <__fp_powser+0x20>
    4652:	da 2e       	mov	r13, r26
    4654:	ef 01       	movw	r28, r30
    4656:	70 d0       	rcall	.+224    	; 0x4738 <__mulsf3x>
    4658:	fe 01       	movw	r30, r28
    465a:	e8 94       	clt
    465c:	a5 91       	lpm	r26, Z+
    465e:	25 91       	lpm	r18, Z+
    4660:	35 91       	lpm	r19, Z+
    4662:	45 91       	lpm	r20, Z+
    4664:	55 91       	lpm	r21, Z+
    4666:	ae f3       	brts	.-22     	; 0x4652 <__fp_powser+0x16>
    4668:	ef 01       	movw	r28, r30
    466a:	ee d0       	rcall	.+476    	; 0x4848 <__addsf3x>
    466c:	fe 01       	movw	r30, r28
    466e:	97 01       	movw	r18, r14
    4670:	a8 01       	movw	r20, r16
    4672:	da 94       	dec	r13
    4674:	79 f7       	brne	.-34     	; 0x4654 <__fp_powser+0x18>
    4676:	df 90       	pop	r13
    4678:	ef 90       	pop	r14
    467a:	ff 90       	pop	r15
    467c:	0f 91       	pop	r16
    467e:	1f 91       	pop	r17
    4680:	cf 91       	pop	r28
    4682:	df 91       	pop	r29
    4684:	08 95       	ret

00004686 <__fp_pscA>:
    4686:	00 24       	eor	r0, r0
    4688:	0a 94       	dec	r0
    468a:	16 16       	cp	r1, r22
    468c:	17 06       	cpc	r1, r23
    468e:	18 06       	cpc	r1, r24
    4690:	09 06       	cpc	r0, r25
    4692:	08 95       	ret

00004694 <__fp_pscB>:
    4694:	00 24       	eor	r0, r0
    4696:	0a 94       	dec	r0
    4698:	12 16       	cp	r1, r18
    469a:	13 06       	cpc	r1, r19
    469c:	14 06       	cpc	r1, r20
    469e:	05 06       	cpc	r0, r21
    46a0:	08 95       	ret

000046a2 <__fp_round>:
    46a2:	09 2e       	mov	r0, r25
    46a4:	03 94       	inc	r0
    46a6:	00 0c       	add	r0, r0
    46a8:	11 f4       	brne	.+4      	; 0x46ae <__fp_round+0xc>
    46aa:	88 23       	and	r24, r24
    46ac:	52 f0       	brmi	.+20     	; 0x46c2 <__fp_round+0x20>
    46ae:	bb 0f       	add	r27, r27
    46b0:	40 f4       	brcc	.+16     	; 0x46c2 <__fp_round+0x20>
    46b2:	bf 2b       	or	r27, r31
    46b4:	11 f4       	brne	.+4      	; 0x46ba <__fp_round+0x18>
    46b6:	60 ff       	sbrs	r22, 0
    46b8:	04 c0       	rjmp	.+8      	; 0x46c2 <__fp_round+0x20>
    46ba:	6f 5f       	subi	r22, 0xFF	; 255
    46bc:	7f 4f       	sbci	r23, 0xFF	; 255
    46be:	8f 4f       	sbci	r24, 0xFF	; 255
    46c0:	9f 4f       	sbci	r25, 0xFF	; 255
    46c2:	08 95       	ret

000046c4 <__fp_split3>:
    46c4:	57 fd       	sbrc	r21, 7
    46c6:	90 58       	subi	r25, 0x80	; 128
    46c8:	44 0f       	add	r20, r20
    46ca:	55 1f       	adc	r21, r21
    46cc:	59 f0       	breq	.+22     	; 0x46e4 <__fp_splitA+0x10>
    46ce:	5f 3f       	cpi	r21, 0xFF	; 255
    46d0:	71 f0       	breq	.+28     	; 0x46ee <__fp_splitA+0x1a>
    46d2:	47 95       	ror	r20

000046d4 <__fp_splitA>:
    46d4:	88 0f       	add	r24, r24
    46d6:	97 fb       	bst	r25, 7
    46d8:	99 1f       	adc	r25, r25
    46da:	61 f0       	breq	.+24     	; 0x46f4 <__fp_splitA+0x20>
    46dc:	9f 3f       	cpi	r25, 0xFF	; 255
    46de:	79 f0       	breq	.+30     	; 0x46fe <__fp_splitA+0x2a>
    46e0:	87 95       	ror	r24
    46e2:	08 95       	ret
    46e4:	12 16       	cp	r1, r18
    46e6:	13 06       	cpc	r1, r19
    46e8:	14 06       	cpc	r1, r20
    46ea:	55 1f       	adc	r21, r21
    46ec:	f2 cf       	rjmp	.-28     	; 0x46d2 <__fp_split3+0xe>
    46ee:	46 95       	lsr	r20
    46f0:	f1 df       	rcall	.-30     	; 0x46d4 <__fp_splitA>
    46f2:	08 c0       	rjmp	.+16     	; 0x4704 <__fp_splitA+0x30>
    46f4:	16 16       	cp	r1, r22
    46f6:	17 06       	cpc	r1, r23
    46f8:	18 06       	cpc	r1, r24
    46fa:	99 1f       	adc	r25, r25
    46fc:	f1 cf       	rjmp	.-30     	; 0x46e0 <__fp_splitA+0xc>
    46fe:	86 95       	lsr	r24
    4700:	71 05       	cpc	r23, r1
    4702:	61 05       	cpc	r22, r1
    4704:	08 94       	sec
    4706:	08 95       	ret

00004708 <__fp_zero>:
    4708:	e8 94       	clt

0000470a <__fp_szero>:
    470a:	bb 27       	eor	r27, r27
    470c:	66 27       	eor	r22, r22
    470e:	77 27       	eor	r23, r23
    4710:	cb 01       	movw	r24, r22
    4712:	97 f9       	bld	r25, 7
    4714:	08 95       	ret

00004716 <inverse>:
    4716:	9b 01       	movw	r18, r22
    4718:	ac 01       	movw	r20, r24
    471a:	60 e0       	ldi	r22, 0x00	; 0
    471c:	70 e0       	ldi	r23, 0x00	; 0
    471e:	80 e8       	ldi	r24, 0x80	; 128
    4720:	9f e3       	ldi	r25, 0x3F	; 63
    4722:	e5 c0       	rjmp	.+458    	; 0x48ee <__divsf3>
    4724:	b0 df       	rcall	.-160    	; 0x4686 <__fp_pscA>
    4726:	28 f0       	brcs	.+10     	; 0x4732 <inverse+0x1c>
    4728:	b5 df       	rcall	.-150    	; 0x4694 <__fp_pscB>
    472a:	18 f0       	brcs	.+6      	; 0x4732 <inverse+0x1c>
    472c:	95 23       	and	r25, r21
    472e:	09 f0       	breq	.+2      	; 0x4732 <inverse+0x1c>
    4730:	7c cf       	rjmp	.-264    	; 0x462a <__fp_inf>
    4732:	81 cf       	rjmp	.-254    	; 0x4636 <__fp_nan>
    4734:	11 24       	eor	r1, r1
    4736:	e9 cf       	rjmp	.-46     	; 0x470a <__fp_szero>

00004738 <__mulsf3x>:
    4738:	c5 df       	rcall	.-118    	; 0x46c4 <__fp_split3>
    473a:	a0 f3       	brcs	.-24     	; 0x4724 <inverse+0xe>

0000473c <__mulsf3_pse>:
    473c:	95 9f       	mul	r25, r21
    473e:	d1 f3       	breq	.-12     	; 0x4734 <inverse+0x1e>
    4740:	95 0f       	add	r25, r21
    4742:	50 e0       	ldi	r21, 0x00	; 0
    4744:	55 1f       	adc	r21, r21
    4746:	62 9f       	mul	r22, r18
    4748:	f0 01       	movw	r30, r0
    474a:	72 9f       	mul	r23, r18
    474c:	bb 27       	eor	r27, r27
    474e:	f0 0d       	add	r31, r0
    4750:	b1 1d       	adc	r27, r1
    4752:	63 9f       	mul	r22, r19
    4754:	aa 27       	eor	r26, r26
    4756:	f0 0d       	add	r31, r0
    4758:	b1 1d       	adc	r27, r1
    475a:	aa 1f       	adc	r26, r26
    475c:	64 9f       	mul	r22, r20
    475e:	66 27       	eor	r22, r22
    4760:	b0 0d       	add	r27, r0
    4762:	a1 1d       	adc	r26, r1
    4764:	66 1f       	adc	r22, r22
    4766:	82 9f       	mul	r24, r18
    4768:	22 27       	eor	r18, r18
    476a:	b0 0d       	add	r27, r0
    476c:	a1 1d       	adc	r26, r1
    476e:	62 1f       	adc	r22, r18
    4770:	73 9f       	mul	r23, r19
    4772:	b0 0d       	add	r27, r0
    4774:	a1 1d       	adc	r26, r1
    4776:	62 1f       	adc	r22, r18
    4778:	83 9f       	mul	r24, r19
    477a:	a0 0d       	add	r26, r0
    477c:	61 1d       	adc	r22, r1
    477e:	22 1f       	adc	r18, r18
    4780:	74 9f       	mul	r23, r20
    4782:	33 27       	eor	r19, r19
    4784:	a0 0d       	add	r26, r0
    4786:	61 1d       	adc	r22, r1
    4788:	23 1f       	adc	r18, r19
    478a:	84 9f       	mul	r24, r20
    478c:	60 0d       	add	r22, r0
    478e:	21 1d       	adc	r18, r1
    4790:	82 2f       	mov	r24, r18
    4792:	76 2f       	mov	r23, r22
    4794:	6a 2f       	mov	r22, r26
    4796:	11 24       	eor	r1, r1
    4798:	9f 57       	subi	r25, 0x7F	; 127
    479a:	50 40       	sbci	r21, 0x00	; 0
    479c:	8a f0       	brmi	.+34     	; 0x47c0 <__mulsf3_pse+0x84>
    479e:	e1 f0       	breq	.+56     	; 0x47d8 <__mulsf3_pse+0x9c>
    47a0:	88 23       	and	r24, r24
    47a2:	4a f0       	brmi	.+18     	; 0x47b6 <__mulsf3_pse+0x7a>
    47a4:	ee 0f       	add	r30, r30
    47a6:	ff 1f       	adc	r31, r31
    47a8:	bb 1f       	adc	r27, r27
    47aa:	66 1f       	adc	r22, r22
    47ac:	77 1f       	adc	r23, r23
    47ae:	88 1f       	adc	r24, r24
    47b0:	91 50       	subi	r25, 0x01	; 1
    47b2:	50 40       	sbci	r21, 0x00	; 0
    47b4:	a9 f7       	brne	.-22     	; 0x47a0 <__mulsf3_pse+0x64>
    47b6:	9e 3f       	cpi	r25, 0xFE	; 254
    47b8:	51 05       	cpc	r21, r1
    47ba:	70 f0       	brcs	.+28     	; 0x47d8 <__mulsf3_pse+0x9c>
    47bc:	36 cf       	rjmp	.-404    	; 0x462a <__fp_inf>
    47be:	a5 cf       	rjmp	.-182    	; 0x470a <__fp_szero>
    47c0:	5f 3f       	cpi	r21, 0xFF	; 255
    47c2:	ec f3       	brlt	.-6      	; 0x47be <__mulsf3_pse+0x82>
    47c4:	98 3e       	cpi	r25, 0xE8	; 232
    47c6:	dc f3       	brlt	.-10     	; 0x47be <__mulsf3_pse+0x82>
    47c8:	86 95       	lsr	r24
    47ca:	77 95       	ror	r23
    47cc:	67 95       	ror	r22
    47ce:	b7 95       	ror	r27
    47d0:	f7 95       	ror	r31
    47d2:	e7 95       	ror	r30
    47d4:	9f 5f       	subi	r25, 0xFF	; 255
    47d6:	c1 f7       	brne	.-16     	; 0x47c8 <__mulsf3_pse+0x8c>
    47d8:	fe 2b       	or	r31, r30
    47da:	88 0f       	add	r24, r24
    47dc:	91 1d       	adc	r25, r1
    47de:	96 95       	lsr	r25
    47e0:	87 95       	ror	r24
    47e2:	97 f9       	bld	r25, 7
    47e4:	08 95       	ret

000047e6 <square>:
    47e6:	9b 01       	movw	r18, r22
    47e8:	ac 01       	movw	r20, r24
    47ea:	27 ca       	rjmp	.-2994   	; 0x3c3a <__mulsf3>

000047ec <__eerd_byte_m2560>:
    47ec:	f9 99       	sbic	0x1f, 1	; 31
    47ee:	fe cf       	rjmp	.-4      	; 0x47ec <__eerd_byte_m2560>
    47f0:	92 bd       	out	0x22, r25	; 34
    47f2:	81 bd       	out	0x21, r24	; 33
    47f4:	f8 9a       	sbi	0x1f, 0	; 31
    47f6:	99 27       	eor	r25, r25
    47f8:	80 b5       	in	r24, 0x20	; 32
    47fa:	08 95       	ret

000047fc <__eerd_word_m2560>:
    47fc:	a8 e1       	ldi	r26, 0x18	; 24
    47fe:	b0 e0       	ldi	r27, 0x00	; 0
    4800:	42 e0       	ldi	r20, 0x02	; 2
    4802:	50 e0       	ldi	r21, 0x00	; 0
    4804:	0c 94 7b 24 	jmp	0x48f6	; 0x48f6 <__eerd_blraw_m2560>

00004808 <__eewr_byte_m2560>:
    4808:	26 2f       	mov	r18, r22

0000480a <__eewr_r18_m2560>:
    480a:	f9 99       	sbic	0x1f, 1	; 31
    480c:	fe cf       	rjmp	.-4      	; 0x480a <__eewr_r18_m2560>
    480e:	1f ba       	out	0x1f, r1	; 31
    4810:	92 bd       	out	0x22, r25	; 34
    4812:	81 bd       	out	0x21, r24	; 33
    4814:	20 bd       	out	0x20, r18	; 32
    4816:	0f b6       	in	r0, 0x3f	; 63
    4818:	f8 94       	cli
    481a:	fa 9a       	sbi	0x1f, 2	; 31
    481c:	f9 9a       	sbi	0x1f, 1	; 31
    481e:	0f be       	out	0x3f, r0	; 63
    4820:	01 96       	adiw	r24, 0x01	; 1
    4822:	08 95       	ret

00004824 <__subsf3>:
    4824:	50 58       	subi	r21, 0x80	; 128

00004826 <__addsf3>:
    4826:	bb 27       	eor	r27, r27
    4828:	aa 27       	eor	r26, r26
    482a:	0e d0       	rcall	.+28     	; 0x4848 <__addsf3x>
    482c:	3a cf       	rjmp	.-396    	; 0x46a2 <__fp_round>
    482e:	2b df       	rcall	.-426    	; 0x4686 <__fp_pscA>
    4830:	30 f0       	brcs	.+12     	; 0x483e <__addsf3+0x18>
    4832:	30 df       	rcall	.-416    	; 0x4694 <__fp_pscB>
    4834:	20 f0       	brcs	.+8      	; 0x483e <__addsf3+0x18>
    4836:	31 f4       	brne	.+12     	; 0x4844 <__addsf3+0x1e>
    4838:	9f 3f       	cpi	r25, 0xFF	; 255
    483a:	11 f4       	brne	.+4      	; 0x4840 <__addsf3+0x1a>
    483c:	1e f4       	brtc	.+6      	; 0x4844 <__addsf3+0x1e>
    483e:	fb ce       	rjmp	.-522    	; 0x4636 <__fp_nan>
    4840:	0e f4       	brtc	.+2      	; 0x4844 <__addsf3+0x1e>
    4842:	e0 95       	com	r30
    4844:	e7 fb       	bst	r30, 7
    4846:	f1 ce       	rjmp	.-542    	; 0x462a <__fp_inf>

00004848 <__addsf3x>:
    4848:	e9 2f       	mov	r30, r25
    484a:	3c df       	rcall	.-392    	; 0x46c4 <__fp_split3>
    484c:	80 f3       	brcs	.-32     	; 0x482e <__addsf3+0x8>
    484e:	ba 17       	cp	r27, r26
    4850:	62 07       	cpc	r22, r18
    4852:	73 07       	cpc	r23, r19
    4854:	84 07       	cpc	r24, r20
    4856:	95 07       	cpc	r25, r21
    4858:	18 f0       	brcs	.+6      	; 0x4860 <__addsf3x+0x18>
    485a:	71 f4       	brne	.+28     	; 0x4878 <__addsf3x+0x30>
    485c:	9e f5       	brtc	.+102    	; 0x48c4 <__addsf3x+0x7c>
    485e:	54 cf       	rjmp	.-344    	; 0x4708 <__fp_zero>
    4860:	0e f4       	brtc	.+2      	; 0x4864 <__addsf3x+0x1c>
    4862:	e0 95       	com	r30
    4864:	0b 2e       	mov	r0, r27
    4866:	ba 2f       	mov	r27, r26
    4868:	a0 2d       	mov	r26, r0
    486a:	0b 01       	movw	r0, r22
    486c:	b9 01       	movw	r22, r18
    486e:	90 01       	movw	r18, r0
    4870:	0c 01       	movw	r0, r24
    4872:	ca 01       	movw	r24, r20
    4874:	a0 01       	movw	r20, r0
    4876:	11 24       	eor	r1, r1
    4878:	ff 27       	eor	r31, r31
    487a:	59 1b       	sub	r21, r25
    487c:	99 f0       	breq	.+38     	; 0x48a4 <__addsf3x+0x5c>
    487e:	59 3f       	cpi	r21, 0xF9	; 249
    4880:	50 f4       	brcc	.+20     	; 0x4896 <__addsf3x+0x4e>
    4882:	50 3e       	cpi	r21, 0xE0	; 224
    4884:	68 f1       	brcs	.+90     	; 0x48e0 <__addsf3x+0x98>
    4886:	1a 16       	cp	r1, r26
    4888:	f0 40       	sbci	r31, 0x00	; 0
    488a:	a2 2f       	mov	r26, r18
    488c:	23 2f       	mov	r18, r19
    488e:	34 2f       	mov	r19, r20
    4890:	44 27       	eor	r20, r20
    4892:	58 5f       	subi	r21, 0xF8	; 248
    4894:	f3 cf       	rjmp	.-26     	; 0x487c <__addsf3x+0x34>
    4896:	46 95       	lsr	r20
    4898:	37 95       	ror	r19
    489a:	27 95       	ror	r18
    489c:	a7 95       	ror	r26
    489e:	f0 40       	sbci	r31, 0x00	; 0
    48a0:	53 95       	inc	r21
    48a2:	c9 f7       	brne	.-14     	; 0x4896 <__addsf3x+0x4e>
    48a4:	7e f4       	brtc	.+30     	; 0x48c4 <__addsf3x+0x7c>
    48a6:	1f 16       	cp	r1, r31
    48a8:	ba 0b       	sbc	r27, r26
    48aa:	62 0b       	sbc	r22, r18
    48ac:	73 0b       	sbc	r23, r19
    48ae:	84 0b       	sbc	r24, r20
    48b0:	ba f0       	brmi	.+46     	; 0x48e0 <__addsf3x+0x98>
    48b2:	91 50       	subi	r25, 0x01	; 1
    48b4:	a1 f0       	breq	.+40     	; 0x48de <__addsf3x+0x96>
    48b6:	ff 0f       	add	r31, r31
    48b8:	bb 1f       	adc	r27, r27
    48ba:	66 1f       	adc	r22, r22
    48bc:	77 1f       	adc	r23, r23
    48be:	88 1f       	adc	r24, r24
    48c0:	c2 f7       	brpl	.-16     	; 0x48b2 <__addsf3x+0x6a>
    48c2:	0e c0       	rjmp	.+28     	; 0x48e0 <__addsf3x+0x98>
    48c4:	ba 0f       	add	r27, r26
    48c6:	62 1f       	adc	r22, r18
    48c8:	73 1f       	adc	r23, r19
    48ca:	84 1f       	adc	r24, r20
    48cc:	48 f4       	brcc	.+18     	; 0x48e0 <__addsf3x+0x98>
    48ce:	87 95       	ror	r24
    48d0:	77 95       	ror	r23
    48d2:	67 95       	ror	r22
    48d4:	b7 95       	ror	r27
    48d6:	f7 95       	ror	r31
    48d8:	9e 3f       	cpi	r25, 0xFE	; 254
    48da:	08 f0       	brcs	.+2      	; 0x48de <__addsf3x+0x96>
    48dc:	b3 cf       	rjmp	.-154    	; 0x4844 <__addsf3+0x1e>
    48de:	93 95       	inc	r25
    48e0:	88 0f       	add	r24, r24
    48e2:	08 f0       	brcs	.+2      	; 0x48e6 <__addsf3x+0x9e>
    48e4:	99 27       	eor	r25, r25
    48e6:	ee 0f       	add	r30, r30
    48e8:	97 95       	ror	r25
    48ea:	87 95       	ror	r24
    48ec:	08 95       	ret

000048ee <__divsf3>:
    48ee:	42 de       	rcall	.-892    	; 0x4574 <__divsf3x>
    48f0:	d8 ce       	rjmp	.-592    	; 0x46a2 <__fp_round>

000048f2 <__eerd_block_m2560>:
    48f2:	dc 01       	movw	r26, r24
    48f4:	cb 01       	movw	r24, r22

000048f6 <__eerd_blraw_m2560>:
    48f6:	fc 01       	movw	r30, r24
    48f8:	f9 99       	sbic	0x1f, 1	; 31
    48fa:	fe cf       	rjmp	.-4      	; 0x48f8 <__eerd_blraw_m2560+0x2>
    48fc:	06 c0       	rjmp	.+12     	; 0x490a <__eerd_blraw_m2560+0x14>
    48fe:	f2 bd       	out	0x22, r31	; 34
    4900:	e1 bd       	out	0x21, r30	; 33
    4902:	f8 9a       	sbi	0x1f, 0	; 31
    4904:	31 96       	adiw	r30, 0x01	; 1
    4906:	00 b4       	in	r0, 0x20	; 32
    4908:	0d 92       	st	X+, r0
    490a:	41 50       	subi	r20, 0x01	; 1
    490c:	50 40       	sbci	r21, 0x00	; 0
    490e:	b8 f7       	brcc	.-18     	; 0x48fe <__eerd_blraw_m2560+0x8>
    4910:	08 95       	ret

00004912 <__divmodsi4>:
    4912:	97 fb       	bst	r25, 7
    4914:	09 2e       	mov	r0, r25
    4916:	05 26       	eor	r0, r21
    4918:	0e d0       	rcall	.+28     	; 0x4936 <__divmodsi4_neg1>
    491a:	57 fd       	sbrc	r21, 7
    491c:	04 d0       	rcall	.+8      	; 0x4926 <__divmodsi4_neg2>
    491e:	14 d0       	rcall	.+40     	; 0x4948 <__udivmodsi4>
    4920:	0a d0       	rcall	.+20     	; 0x4936 <__divmodsi4_neg1>
    4922:	00 1c       	adc	r0, r0
    4924:	38 f4       	brcc	.+14     	; 0x4934 <__divmodsi4_exit>

00004926 <__divmodsi4_neg2>:
    4926:	50 95       	com	r21
    4928:	40 95       	com	r20
    492a:	30 95       	com	r19
    492c:	21 95       	neg	r18
    492e:	3f 4f       	sbci	r19, 0xFF	; 255
    4930:	4f 4f       	sbci	r20, 0xFF	; 255
    4932:	5f 4f       	sbci	r21, 0xFF	; 255

00004934 <__divmodsi4_exit>:
    4934:	08 95       	ret

00004936 <__divmodsi4_neg1>:
    4936:	f6 f7       	brtc	.-4      	; 0x4934 <__divmodsi4_exit>
    4938:	90 95       	com	r25
    493a:	80 95       	com	r24
    493c:	70 95       	com	r23
    493e:	61 95       	neg	r22
    4940:	7f 4f       	sbci	r23, 0xFF	; 255
    4942:	8f 4f       	sbci	r24, 0xFF	; 255
    4944:	9f 4f       	sbci	r25, 0xFF	; 255
    4946:	08 95       	ret

00004948 <__udivmodsi4>:
    4948:	a1 e2       	ldi	r26, 0x21	; 33
    494a:	1a 2e       	mov	r1, r26
    494c:	aa 1b       	sub	r26, r26
    494e:	bb 1b       	sub	r27, r27
    4950:	fd 01       	movw	r30, r26
    4952:	0d c0       	rjmp	.+26     	; 0x496e <__udivmodsi4_ep>

00004954 <__udivmodsi4_loop>:
    4954:	aa 1f       	adc	r26, r26
    4956:	bb 1f       	adc	r27, r27
    4958:	ee 1f       	adc	r30, r30
    495a:	ff 1f       	adc	r31, r31
    495c:	a2 17       	cp	r26, r18
    495e:	b3 07       	cpc	r27, r19
    4960:	e4 07       	cpc	r30, r20
    4962:	f5 07       	cpc	r31, r21
    4964:	20 f0       	brcs	.+8      	; 0x496e <__udivmodsi4_ep>
    4966:	a2 1b       	sub	r26, r18
    4968:	b3 0b       	sbc	r27, r19
    496a:	e4 0b       	sbc	r30, r20
    496c:	f5 0b       	sbc	r31, r21

0000496e <__udivmodsi4_ep>:
    496e:	66 1f       	adc	r22, r22
    4970:	77 1f       	adc	r23, r23
    4972:	88 1f       	adc	r24, r24
    4974:	99 1f       	adc	r25, r25
    4976:	1a 94       	dec	r1
    4978:	69 f7       	brne	.-38     	; 0x4954 <__udivmodsi4_loop>
    497a:	60 95       	com	r22
    497c:	70 95       	com	r23
    497e:	80 95       	com	r24
    4980:	90 95       	com	r25
    4982:	9b 01       	movw	r18, r22
    4984:	ac 01       	movw	r20, r24
    4986:	bd 01       	movw	r22, r26
    4988:	cf 01       	movw	r24, r30
    498a:	08 95       	ret

0000498c <_exit>:
    498c:	f8 94       	cli

0000498e <__stop_program>:
    498e:	ff cf       	rjmp	.-2      	; 0x498e <__stop_program>
