<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>DRAMSimII: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::PowerConfig Member List</h1>This is the complete list of members for <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a>, including all inherited members.<p><table>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#f07db4e9251712740e5ce45fc42b2b70">DMperDRAM</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#2174e4e69551a1930410d70558c0c44b">DQperDRAM</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ede0f7bd140d8a07bcbc4febe85ae562">DQperRank</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#28ce2cb174daaa866b33cfdcde290666">DQSperDRAM</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#9944b877a3e2d3cf25f45cc8f4553c1b">frequency</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#784453494232856e7c97702cd9b5441d">frequencyScaleFactor</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#cc6137300dd0ae8efc940bad4fd0a4dc">IDD0</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#de79496bd6882a0ef7e7a79b70c42fa6">IDD2N</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#016237d8cbd57687e2be0a67f1cc9715">IDD2P</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#289c455a142ad23e9e4784b7972cf7a9">IDD3N</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#e1d400062bd5fd6e1d98901df2227a40">IDD3P</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#bdcf36714e73cfedf89863e26dfafa71">IDD4R</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#8e3826e185945cb6bd83929f0217aa65">IDD4W</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#06eb2db02c606eb3526a9093034baadf">IDD5</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ad82df9d7f34c709410708e028b72192">lastCalculation</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#edbe2735c82712b4c9d696e26c63248a">PdqRD</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#233890c03767cf6f3604c9a0a6fcdb34">PdqRDoth</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#39c42f04e2213ba93c87618fcf96ec11">PdqWR</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#3543e7a134ab79e005d894f454afb1a5">PdqWRoth</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ab22f1bf3026c8bec4c4b5a8c68664a5">PdsACT</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#768cfebd0e75a627c43c214b11f61d1e">PdsACT_STBY</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#63ee25ac031573e1dc14e1891a730831">PdsRD</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#b76f5022b9c3fe231b4dd4cc740c5d01">PdstermW</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#e067f41b7962d84291065d690185ed5f">PdsWR</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#afee19ddcd408b4ee09462870aeb631f">specFrequency</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#b73df1ca62af4b381ff848484bdfe3e8">tBurst</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ddec05dcbe5506a9d1f0a321a7d0012c">tRAS</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#e88e1afa1b55d111239edab708195126">tRC</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#2cdd07a9f2eeb3bf975bce1b771c6588">VDD</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#6be7a891471dacc52988c6d2087c7621">VDDmax</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#028ace0968813398c392e28b8555e59c">voltageScaleFactor</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">DRAMsimII::PowerConfig</a></td><td><code> [protected]</code></td></tr>
</table></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Sep 14 23:56:16 2009 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.8 </small></address>
</body>
</html>
