0.6
2019.1
May 24 2019
14:51:52
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v,1654529642,systemVerilog,,,,conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0.v,1654529697,systemVerilog,,,,dense_latency_0_0_0_0_0_0_0_0_0_0_0,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v,1654529689,systemVerilog,,,,dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config11_0_0.v,1654529705,systemVerilog,,,,dense_latency_ap_fixed_ap_fixed_config11_0_0,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1654529742,systemVerilog,,,,apatb_myproject_top,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/myproject.v,1654529711,systemVerilog,,,,myproject,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/pointwise_conv_1d_cl_0_0_0_0_0_0.v,1654529682,systemVerilog,,,,pointwise_conv_1d_cl_0_0_0_0_0_0,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.v,1654529702,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.v,1654529679,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.v,1654529686,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.v,1654529694,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.v,1654529708,systemVerilog,,,,sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1.v,1654529724,systemVerilog,,,,sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1;sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1_rom,/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
