Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 12 11:07:29 2018
| Host         : DESKTOP-9ODFEVG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/full_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/RE/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/WE/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_10/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_11/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_12/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_13/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_14/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_15/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_2/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_3/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_5/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_6/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_8/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_9/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/mux_select_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/mux_select_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/mux_select_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 318 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.326        0.000                      0                 2897        0.057        0.000                      0                 2897        2.000        0.000                       0                  1720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                6.326        0.000                      0                 2583        0.057        0.000                      0                 2583        9.020        0.000                       0                  1717  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     12.661        0.000                      0                  314        0.346        0.000                      0                  314  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.518ns  (logic 5.056ns (37.403%)  route 8.462ns (62.597%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.625    17.273    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.397 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.409    19.806    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.930 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41704/O
                         net (fo=1, routed)           0.000    19.930    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[15]
    SLICE_X32Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X32Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_15/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X32Y45         FDRE (Setup_fdre_C_D)        0.077    26.256    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_15
  -------------------------------------------------------------------
                         required time                         26.256    
                         arrival time                         -19.930    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.347ns  (logic 5.056ns (37.882%)  route 8.291ns (62.118%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.625    17.273    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.397 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.238    19.635    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    19.759 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o46954/O
                         net (fo=1, routed)           0.000    19.759    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[15]
    SLICE_X33Y46         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X33Y46         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_15/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.029    26.208    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_15
  -------------------------------------------------------------------
                         required time                         26.208    
                         arrival time                         -19.759    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 5.056ns (37.823%)  route 8.311ns (62.177%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.625    17.273    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.397 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.258    19.656    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.780 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410455/O
                         net (fo=1, routed)           0.000    19.780    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[15]
    SLICE_X30Y44         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X30Y44         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_15/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.077    26.255    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_15
  -------------------------------------------------------------------
                         required time                         26.255    
                         arrival time                         -19.780    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.330ns  (logic 5.056ns (37.930%)  route 8.274ns (62.070%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[9])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[9]
                         net (fo=2, routed)           1.916    17.564    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[9]
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.688 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4149011/O
                         net (fo=8, routed)           1.930    19.618    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414901
    SLICE_X34Y39         LUT6 (Prop_lut6_I5_O)        0.124    19.742 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413197/O
                         net (fo=1, routed)           0.000    19.742    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[9]
    SLICE_X34Y39         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X34Y39         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_9/C
                         clock pessimism              0.385    26.256    
                         clock uncertainty           -0.079    26.177    
    SLICE_X34Y39         FDRE (Setup_fdre_C_D)        0.077    26.254    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_9
  -------------------------------------------------------------------
                         required time                         26.254    
                         arrival time                         -19.742    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.277ns  (logic 5.056ns (38.082%)  route 8.221ns (61.918%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.625    17.273    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.397 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.168    19.565    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.689 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o45204/O
                         net (fo=1, routed)           0.000    19.689    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[15]
    SLICE_X34Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X34Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_15/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.077    26.256    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_15
  -------------------------------------------------------------------
                         required time                         26.256    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_8/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.269ns  (logic 5.056ns (38.104%)  route 8.213ns (61.896%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[8])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[8]
                         net (fo=2, routed)           1.771    17.419    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[8]
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.543 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4147911/O
                         net (fo=8, routed)           2.014    19.557    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414791
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.681 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o42587/O
                         net (fo=1, routed)           0.000    19.681    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[8]
    SLICE_X34Y41         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X34Y41         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_8/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.077    26.255    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_8
  -------------------------------------------------------------------
                         required time                         26.255    
                         arrival time                         -19.681    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.212ns  (logic 5.056ns (38.267%)  route 8.156ns (61.733%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.625    17.273    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.397 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.103    19.501    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.625 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o412204/O
                         net (fo=1, routed)           0.000    19.625    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[15]
    SLICE_X31Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X31Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_15/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)        0.029    26.207    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_15
  -------------------------------------------------------------------
                         required time                         26.207    
                         arrival time                         -19.625    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.255ns  (logic 5.056ns (38.144%)  route 8.199ns (61.856%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[12])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[12]
                         net (fo=5, routed)           1.900    17.549    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[12]
    SLICE_X24Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.673 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4135811/O
                         net (fo=8, routed)           1.871    19.543    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413581
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.667 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41387/O
                         net (fo=1, routed)           0.000    19.667    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[12]
    SLICE_X28Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_12/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.077    26.255    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_12
  -------------------------------------------------------------------
                         required time                         26.255    
                         arrival time                         -19.667    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.197ns  (logic 5.056ns (38.312%)  route 8.141ns (61.688%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[12])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[12]
                         net (fo=5, routed)           1.900    17.549    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[12]
    SLICE_X24Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.673 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4135811/O
                         net (fo=8, routed)           1.813    19.485    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413581
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124    19.609 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o44887/O
                         net (fo=1, routed)           0.000    19.609    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[12]
    SLICE_X28Y46         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y46         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_12/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)        0.077    26.255    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_12
  -------------------------------------------------------------------
                         required time                         26.255    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 5.056ns (38.511%)  route 8.073ns (61.489%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.935     8.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47/O
                         net (fo=1, routed)           0.000     8.928    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_47
    SLICE_X36Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     9.140 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_6/O
                         net (fo=56, routed)          2.492    11.632    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[1]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.016    15.648 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.625    17.273    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.397 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.020    19.417    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124    19.541 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o43454/O
                         net (fo=1, routed)           0.000    19.541    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_331_OUT[15]
    SLICE_X32Y46         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X32Y46         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_15/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)        0.077    26.256    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_15
  -------------------------------------------------------------------
                         required time                         26.256    
                         arrival time                         -19.541    
  -------------------------------------------------------------------
                         slack                                  6.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.280ns (64.159%)  route 0.156ns (35.841%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y50         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_5/Q
                         net (fo=1, routed)           0.156     2.129    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3[5]
    SLICE_X15Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.174 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_65/O
                         net (fo=1, routed)           0.000     2.174    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_65
    SLICE_X15Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.245 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f7_4/O
                         net (fo=1, routed)           0.000     2.245    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f75
    SLICE_X15Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.268 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_2_f8_4/O
                         net (fo=1, routed)           0.000     2.268    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_out_aa[5]
    SLICE_X15Y49         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y49         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_5/C
                         clock pessimism             -0.282     2.106    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.105     2.211    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_5
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000048/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.649%)  route 0.272ns (62.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.553     1.825    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X24Y29         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000048/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000048/Q
                         net (fo=1, routed)           0.272     2.260    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000000a4
    SLICE_X20Y24         SRL16E                                       r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.816     2.370    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y24         SRL16E                                       r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac/CLK
                         clock pessimism             -0.287     2.083    
    SLICE_X20Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.200    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_4_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.283ns (60.884%)  route 0.182ns (39.116%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.566     1.838    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y48         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_4_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.141     1.979 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_4_1/Q
                         net (fo=1, routed)           0.182     2.161    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_4[1]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.206 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_53/O
                         net (fo=1, routed)           0.000     2.206    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_53
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I1_O)      0.074     2.280 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f7_0/O
                         net (fo=1, routed)           0.000     2.280    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f71
    SLICE_X18Y50         MUXF8 (Prop_muxf8_I0_O)      0.023     2.303 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_2_f8_0/O
                         net (fo=1, routed)           0.000     2.303    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_out_aa[1]
    SLICE_X18Y50         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.829     2.383    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y50         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_1/C
                         clock pessimism             -0.282     2.101    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     2.206    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_8/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.927%)  route 0.319ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y41         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.164     2.000 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8/Q
                         net (fo=3, routed)           0.319     2.319    Inst_student_code/Inst_lc3_computer/lc3_mem/r_din[8]
    RAMB36_X2Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_8/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.876     2.430    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_8/CLKARDCLK
                         clock pessimism             -0.515     1.915    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.211    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_8
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_14_0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.292ns (56.519%)  route 0.225ns (43.481%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X16Y50         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_14_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDCE (Prop_fdce_C_Q)         0.164     1.996 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_14_0/Q
                         net (fo=1, routed)           0.225     2.220    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_14[0]
    SLICE_X16Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.265 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4/O
                         net (fo=1, routed)           0.000     2.265    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I1_O)      0.064     2.329 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_3_f7/O
                         net (fo=1, routed)           0.000     2.329    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_3_f7
    SLICE_X16Y48         MUXF8 (Prop_muxf8_I1_O)      0.019     2.348 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_2_f8/O
                         net (fo=1, routed)           0.000     2.348    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_out_aa[0]
    SLICE_X16Y48         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X16Y48         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_0/C
                         clock pessimism             -0.282     2.106    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.134     2.240    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_0
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.488%)  route 0.341ns (67.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.567     1.839    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X12Y40         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164     2.003 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6/Q
                         net (fo=4, routed)           0.341     2.344    Inst_student_code/Inst_lc3_computer/lc3_mem/r_din[6]
    RAMB36_X0Y7          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.876     2.430    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X0Y7          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_6/CLKARDCLK
                         clock pessimism             -0.515     1.915    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.211    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 my_debounce[2].Inst_debounce1/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_debounce[2].Inst_debounce1/q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.950%)  route 0.304ns (62.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.566     1.838    my_debounce[2].Inst_debounce1/clk
    SLICE_X33Y49         FDRE                                         r  my_debounce[2].Inst_debounce1/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  my_debounce[2].Inst_debounce1/state_reg_reg[0]/Q
                         net (fo=25, routed)          0.304     2.283    my_debounce[2].Inst_debounce1/state_reg_0[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.045     2.328 r  my_debounce[2].Inst_debounce1/q_reg[5]_i_1__5/O
                         net (fo=1, routed)           0.000     2.328    my_debounce[2].Inst_debounce1/sel0[5]
    SLICE_X35Y50         FDRE                                         r  my_debounce[2].Inst_debounce1/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.830     2.384    my_debounce[2].Inst_debounce1/clk
    SLICE_X35Y50         FDRE                                         r  my_debounce[2].Inst_debounce1/q_reg_reg[5]/C
                         clock pessimism             -0.282     2.102    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     2.193    my_debounce[2].Inst_debounce1/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_debounce[2].Inst_debounce1/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_debounce[2].Inst_debounce1/q_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.796%)  route 0.306ns (62.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.566     1.838    my_debounce[2].Inst_debounce1/clk
    SLICE_X33Y49         FDRE                                         r  my_debounce[2].Inst_debounce1/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  my_debounce[2].Inst_debounce1/state_reg_reg[0]/Q
                         net (fo=25, routed)          0.306     2.285    my_debounce[2].Inst_debounce1/state_reg_0[0]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.045     2.330 r  my_debounce[2].Inst_debounce1/q_reg[7]_i_1__5/O
                         net (fo=1, routed)           0.000     2.330    my_debounce[2].Inst_debounce1/sel0[7]
    SLICE_X35Y50         FDRE                                         r  my_debounce[2].Inst_debounce1/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.830     2.384    my_debounce[2].Inst_debounce1/clk
    SLICE_X35Y50         FDRE                                         r  my_debounce[2].Inst_debounce1/q_reg_reg[7]/C
                         clock pessimism             -0.282     2.102    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     2.194    my_debounce[2].Inst_debounce1/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.257ns (49.218%)  route 0.265ns (50.782%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y50         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2/Q
                         net (fo=20, routed)          0.265     2.238    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg[2]
    SLICE_X14Y46         MUXF7 (Prop_muxf7_S_O)       0.093     2.331 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f7_6/O
                         net (fo=1, routed)           0.000     2.331    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f77
    SLICE_X14Y46         MUXF8 (Prop_muxf8_I0_O)      0.023     2.354 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_2_f8_6/O
                         net (fo=1, routed)           0.000     2.354    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_out_aa[7]
    SLICE_X14Y46         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y46         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_7/C
                         clock pessimism             -0.282     2.105    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.105     2.210    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_7
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.274%)  route 0.243ns (59.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.565     1.837    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X8Y37          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     2.001 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/Q
                         net (fo=35, routed)          0.243     2.244    Inst_student_code/Inst_lc3_computer/lc3_mem/r_addr[7]
    RAMB36_X0Y7          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.876     2.430    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X0Y7          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_6/CLKARDCLK
                         clock pessimism             -0.515     1.915    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.098    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y1     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y7     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y10    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y27    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ba/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ba/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y27    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007be/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007aa/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y23    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y26    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y23    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007bb/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y23    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007bd/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y23    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y27    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y29    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b2/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       12.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.661ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 0.664ns (10.231%)  route 5.826ns (89.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          3.352    12.902    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X33Y33         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X33Y33         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/C
                         clock pessimism              0.385    26.251    
                         clock uncertainty           -0.079    26.172    
    SLICE_X33Y33         FDCE (Recov_fdce_C_CLR)     -0.609    25.563    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                 12.661    

Slack (MET) :             13.029ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_15/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.664ns (10.836%)  route 5.464ns (89.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.989    12.539    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X29Y42         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X29Y42         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_15/C
                         clock pessimism              0.385    26.256    
                         clock uncertainty           -0.079    26.177    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.609    25.568    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_15
  -------------------------------------------------------------------
                         required time                         25.568    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                 13.029    

Slack (MET) :             13.136ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 0.664ns (11.037%)  route 5.352ns (88.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.878    12.428    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y42         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y42         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/C
                         clock pessimism              0.385    26.252    
                         clock uncertainty           -0.079    26.173    
    SLICE_X25Y42         FDCE (Recov_fdce_C_CLR)     -0.609    25.564    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14
  -------------------------------------------------------------------
                         required time                         25.564    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                 13.136    

Slack (MET) :             13.160ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.664ns (11.075%)  route 5.332ns (88.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 25.870 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.857    12.407    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X33Y38         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.500    25.870    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X33Y38         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3/C
                         clock pessimism              0.385    26.255    
                         clock uncertainty           -0.079    26.176    
    SLICE_X33Y38         FDCE (Recov_fdce_C_CLR)     -0.609    25.567    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3
  -------------------------------------------------------------------
                         required time                         25.567    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                 13.160    

Slack (MET) :             13.160ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_9/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.664ns (11.075%)  route 5.332ns (88.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 25.870 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.857    12.407    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X33Y38         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.500    25.870    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X33Y38         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_9/C
                         clock pessimism              0.385    26.255    
                         clock uncertainty           -0.079    26.176    
    SLICE_X33Y38         FDCE (Recov_fdce_C_CLR)     -0.609    25.567    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_9
  -------------------------------------------------------------------
                         required time                         25.567    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                 13.160    

Slack (MET) :             13.253ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.664ns (11.086%)  route 5.325ns (88.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.851    12.401    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X28Y41         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y41         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8/C
                         clock pessimism              0.385    26.256    
                         clock uncertainty           -0.079    26.177    
    SLICE_X28Y41         FDCE (Recov_fdce_C_CLR)     -0.523    25.654    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8
  -------------------------------------------------------------------
                         required time                         25.654    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                 13.253    

Slack (MET) :             13.277ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_12/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.664ns (11.300%)  route 5.212ns (88.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.738    12.287    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X27Y37         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X27Y37         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_12/C
                         clock pessimism              0.385    26.253    
                         clock uncertainty           -0.079    26.174    
    SLICE_X27Y37         FDCE (Recov_fdce_C_CLR)     -0.609    25.565    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_12
  -------------------------------------------------------------------
                         required time                         25.565    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                 13.277    

Slack (MET) :             13.543ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.664ns (11.653%)  route 5.034ns (88.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 25.869 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.560    12.109    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X28Y38         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.499    25.869    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y38         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/C
                         clock pessimism              0.385    26.254    
                         clock uncertainty           -0.079    26.175    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.523    25.652    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2
  -------------------------------------------------------------------
                         required time                         25.652    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                 13.543    

Slack (MET) :             13.756ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_4/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.664ns (11.964%)  route 4.886ns (88.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 25.920 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.412    11.961    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X2Y37          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.550    25.920    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X2Y37          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_4/C
                         clock pessimism              0.485    26.405    
                         clock uncertainty           -0.079    26.326    
    SLICE_X2Y37          FDCE (Recov_fdce_C_CLR)     -0.609    25.717    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_4
  -------------------------------------------------------------------
                         required time                         25.717    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                 13.756    

Slack (MET) :             13.756ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_5/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.664ns (11.964%)  route 4.886ns (88.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 25.920 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.671     6.411    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X6Y29          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     6.929 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=73, routed)          2.474     9.404    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.146     9.550 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.412    11.961    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X2Y37          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.550    25.920    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X2Y37          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_5/C
                         clock pessimism              0.485    26.405    
                         clock uncertainty           -0.079    26.326    
    SLICE_X2Y37          FDCE (Recov_fdce_C_CLR)     -0.609    25.717    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_5
  -------------------------------------------------------------------
                         required time                         25.717    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                 13.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.713%)  route 0.387ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.387     2.360    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y49         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y49         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_0/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_0
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.713%)  route 0.387ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.387     2.360    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y49         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y49         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_1/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_1
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.713%)  route 0.387ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.387     2.360    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y49         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y49         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_2/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_2
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.713%)  route 0.387ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.387     2.360    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y49         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y49         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_3/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_3
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.713%)  route 0.387ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.387     2.360    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y49         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y49         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_5/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_5
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.462%)  route 0.392ns (73.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.392     2.365    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y48         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y48         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_0/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_0
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.462%)  route 0.392ns (73.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.392     2.365    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y48         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y48         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_1/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_1
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.462%)  route 0.392ns (73.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.392     2.365    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y48         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y48         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_2/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_2
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.462%)  route 0.392ns (73.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.392     2.365    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y48         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y48         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_3/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_3
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_4/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.462%)  route 0.392ns (73.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.560     1.832    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X14Y51         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.392     2.365    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X17Y48         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X17Y48         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_4/C
                         clock pessimism             -0.282     2.106    
    SLICE_X17Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_12_4
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.351    





