----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.060 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.060 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.372      ; 0.312      ;
; -0.060 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.372      ; 0.312      ;
; -0.060 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.372      ; 0.312      ;
; -0.060 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.372      ; 0.312      ;
; -0.060 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.372      ; 0.312      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.060 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.574                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.634                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.060 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.372 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.312 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.088       ; 55         ; 0.000  ; 1.918  ;
;    Cell                ;       ; 5     ; 3.323       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.300       ; 96         ; 0.300  ; 0.300  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.813       ; 56         ; 0.000  ; 2.353  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.262   ; 7.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.855 ;   0.286  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.773 ;   1.918  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.262 ;   0.489  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.574   ; 0.312    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.262 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.562 ;   0.300  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N24      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama3|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.574 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.634   ; 7.634    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.788 ;   0.310  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.141 ;   2.353  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N24      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama3|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.565 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~CLKMUX_0                      ;
;   8.567 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.634 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.634   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.634   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.060 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.574                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.634                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.060 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.372 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.312 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.088       ; 55         ; 0.000  ; 1.918  ;
;    Cell                ;       ; 5     ; 3.323       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.300       ; 96         ; 0.300  ; 0.300  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.813       ; 56         ; 0.000  ; 2.353  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.262   ; 7.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.855 ;   0.286  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.773 ;   1.918  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.262 ;   0.489  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.574   ; 0.312    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.262 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.562 ;   0.300  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N6       ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama2|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.574 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.634   ; 7.634    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.788 ;   0.310  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.141 ;   2.353  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N6       ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama2|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.565 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~CLKMUX_0                      ;
;   8.567 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.634 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.634   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.634   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.060 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.574                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.634                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.060 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.372 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.312 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.088       ; 55         ; 0.000  ; 1.918  ;
;    Cell                ;       ; 5     ; 3.323       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.300       ; 96         ; 0.300  ; 0.300  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.813       ; 56         ; 0.000  ; 2.353  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.262   ; 7.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.855 ;   0.286  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.773 ;   1.918  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.262 ;   0.489  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.574   ; 0.312    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.262 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.562 ;   0.300  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N48      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama1|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.574 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.634   ; 7.634    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.788 ;   0.310  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.141 ;   2.353  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N48      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama1|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.565 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~CLKMUX_0                      ;
;   8.567 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.634 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.634   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.634   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.060 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.574                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.634                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.060 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.372 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.312 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.088       ; 55         ; 0.000  ; 1.918  ;
;    Cell                ;       ; 5     ; 3.323       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.300       ; 96         ; 0.300  ; 0.300  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.813       ; 56         ; 0.000  ; 2.353  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.262   ; 7.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.855 ;   0.286  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.773 ;   1.918  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.262 ;   0.489  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.574   ; 0.312    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.262 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.562 ;   0.300  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N18      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama0|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.574 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.634   ; 7.634    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.788 ;   0.310  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.141 ;   2.353  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N18      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama0|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.565 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~CLKMUX_0                      ;
;   8.567 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.634 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.634   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.634   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.060 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.574                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.634                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.060 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.372 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.312 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.088       ; 55         ; 0.000  ; 1.918  ;
;    Cell                ;       ; 5     ; 3.323       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.300       ; 96         ; 0.300  ; 0.300  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.813       ; 56         ; 0.000  ; 2.353  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.262   ; 7.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.855 ;   0.286  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.773 ;   1.918  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.262 ;   0.489  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.574   ; 0.312    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.262 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.562 ;   0.300  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N36      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama5|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.574 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.634   ; 7.634    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.788 ;   0.310  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.141 ;   2.353  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N36      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama5|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.565 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~CLKMUX_0                      ;
;   8.567 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.634 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.634   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.634   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.069 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 0C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.069 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.359      ; 0.290      ;
; -0.069 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.359      ; 0.290      ;
; -0.069 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.359      ; 0.290      ;
; -0.069 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.359      ; 0.290      ;
; -0.069 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.359      ; 0.290      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.069 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.645                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.714                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.069 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.359 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.290 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.166       ; 56         ; 0.000  ; 1.980  ;
;    Cell                ;       ; 5     ; 3.330       ; 44         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.278       ; 96         ; 0.278  ; 0.278  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.876       ; 57         ; 0.000  ; 2.420  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.355   ; 7.355    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.925 ;   0.306  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.905 ;   1.980  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.355 ;   0.450  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.645   ; 0.290    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.355 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.355 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.633 ;   0.278  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N24      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama3|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.645 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.714   ; 7.714    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.767 ;   0.328  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.187 ;   2.420  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N24      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama3|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.550 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~CLKMUX_0                      ;
;   8.556 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.714 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.714   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.714   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.069 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.645                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.714                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.069 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.359 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.290 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.166       ; 56         ; 0.000  ; 1.980  ;
;    Cell                ;       ; 5     ; 3.330       ; 44         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.278       ; 96         ; 0.278  ; 0.278  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.876       ; 57         ; 0.000  ; 2.420  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.355   ; 7.355    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.925 ;   0.306  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.905 ;   1.980  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.355 ;   0.450  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.645   ; 0.290    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.355 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.355 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.633 ;   0.278  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N6       ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama2|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.645 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.714   ; 7.714    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.767 ;   0.328  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.187 ;   2.420  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N6       ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama2|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.550 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~CLKMUX_0                      ;
;   8.556 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.714 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.714   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.714   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.069 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.645                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.714                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.069 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.359 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.290 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.166       ; 56         ; 0.000  ; 1.980  ;
;    Cell                ;       ; 5     ; 3.330       ; 44         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.278       ; 96         ; 0.278  ; 0.278  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.876       ; 57         ; 0.000  ; 2.420  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.355   ; 7.355    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.925 ;   0.306  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.905 ;   1.980  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.355 ;   0.450  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.645   ; 0.290    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.355 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.355 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.633 ;   0.278  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N48      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama1|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.645 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.714   ; 7.714    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.767 ;   0.328  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.187 ;   2.420  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N48      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama1|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.550 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~CLKMUX_0                      ;
;   8.556 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.714 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.714   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.714   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.069 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.645                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.714                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.069 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.359 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.290 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.166       ; 56         ; 0.000  ; 1.980  ;
;    Cell                ;       ; 5     ; 3.330       ; 44         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.278       ; 96         ; 0.278  ; 0.278  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.876       ; 57         ; 0.000  ; 2.420  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.355   ; 7.355    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.925 ;   0.306  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.905 ;   1.980  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.355 ;   0.450  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.645   ; 0.290    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.355 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.355 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.633 ;   0.278  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N18      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama0|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.645 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.714   ; 7.714    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.767 ;   0.328  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.187 ;   2.420  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N18      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama0|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.550 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~CLKMUX_0                      ;
;   8.556 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.714 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.714   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.714   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.069 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 7.645                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.714                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.069 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.359 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.290 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.166       ; 56         ; 0.000  ; 1.980  ;
;    Cell                ;       ; 5     ; 3.330       ; 44         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.278       ; 96         ; 0.278  ; 0.278  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.876       ; 57         ; 0.000  ; 2.420  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.355   ; 7.355    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.925 ;   0.306  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.905 ;   1.980  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.355 ;   0.450  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 7.645   ; 0.290    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.355 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   7.355 ;   0.000  ; FF ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.633 ;   0.278  ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N36      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama5|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.645 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7.714   ; 7.714    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.767 ;   0.328  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   8.187 ;   2.420  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N36      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama5|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   8.550 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~CLKMUX_0                      ;
;   8.556 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   7.714 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.714   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7.714   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.006 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Fast 1100mV 0C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.006 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.164      ; 0.158      ;
; -0.006 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.164      ; 0.158      ;
; -0.006 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.164      ; 0.158      ;
; -0.006 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.164      ; 0.158      ;
; -0.006 ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1] ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.164      ; 0.158      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.006 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 3.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 3.550                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.006 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.164 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.158 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.001       ; 57         ; 0.000  ; 0.954  ;
;    Cell                ;       ; 5     ; 1.489       ; 43         ; 0.138  ; 0.798  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130  ; 0.130  ;
;    Cell                ;       ; 2     ; 0.028       ; 18         ; 0.000  ; 0.028  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.306       ; 59         ; 0.000  ; 1.157  ;
;    Cell                ;       ; 7     ; 1.611       ; 41         ; 0.002  ; 0.922  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 3.386   ; 3.386    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.781 ;   0.548  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.924 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.924 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.618 ;   0.798  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.117 ;   0.499  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.255 ;   0.138  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.209 ;   0.954  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   3.386 ;   0.177  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 3.544   ; 0.158    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   3.386 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   3.386 ;   0.000  ; RR ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.516 ;   0.130  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N24      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama3|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.544 ;   0.028  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3.550   ; 3.550    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.847 ;   0.614  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.941 ;   0.922  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.476 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.622 ;   0.146  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.779 ;   1.157  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N24      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama3|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   3.915 ;   0.136  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~CLKMUX_0                      ;
;   3.917 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   3.550 ;   -0.367 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3.550   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3.550   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.006 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 3.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 3.550                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.006 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.164 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.158 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.001       ; 57         ; 0.000  ; 0.954  ;
;    Cell                ;       ; 5     ; 1.489       ; 43         ; 0.138  ; 0.798  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130  ; 0.130  ;
;    Cell                ;       ; 2     ; 0.028       ; 18         ; 0.000  ; 0.028  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.306       ; 59         ; 0.000  ; 1.157  ;
;    Cell                ;       ; 7     ; 1.611       ; 41         ; 0.002  ; 0.922  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 3.386   ; 3.386    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.781 ;   0.548  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.924 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.924 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.618 ;   0.798  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.117 ;   0.499  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.255 ;   0.138  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.209 ;   0.954  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   3.386 ;   0.177  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 3.544   ; 0.158    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   3.386 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   3.386 ;   0.000  ; RR ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.516 ;   0.130  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N6       ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama2|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.544 ;   0.028  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3.550   ; 3.550    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.847 ;   0.614  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.941 ;   0.922  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.476 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.622 ;   0.146  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.779 ;   1.157  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N6       ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama2|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   3.915 ;   0.136  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~CLKMUX_0                      ;
;   3.917 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   3.550 ;   -0.367 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3.550   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3.550   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N6       ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.006 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 3.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 3.550                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.006 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.164 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.158 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.001       ; 57         ; 0.000  ; 0.954  ;
;    Cell                ;       ; 5     ; 1.489       ; 43         ; 0.138  ; 0.798  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130  ; 0.130  ;
;    Cell                ;       ; 2     ; 0.028       ; 18         ; 0.000  ; 0.028  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.306       ; 59         ; 0.000  ; 1.157  ;
;    Cell                ;       ; 7     ; 1.611       ; 41         ; 0.002  ; 0.922  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 3.386   ; 3.386    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.781 ;   0.548  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.924 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.924 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.618 ;   0.798  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.117 ;   0.499  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.255 ;   0.138  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.209 ;   0.954  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   3.386 ;   0.177  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 3.544   ; 0.158    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   3.386 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   3.386 ;   0.000  ; RR ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.516 ;   0.130  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N48      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama1|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.544 ;   0.028  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3.550   ; 3.550    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.847 ;   0.614  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.941 ;   0.922  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.476 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.622 ;   0.146  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.779 ;   1.157  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N48      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama1|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   3.915 ;   0.136  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~CLKMUX_0                      ;
;   3.917 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   3.550 ;   -0.367 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3.550   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3.550   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.006 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 3.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 3.550                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.006 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.164 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.158 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.001       ; 57         ; 0.000  ; 0.954  ;
;    Cell                ;       ; 5     ; 1.489       ; 43         ; 0.138  ; 0.798  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130  ; 0.130  ;
;    Cell                ;       ; 2     ; 0.028       ; 18         ; 0.000  ; 0.028  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.306       ; 59         ; 0.000  ; 1.157  ;
;    Cell                ;       ; 7     ; 1.611       ; 41         ; 0.002  ; 0.922  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 3.386   ; 3.386    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.781 ;   0.548  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.924 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.924 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.618 ;   0.798  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.117 ;   0.499  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.255 ;   0.138  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.209 ;   0.954  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   3.386 ;   0.177  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 3.544   ; 0.158    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   3.386 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   3.386 ;   0.000  ; RR ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.516 ;   0.130  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N18      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama0|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.544 ;   0.028  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3.550   ; 3.550    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.847 ;   0.614  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.941 ;   0.922  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.476 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.622 ;   0.146  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.779 ;   1.157  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N18      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama0|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   3.915 ;   0.136  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~CLKMUX_0                      ;
;   3.917 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   3.550 ;   -0.367 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3.550   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3.550   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.006 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; To Node            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time  ; 3.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time ; 3.550                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack              ; -0.006 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.164 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.158 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.001       ; 57         ; 0.000  ; 0.954  ;
;    Cell                ;       ; 5     ; 1.489       ; 43         ; 0.138  ; 0.798  ;
;    PLL Compensation    ;       ; 1     ; -0.104      ; 0          ; -0.104 ; -0.104 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130  ; 0.130  ;
;    Cell                ;       ; 2     ; 0.028       ; 18         ; 0.000  ; 0.028  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 2.306       ; 59         ; 0.000  ; 1.157  ;
;    Cell                ;       ; 7     ; 1.611       ; 41         ; 0.002  ; 0.922  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 3.386   ; 3.386    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.781 ;   0.548  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.924 ;   0.143  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.924 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   -0.104 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.820 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.618 ;   0.798  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.117 ;   0.499  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.255 ;   0.138  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.209 ;   0.954  ; RR ; IC   ; 1      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   3.386 ;   0.177  ; RR ; CELL ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
; 3.544   ; 0.158    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   3.386 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y51_N16            ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]                                                                                                                   ;
;   3.386 ;   0.000  ; RR ; CELL ; 8      ; FF_X24_Y51_N16            ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_wraddr_q[1]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.516 ;   0.130  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N36      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama5|portaaddr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.544 ;   0.028  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3.550   ; 3.550    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.847 ;   0.614  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.153  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.019  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.019 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.941 ;   0.922  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.476 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.622 ;   0.146  ; RR ; CELL ; 17609  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.779 ;   1.157  ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N36      ; the_system|vector_add_system|vector_add_std_ic_inst|vector_add_inst_0|kernel|thevector_add_function|thebb_vector_add_B0|thebb_vector_add_B0_stall_region|thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|thei_add_5_vector_add|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1|lutrama5|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   3.915 ;   0.136  ; RR ; CELL ; 5      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~CLKMUX_0                      ;
;   3.917 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
;   3.550 ;   -0.367 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3.550   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3.550   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|vector_add_system:vector_add_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_sfc_c0_entry_vector_add_c0_enter_vector_add:thei_sfc_c0_entry_vector_add_c0_enter_vector_add_aunroll_x|i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12:thei_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_aunroll_x|floatComponent_i_sfc_logic_c0_entry_vector_add_c0_enter_vector_add12_addBlock_tyA0Zcp36cd0oq3cd06oq3cz0:thei_add_5_vector_add|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT1 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


