-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "12/11/2025 03:21:50"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Prime_Finder_16bit_Top_Group55 IS
    PORT (
	MAX10_CLK1_50 : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	KEY : IN std_logic_vector(1 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0)
	);
END Prime_Finder_16bit_Top_Group55;

-- Design Ports Information
-- SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Prime_Finder_16bit_Top_Group55 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_MAX10_CLK1_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MAX10_CLK1_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \MAX10_CLK1_50~input_o\ : std_logic;
SIGNAL \MAX10_CLK1_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \key0_sync1~0_combout\ : std_logic;
SIGNAL \key0_sync1~q\ : std_logic;
SIGNAL \key0_sync2~q\ : std_logic;
SIGNAL \debounce_cnt0[0]~16_combout\ : std_logic;
SIGNAL \debounce_cnt0[0]~38_combout\ : std_logic;
SIGNAL \debounce_cnt0[0]~17\ : std_logic;
SIGNAL \debounce_cnt0[1]~18_combout\ : std_logic;
SIGNAL \debounce_cnt0[1]~19\ : std_logic;
SIGNAL \debounce_cnt0[2]~20_combout\ : std_logic;
SIGNAL \debounce_cnt0[2]~21\ : std_logic;
SIGNAL \debounce_cnt0[3]~22_combout\ : std_logic;
SIGNAL \debounce_cnt0[3]~23\ : std_logic;
SIGNAL \debounce_cnt0[4]~24_combout\ : std_logic;
SIGNAL \debounce_cnt0[4]~25\ : std_logic;
SIGNAL \debounce_cnt0[5]~26_combout\ : std_logic;
SIGNAL \debounce_cnt0[5]~27\ : std_logic;
SIGNAL \debounce_cnt0[6]~28_combout\ : std_logic;
SIGNAL \debounce_cnt0[6]~29\ : std_logic;
SIGNAL \debounce_cnt0[7]~30_combout\ : std_logic;
SIGNAL \debounce_cnt0[7]~31\ : std_logic;
SIGNAL \debounce_cnt0[8]~32_combout\ : std_logic;
SIGNAL \debounce_cnt0[8]~33\ : std_logic;
SIGNAL \debounce_cnt0[9]~34_combout\ : std_logic;
SIGNAL \debounce_cnt0[9]~35\ : std_logic;
SIGNAL \debounce_cnt0[10]~36_combout\ : std_logic;
SIGNAL \debounce_cnt0[10]~37\ : std_logic;
SIGNAL \debounce_cnt0[11]~39_combout\ : std_logic;
SIGNAL \debounce_cnt0[11]~40\ : std_logic;
SIGNAL \debounce_cnt0[12]~41_combout\ : std_logic;
SIGNAL \debounce_cnt0[12]~42\ : std_logic;
SIGNAL \debounce_cnt0[13]~43_combout\ : std_logic;
SIGNAL \debounce_cnt0[13]~44\ : std_logic;
SIGNAL \debounce_cnt0[14]~45_combout\ : std_logic;
SIGNAL \debounce_cnt0[14]~46\ : std_logic;
SIGNAL \debounce_cnt0[15]~47_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \key0_stable~0_combout\ : std_logic;
SIGNAL \key0_stable~q\ : std_logic;
SIGNAL \key0_prev~feeder_combout\ : std_logic;
SIGNAL \key0_prev~q\ : std_logic;
SIGNAL \KEY_DEBOUNCE~1_combout\ : std_logic;
SIGNAL \key0_pressed~q\ : std_logic;
SIGNAL \Selector33~1_combout\ : std_logic;
SIGNAL \Selector33~0_combout\ : std_logic;
SIGNAL \n_reg[0]~feeder_combout\ : std_logic;
SIGNAL \div2_dividend[0]~4_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \data_full[3]~feeder_combout\ : std_logic;
SIGNAL \n_reg[3]~feeder_combout\ : std_logic;
SIGNAL \Equal5~3_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \GC2[2]~1_combout\ : std_logic;
SIGNAL \data_full[8]~feeder_combout\ : std_logic;
SIGNAL \data_high[1]~feeder_combout\ : std_logic;
SIGNAL \data_full[9]~feeder_combout\ : std_logic;
SIGNAL \data_full[10]~feeder_combout\ : std_logic;
SIGNAL \n_reg[10]~feeder_combout\ : std_logic;
SIGNAL \C2[11]~1_combout\ : std_logic;
SIGNAL \data_high[3]~feeder_combout\ : std_logic;
SIGNAL \data_full[11]~feeder_combout\ : std_logic;
SIGNAL \n_reg[11]~feeder_combout\ : std_logic;
SIGNAL \Equal5~0_combout\ : std_logic;
SIGNAL \GC2[3]~2_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \data_full[12]~feeder_combout\ : std_logic;
SIGNAL \div2_dividend[12]~3_combout\ : std_logic;
SIGNAL \div2_dividend[13]~2_combout\ : std_logic;
SIGNAL \div2_dividend[14]~1_combout\ : std_logic;
SIGNAL \data_full[15]~feeder_combout\ : std_logic;
SIGNAL \n_reg[15]~feeder_combout\ : std_logic;
SIGNAL \cla2_diff[15]~0_combout\ : std_logic;
SIGNAL \div2_dividend[15]~0_combout\ : std_logic;
SIGNAL \Equal5~1_combout\ : std_logic;
SIGNAL \Equal5~2_combout\ : std_logic;
SIGNAL \sub_count[7]~45_combout\ : std_logic;
SIGNAL \div2_dividend[0]~5_combout\ : std_logic;
SIGNAL \div2_divisor[1]~feeder_combout\ : std_logic;
SIGNAL \n_reg[1]~feeder_combout\ : std_logic;
SIGNAL \C2[3]~0_combout\ : std_logic;
SIGNAL \n_reg[4]~feeder_combout\ : std_logic;
SIGNAL \n_reg[5]~feeder_combout\ : std_logic;
SIGNAL \GC2[4]~0_combout\ : std_logic;
SIGNAL \Selector79~0_combout\ : std_logic;
SIGNAL \Selector79~1_combout\ : std_logic;
SIGNAL \div2_computing~q\ : std_logic;
SIGNAL \Selector33~2_combout\ : std_logic;
SIGNAL \debounce_cnt1[0]~16_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \key1_sync1~0_combout\ : std_logic;
SIGNAL \key1_sync1~q\ : std_logic;
SIGNAL \key1_sync2~q\ : std_logic;
SIGNAL \debounce_cnt1[11]~38_combout\ : std_logic;
SIGNAL \debounce_cnt1[0]~17\ : std_logic;
SIGNAL \debounce_cnt1[1]~18_combout\ : std_logic;
SIGNAL \debounce_cnt1[1]~19\ : std_logic;
SIGNAL \debounce_cnt1[2]~20_combout\ : std_logic;
SIGNAL \debounce_cnt1[2]~21\ : std_logic;
SIGNAL \debounce_cnt1[3]~22_combout\ : std_logic;
SIGNAL \debounce_cnt1[3]~23\ : std_logic;
SIGNAL \debounce_cnt1[4]~24_combout\ : std_logic;
SIGNAL \debounce_cnt1[4]~25\ : std_logic;
SIGNAL \debounce_cnt1[5]~26_combout\ : std_logic;
SIGNAL \debounce_cnt1[5]~27\ : std_logic;
SIGNAL \debounce_cnt1[6]~28_combout\ : std_logic;
SIGNAL \debounce_cnt1[6]~29\ : std_logic;
SIGNAL \debounce_cnt1[7]~30_combout\ : std_logic;
SIGNAL \debounce_cnt1[7]~31\ : std_logic;
SIGNAL \debounce_cnt1[8]~32_combout\ : std_logic;
SIGNAL \debounce_cnt1[8]~33\ : std_logic;
SIGNAL \debounce_cnt1[9]~34_combout\ : std_logic;
SIGNAL \debounce_cnt1[9]~35\ : std_logic;
SIGNAL \debounce_cnt1[10]~36_combout\ : std_logic;
SIGNAL \debounce_cnt1[10]~37\ : std_logic;
SIGNAL \debounce_cnt1[11]~39_combout\ : std_logic;
SIGNAL \debounce_cnt1[11]~40\ : std_logic;
SIGNAL \debounce_cnt1[12]~41_combout\ : std_logic;
SIGNAL \debounce_cnt1[12]~42\ : std_logic;
SIGNAL \debounce_cnt1[13]~43_combout\ : std_logic;
SIGNAL \debounce_cnt1[13]~44\ : std_logic;
SIGNAL \debounce_cnt1[14]~45_combout\ : std_logic;
SIGNAL \debounce_cnt1[14]~46\ : std_logic;
SIGNAL \debounce_cnt1[15]~47_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \LessThan1~3_combout\ : std_logic;
SIGNAL \key1_stable~0_combout\ : std_logic;
SIGNAL \key1_stable~q\ : std_logic;
SIGNAL \key1_prev~q\ : std_logic;
SIGNAL \KEY_DEBOUNCE~0_combout\ : std_logic;
SIGNAL \key1_pressed~q\ : std_logic;
SIGNAL \Selector33~3_combout\ : std_logic;
SIGNAL \Selector117~2_combout\ : std_logic;
SIGNAL \Selector33~4_combout\ : std_logic;
SIGNAL \Selector33~5_combout\ : std_logic;
SIGNAL \Selector34~0_combout\ : std_logic;
SIGNAL \main_state.WAIT_LOW~q\ : std_logic;
SIGNAL \Selector35~0_combout\ : std_logic;
SIGNAL \main_state.INIT_CHECK~q\ : std_logic;
SIGNAL \main_state.CHECK_SPECIAL~q\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Selector37~0_combout\ : std_logic;
SIGNAL \main_state.PARALLEL_DIV23~q\ : std_logic;
SIGNAL \Selector38~0_combout\ : std_logic;
SIGNAL \main_state.PARALLEL_WAIT~q\ : std_logic;
SIGNAL \Selector62~0_combout\ : std_logic;
SIGNAL \div_done~q\ : std_logic;
SIGNAL \Equal5~4_combout\ : std_logic;
SIGNAL \Equal5~5_combout\ : std_logic;
SIGNAL \Selector45~0_combout\ : std_logic;
SIGNAL \Selector39~0_combout\ : std_logic;
SIGNAL \k_value[5]~0_combout\ : std_logic;
SIGNAL \WideOr14~0_combout\ : std_logic;
SIGNAL \Add8~0_combout\ : std_logic;
SIGNAL \Selector61~0_combout\ : std_logic;
SIGNAL \Selector61~1_combout\ : std_logic;
SIGNAL \Add7~0_combout\ : std_logic;
SIGNAL \Selector94~0_combout\ : std_logic;
SIGNAL \current_div[15]~43_combout\ : std_logic;
SIGNAL \Add8~1\ : std_logic;
SIGNAL \Add8~2_combout\ : std_logic;
SIGNAL \Selector60~0_combout\ : std_logic;
SIGNAL \k_value[5]~1_combout\ : std_logic;
SIGNAL \Add7~1\ : std_logic;
SIGNAL \Add7~2_combout\ : std_logic;
SIGNAL \Selector93~0_combout\ : std_logic;
SIGNAL \Add8~3\ : std_logic;
SIGNAL \Add8~4_combout\ : std_logic;
SIGNAL \Selector59~0_combout\ : std_logic;
SIGNAL \Add4~1\ : std_logic;
SIGNAL \Add4~2_combout\ : std_logic;
SIGNAL \Add4~0_combout\ : std_logic;
SIGNAL \current_div[3]~14_cout\ : std_logic;
SIGNAL \current_div[3]~16_cout\ : std_logic;
SIGNAL \current_div[3]~17_combout\ : std_logic;
SIGNAL \Add7~3\ : std_logic;
SIGNAL \Add7~4_combout\ : std_logic;
SIGNAL \Add8~5\ : std_logic;
SIGNAL \Add8~6_combout\ : std_logic;
SIGNAL \Selector58~0_combout\ : std_logic;
SIGNAL \Add4~3\ : std_logic;
SIGNAL \Add4~4_combout\ : std_logic;
SIGNAL \current_div[3]~18\ : std_logic;
SIGNAL \current_div[4]~19_combout\ : std_logic;
SIGNAL \Add7~5\ : std_logic;
SIGNAL \Add7~6_combout\ : std_logic;
SIGNAL \Add8~7\ : std_logic;
SIGNAL \Add8~8_combout\ : std_logic;
SIGNAL \Selector57~0_combout\ : std_logic;
SIGNAL \Add4~5\ : std_logic;
SIGNAL \Add4~6_combout\ : std_logic;
SIGNAL \current_div[4]~20\ : std_logic;
SIGNAL \current_div[5]~21_combout\ : std_logic;
SIGNAL \Add7~7\ : std_logic;
SIGNAL \Add7~8_combout\ : std_logic;
SIGNAL \Add8~9\ : std_logic;
SIGNAL \Add8~10_combout\ : std_logic;
SIGNAL \Selector56~0_combout\ : std_logic;
SIGNAL \Add4~7\ : std_logic;
SIGNAL \Add4~8_combout\ : std_logic;
SIGNAL \current_div[5]~22\ : std_logic;
SIGNAL \current_div[6]~23_combout\ : std_logic;
SIGNAL \Add7~9\ : std_logic;
SIGNAL \Add7~10_combout\ : std_logic;
SIGNAL \Add8~11\ : std_logic;
SIGNAL \Add8~12_combout\ : std_logic;
SIGNAL \Selector55~0_combout\ : std_logic;
SIGNAL \Add4~9\ : std_logic;
SIGNAL \Add4~10_combout\ : std_logic;
SIGNAL \current_div[6]~24\ : std_logic;
SIGNAL \current_div[7]~25_combout\ : std_logic;
SIGNAL \Add7~11\ : std_logic;
SIGNAL \Add7~12_combout\ : std_logic;
SIGNAL \Add8~13\ : std_logic;
SIGNAL \Add8~14_combout\ : std_logic;
SIGNAL \Selector54~0_combout\ : std_logic;
SIGNAL \Add4~11\ : std_logic;
SIGNAL \Add4~12_combout\ : std_logic;
SIGNAL \current_div[7]~26\ : std_logic;
SIGNAL \current_div[8]~27_combout\ : std_logic;
SIGNAL \Add7~13\ : std_logic;
SIGNAL \Add7~14_combout\ : std_logic;
SIGNAL \Add8~15\ : std_logic;
SIGNAL \Add8~16_combout\ : std_logic;
SIGNAL \Selector53~0_combout\ : std_logic;
SIGNAL \Add4~13\ : std_logic;
SIGNAL \Add4~14_combout\ : std_logic;
SIGNAL \current_div[8]~28\ : std_logic;
SIGNAL \current_div[9]~29_combout\ : std_logic;
SIGNAL \Add7~15\ : std_logic;
SIGNAL \Add7~16_combout\ : std_logic;
SIGNAL \Add8~17\ : std_logic;
SIGNAL \Add8~18_combout\ : std_logic;
SIGNAL \Selector52~0_combout\ : std_logic;
SIGNAL \Add4~15\ : std_logic;
SIGNAL \Add4~16_combout\ : std_logic;
SIGNAL \current_div[9]~30\ : std_logic;
SIGNAL \current_div[10]~31_combout\ : std_logic;
SIGNAL \Add7~17\ : std_logic;
SIGNAL \Add7~18_combout\ : std_logic;
SIGNAL \Add8~19\ : std_logic;
SIGNAL \Add8~20_combout\ : std_logic;
SIGNAL \Selector51~0_combout\ : std_logic;
SIGNAL \Add4~17\ : std_logic;
SIGNAL \Add4~18_combout\ : std_logic;
SIGNAL \current_div[10]~32\ : std_logic;
SIGNAL \current_div[11]~33_combout\ : std_logic;
SIGNAL \Add7~19\ : std_logic;
SIGNAL \Add7~20_combout\ : std_logic;
SIGNAL \Add8~21\ : std_logic;
SIGNAL \Add8~22_combout\ : std_logic;
SIGNAL \Selector50~0_combout\ : std_logic;
SIGNAL \Add4~19\ : std_logic;
SIGNAL \Add4~20_combout\ : std_logic;
SIGNAL \current_div[11]~34\ : std_logic;
SIGNAL \current_div[12]~35_combout\ : std_logic;
SIGNAL \Add7~21\ : std_logic;
SIGNAL \Add7~22_combout\ : std_logic;
SIGNAL \Add8~23\ : std_logic;
SIGNAL \Add8~24_combout\ : std_logic;
SIGNAL \Selector49~0_combout\ : std_logic;
SIGNAL \Add4~21\ : std_logic;
SIGNAL \Add4~22_combout\ : std_logic;
SIGNAL \current_div[12]~36\ : std_logic;
SIGNAL \current_div[13]~37_combout\ : std_logic;
SIGNAL \Add7~23\ : std_logic;
SIGNAL \Add7~24_combout\ : std_logic;
SIGNAL \Add8~25\ : std_logic;
SIGNAL \Add8~26_combout\ : std_logic;
SIGNAL \Selector48~0_combout\ : std_logic;
SIGNAL \Add4~23\ : std_logic;
SIGNAL \Add4~24_combout\ : std_logic;
SIGNAL \current_div[13]~38\ : std_logic;
SIGNAL \current_div[14]~39_combout\ : std_logic;
SIGNAL \Add7~25\ : std_logic;
SIGNAL \Add7~26_combout\ : std_logic;
SIGNAL \Add8~27\ : std_logic;
SIGNAL \Add8~28_combout\ : std_logic;
SIGNAL \Selector47~0_combout\ : std_logic;
SIGNAL \Add4~25\ : std_logic;
SIGNAL \Add4~26_combout\ : std_logic;
SIGNAL \current_div[14]~40\ : std_logic;
SIGNAL \current_div[15]~41_combout\ : std_logic;
SIGNAL \Add7~27\ : std_logic;
SIGNAL \Add7~28_combout\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \LessThan3~30_combout\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \LessThan3~31_combout\ : std_logic;
SIGNAL \LessThan3~32_combout\ : std_logic;
SIGNAL \LessThan3~33_combout\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \LessThan3~1_combout\ : std_logic;
SIGNAL \LessThan3~3_cout\ : std_logic;
SIGNAL \LessThan3~5_cout\ : std_logic;
SIGNAL \LessThan3~7_cout\ : std_logic;
SIGNAL \LessThan3~9_cout\ : std_logic;
SIGNAL \LessThan3~11_cout\ : std_logic;
SIGNAL \LessThan3~13_cout\ : std_logic;
SIGNAL \LessThan3~15_cout\ : std_logic;
SIGNAL \LessThan3~17_cout\ : std_logic;
SIGNAL \LessThan3~19_cout\ : std_logic;
SIGNAL \LessThan3~21_cout\ : std_logic;
SIGNAL \LessThan3~23_cout\ : std_logic;
SIGNAL \LessThan3~25_cout\ : std_logic;
SIGNAL \LessThan3~27_cout\ : std_logic;
SIGNAL \LessThan3~28_combout\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \LessThan3~34_combout\ : std_logic;
SIGNAL \Selector40~0_combout\ : std_logic;
SIGNAL \main_state.CHECK_6K_M1~q\ : std_logic;
SIGNAL \Selector32~1_combout\ : std_logic;
SIGNAL \Selector111~0_combout\ : std_logic;
SIGNAL \G[9]~1_combout\ : std_logic;
SIGNAL \C[11]~1_combout\ : std_logic;
SIGNAL \Selector100~0_combout\ : std_logic;
SIGNAL \Selector99~2_combout\ : std_logic;
SIGNAL \GC[4]~6_combout\ : std_logic;
SIGNAL \GC[4]~7_combout\ : std_logic;
SIGNAL \G[12]~0_combout\ : std_logic;
SIGNAL \Selector98~0_combout\ : std_logic;
SIGNAL \Selector98~1_combout\ : std_logic;
SIGNAL \GC[4]~10_combout\ : std_logic;
SIGNAL \Selector97~0_combout\ : std_logic;
SIGNAL \GC[4]~8_combout\ : std_logic;
SIGNAL \GC[4]~9_combout\ : std_logic;
SIGNAL \Selector96~0_combout\ : std_logic;
SIGNAL \div_dividend~4_combout\ : std_logic;
SIGNAL \div_dividend[13]~5_combout\ : std_logic;
SIGNAL \Selector110~0_combout\ : std_logic;
SIGNAL \C[3]~4_combout\ : std_logic;
SIGNAL \div_divisor[2]~0_combout\ : std_logic;
SIGNAL \Selector109~0_combout\ : std_logic;
SIGNAL \Selector108~0_combout\ : std_logic;
SIGNAL \Selector108~1_combout\ : std_logic;
SIGNAL \GC[4]~1_combout\ : std_logic;
SIGNAL \GC[4]~2_combout\ : std_logic;
SIGNAL \GC[4]~3_combout\ : std_logic;
SIGNAL \Selector107~0_combout\ : std_logic;
SIGNAL \C[6]~2_combout\ : std_logic;
SIGNAL \Selector106~0_combout\ : std_logic;
SIGNAL \C[7]~3_combout\ : std_logic;
SIGNAL \Selector105~0_combout\ : std_logic;
SIGNAL \Selector104~2_combout\ : std_logic;
SIGNAL \GC[2]~4_combout\ : std_logic;
SIGNAL \GG[1]~0_combout\ : std_logic;
SIGNAL \GG[1]~1_combout\ : std_logic;
SIGNAL \GC[2]~0_combout\ : std_logic;
SIGNAL \GC[2]~5_combout\ : std_logic;
SIGNAL \Selector103~0_combout\ : std_logic;
SIGNAL \Selector102~2_combout\ : std_logic;
SIGNAL \C[10]~0_combout\ : std_logic;
SIGNAL \Selector101~0_combout\ : std_logic;
SIGNAL \Selector101~1_combout\ : std_logic;
SIGNAL \Equal6~1_combout\ : std_logic;
SIGNAL \Equal6~2_combout\ : std_logic;
SIGNAL \Equal6~3_combout\ : std_logic;
SIGNAL \Equal6~0_combout\ : std_logic;
SIGNAL \Equal6~4_combout\ : std_logic;
SIGNAL \Selector39~1_combout\ : std_logic;
SIGNAL \Selector39~2_combout\ : std_logic;
SIGNAL \Selector39~3_combout\ : std_logic;
SIGNAL \main_state.NEXT_6K~q\ : std_logic;
SIGNAL \Selector95~0_combout\ : std_logic;
SIGNAL \check_6k_plus~q\ : std_logic;
SIGNAL \Selector42~0_combout\ : std_logic;
SIGNAL \main_state.CHECK_6K_P1~q\ : std_logic;
SIGNAL \Selector43~0_combout\ : std_logic;
SIGNAL \main_state.DIV_6KP1_COMP~q\ : std_logic;
SIGNAL \Selector32~0_combout\ : std_logic;
SIGNAL \Selector32~2_combout\ : std_logic;
SIGNAL \Selector32~3_combout\ : std_logic;
SIGNAL \div_computing~q\ : std_logic;
SIGNAL \main_state~28_combout\ : std_logic;
SIGNAL \Selector41~0_combout\ : std_logic;
SIGNAL \main_state.DIV_6KM1_COMP~q\ : std_logic;
SIGNAL \Selector44~0_combout\ : std_logic;
SIGNAL \main_state.CHECK_SQRT~q\ : std_logic;
SIGNAL \Selector45~4_combout\ : std_logic;
SIGNAL \Selector45~5_combout\ : std_logic;
SIGNAL \Selector45~1_combout\ : std_logic;
SIGNAL \Selector45~2_combout\ : std_logic;
SIGNAL \Selector45~3_combout\ : std_logic;
SIGNAL \Selector45~6_combout\ : std_logic;
SIGNAL \Selector45~7_combout\ : std_logic;
SIGNAL \main_state.SHOW_RESULT~q\ : std_logic;
SIGNAL \main_state.WAIT_HIGH~2_combout\ : std_logic;
SIGNAL \main_state.WAIT_HIGH~q\ : std_logic;
SIGNAL \sub_count[0]~17_combout\ : std_logic;
SIGNAL \Selector13~0_combout\ : std_logic;
SIGNAL \LessThan2~0_combout\ : std_logic;
SIGNAL \LessThan2~1_combout\ : std_logic;
SIGNAL \sub_count[7]~46_combout\ : std_logic;
SIGNAL \LessThan5~4_combout\ : std_logic;
SIGNAL \sub_count[7]~47_combout\ : std_logic;
SIGNAL \sub_count[7]~48_combout\ : std_logic;
SIGNAL \sub_count[7]~49_combout\ : std_logic;
SIGNAL \sub_count[7]~50_combout\ : std_logic;
SIGNAL \sub_count[0]~18\ : std_logic;
SIGNAL \sub_count[1]~19_combout\ : std_logic;
SIGNAL \sub_count[1]~20\ : std_logic;
SIGNAL \sub_count[2]~21_combout\ : std_logic;
SIGNAL \sub_count[2]~22\ : std_logic;
SIGNAL \sub_count[3]~23_combout\ : std_logic;
SIGNAL \sub_count[3]~24\ : std_logic;
SIGNAL \sub_count[4]~25_combout\ : std_logic;
SIGNAL \sub_count[4]~26\ : std_logic;
SIGNAL \sub_count[5]~27_combout\ : std_logic;
SIGNAL \sub_count[5]~28\ : std_logic;
SIGNAL \sub_count[6]~29_combout\ : std_logic;
SIGNAL \sub_count[6]~30\ : std_logic;
SIGNAL \sub_count[7]~31_combout\ : std_logic;
SIGNAL \sub_count[7]~32\ : std_logic;
SIGNAL \sub_count[8]~33_combout\ : std_logic;
SIGNAL \sub_count[8]~34\ : std_logic;
SIGNAL \sub_count[9]~35_combout\ : std_logic;
SIGNAL \sub_count[9]~36\ : std_logic;
SIGNAL \sub_count[10]~37_combout\ : std_logic;
SIGNAL \sub_count[10]~38\ : std_logic;
SIGNAL \sub_count[11]~39_combout\ : std_logic;
SIGNAL \sub_count[11]~40\ : std_logic;
SIGNAL \sub_count[12]~41_combout\ : std_logic;
SIGNAL \sub_count[12]~42\ : std_logic;
SIGNAL \sub_count[13]~43_combout\ : std_logic;
SIGNAL \sub_count[13]~44\ : std_logic;
SIGNAL \sub_count[14]~51_combout\ : std_logic;
SIGNAL \sub_count[14]~52\ : std_logic;
SIGNAL \sub_count[15]~53_combout\ : std_logic;
SIGNAL \sub_count[15]~54\ : std_logic;
SIGNAL \sub_count[16]~55_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[108]~263_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[108]~262_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[107]~265_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[107]~264_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[106]~267_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[106]~266_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~268_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~271_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~273_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~272_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~484_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~274_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[125]~485_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[125]~275_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[124]~276_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[124]~486_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[123]~487_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[123]~277_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[122]~488_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[122]~278_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[121]~280_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[121]~279_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~282_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~283_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~284_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~281_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~285_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~409_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~410_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~286_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~287_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~411_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~412_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~288_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~413_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~289_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[139]~290_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[139]~489_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[138]~490_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[138]~291_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~293_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~294_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[137]~295_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[137]~292_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~414_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~296_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~415_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~297_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~416_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~298_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~417_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~299_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~418_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~300_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~419_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~301_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~420_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~302_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[155]~491_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[155]~303_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[136]~305_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[136]~306_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~307_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~304_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~421_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~308_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~309_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~422_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~310_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~423_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~311_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~424_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~312_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~425_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~426_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~313_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~314_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~427_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[173]~315_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[173]~428_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~316_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~492_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~317_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[153]~318_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[153]~319_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~320_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[198]~321_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[198]~429_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[197]~430_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[197]~322_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[196]~323_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[196]~431_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[195]~432_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[195]~324_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[194]~325_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[194]~433_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[193]~326_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[193]~434_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[192]~327_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[192]~435_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[191]~328_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[191]~436_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[190]~329_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[190]~437_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[189]~493_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[189]~330_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~332_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[188]~334_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[188]~331_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[216]~335_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[216]~438_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[215]~439_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[215]~336_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[214]~440_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[214]~337_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[213]~338_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[213]~441_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[212]~442_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[212]~339_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[211]~443_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[211]~340_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[210]~444_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[210]~341_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[209]~445_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[209]~342_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[208]~446_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[208]~343_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[207]~447_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[207]~344_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[206]~494_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[206]~345_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[187]~348_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[187]~347_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[205]~349_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[205]~346_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[234]~448_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[234]~350_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[233]~351_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[233]~449_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[232]~352_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[232]~450_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[231]~451_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[231]~353_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[230]~354_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[230]~452_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[229]~453_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[229]~355_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[228]~454_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[228]~356_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[227]~357_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[227]~455_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[226]~358_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[226]~456_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[225]~457_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[225]~359_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[224]~360_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[224]~458_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[223]~495_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[223]~361_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[222]~362_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[204]~363_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[204]~364_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[222]~365_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[252]~459_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[252]~366_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[251]~460_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[251]~367_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[250]~461_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[250]~368_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[249]~462_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[249]~369_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[248]~370_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[248]~463_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[247]~464_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[247]~371_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[246]~465_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[246]~372_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[245]~466_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[245]~373_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[244]~374_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[244]~467_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[243]~468_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[243]~375_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[242]~469_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[242]~376_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[241]~377_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[241]~470_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[240]~378_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[240]~496_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[239]~379_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[221]~381_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[221]~380_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[239]~382_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~25\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~27\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[270]~391_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[270]~474_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[269]~392_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[269]~475_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[268]~476_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[268]~393_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[267]~477_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[267]~394_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[266]~478_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[266]~395_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[265]~479_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[265]~396_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[264]~480_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[264]~397_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[263]~481_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[263]~398_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[262]~482_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[262]~399_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[261]~400_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[261]~483_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[260]~383_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[260]~471_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[259]~384_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[259]~472_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[258]~473_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[258]~385_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[257]~497_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[257]~386_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[256]~387_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[238]~389_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[238]~388_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[256]~390_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~13_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~15_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~17_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~19_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~21_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~23_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~25_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~27_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~29_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\ : std_logic;
SIGNAL \LessThan5~0_combout\ : std_logic;
SIGNAL \LessThan5~1_combout\ : std_logic;
SIGNAL \LessThan5~2_combout\ : std_logic;
SIGNAL \LessThan5~3_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[24]~18_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[24]~19_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[23]~20_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[23]~21_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[22]~22_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[22]~23_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[29]~46_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[32]~43_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[31]~44_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[31]~27_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[30]~45_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[30]~28_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[29]~29_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[28]~31_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[37]~50_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[37]~35_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[36]~36_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[36]~51_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[255]~407_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[255]~406_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~32_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[35]~37_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[35]~38_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[40]~47_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[40]~32_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[39]~48_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[39]~33_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[38]~49_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[38]~34_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\ : std_logic;
SIGNAL \Mux55~0_combout\ : std_logic;
SIGNAL \Selector152~0_combout\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Selector151~0_combout\ : std_logic;
SIGNAL \Mux53~0_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Selector150~0_combout\ : std_logic;
SIGNAL \Mux52~0_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Selector149~0_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux51~0_combout\ : std_logic;
SIGNAL \Selector148~0_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux50~0_combout\ : std_logic;
SIGNAL \Selector147~0_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \Selector146~0_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~14_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~12_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~13_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~15_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~17_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~16_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~19_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~18_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~20_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~21_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~32_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~22_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~24_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~23_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~25_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~34_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~26_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~35_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~29_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~28_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Selector145~0_combout\ : std_logic;
SIGNAL \Selector145~1_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Selector144~0_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Selector144~1_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \Selector143~0_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Selector143~1_combout\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Selector142~0_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Selector142~1_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \Selector141~0_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Selector141~1_combout\ : std_logic;
SIGNAL \Mux43~0_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Selector140~0_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Selector140~1_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \Selector139~0_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \Selector139~1_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~167_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~166_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~168_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~169_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~170_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~171_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~173_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~172_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~174_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~175_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~176_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~177_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~178_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~291_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~292_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~179_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~180_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~293_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[59]~294_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[59]~181_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~182_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~183_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~186_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~185_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~187_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~184_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[69]~261_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[69]~189_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[68]~262_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[68]~190_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[67]~295_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[67]~191_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[66]~192_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[66]~296_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~193_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~195_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~194_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~196_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[70]~260_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[70]~188_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[78]~197_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[78]~263_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[77]~264_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[77]~198_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~265_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~199_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[75]~266_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[75]~200_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[74]~297_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[74]~201_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[73]~202_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~203_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~204_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[73]~205_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[86]~267_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[86]~206_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[85]~207_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[85]~268_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[84]~208_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[84]~269_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[83]~270_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[83]~209_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[82]~210_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[82]~298_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[72]~212_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[72]~213_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[81]~214_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[81]~211_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[94]~215_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[94]~271_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[93]~272_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[93]~216_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[92]~273_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[92]~217_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[91]~274_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[91]~218_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[90]~299_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[90]~219_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[89]~220_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[80]~222_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[80]~221_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[89]~223_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[24]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[24]~19_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[23]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[23]~21_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[22]~23_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[22]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[102]~275_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[102]~224_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[101]~276_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[101]~225_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[100]~277_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[100]~226_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~278_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~227_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[98]~228_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[98]~300_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[97]~229_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[88]~231_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[88]~230_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[97]~232_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[32]~43_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[31]~44_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[31]~27_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[30]~45_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[30]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[29]~46_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[29]~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[110]~279_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[110]~233_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[109]~280_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[109]~234_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[108]~281_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[108]~235_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[107]~236_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[107]~282_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[106]~237_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[106]~301_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[105]~238_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[96]~240_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[96]~239_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[105]~241_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[28]~31_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[40]~47_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[40]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[39]~48_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[39]~33_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[38]~34_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[38]~49_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[37]~50_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[37]~35_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[36]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[36]~51_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[118]~242_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[118]~283_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[117]~243_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[117]~284_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[116]~244_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[116]~285_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[115]~245_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[115]~286_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[114]~302_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[114]~246_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[104]~249_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[104]~248_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[113]~250_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[113]~247_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[35]~37_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[35]~38_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[126]~251_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[126]~287_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[125]~288_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[125]~252_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[124]~289_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[124]~253_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[123]~290_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[123]~254_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[122]~255_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[122]~303_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[121]~256_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[112]~258_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[112]~257_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[121]~259_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\ : std_logic;
SIGNAL \Mux41~0_combout\ : std_logic;
SIGNAL \Selector138~0_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux40~0_combout\ : std_logic;
SIGNAL \Selector137~0_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux39~0_combout\ : std_logic;
SIGNAL \Selector136~0_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Selector135~0_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \Selector134~0_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \Selector133~0_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \Selector132~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~13_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~12_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~14_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~15_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~16_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~17_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~18_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~19_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~20_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~21_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~22_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~23_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~25_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~35_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~29_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \Selector131~0_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Selector130~0_combout\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Selector129~0_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Selector128~0_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Selector127~0_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Selector126~0_combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Selector125~0_combout\ : std_logic;
SIGNAL \Add6~0_combout\ : std_logic;
SIGNAL \Selector13~1_combout\ : std_logic;
SIGNAL \Add6~1\ : std_logic;
SIGNAL \Add6~2_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Selector12~0_combout\ : std_logic;
SIGNAL \WideOr0~4_combout\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add6~3\ : std_logic;
SIGNAL \Add6~4_combout\ : std_logic;
SIGNAL \Selector11~0_combout\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Add6~5\ : std_logic;
SIGNAL \Add6~6_combout\ : std_logic;
SIGNAL \Selector10~0_combout\ : std_logic;
SIGNAL \Add6~7\ : std_logic;
SIGNAL \Add6~8_combout\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Selector9~0_combout\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \Add6~9\ : std_logic;
SIGNAL \Add6~10_combout\ : std_logic;
SIGNAL \Selector8~0_combout\ : std_logic;
SIGNAL \Add6~11\ : std_logic;
SIGNAL \Add6~12_combout\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \Selector7~0_combout\ : std_logic;
SIGNAL \Add6~13\ : std_logic;
SIGNAL \Add6~14_combout\ : std_logic;
SIGNAL \Add2~11\ : std_logic;
SIGNAL \Add2~12_combout\ : std_logic;
SIGNAL \Selector6~0_combout\ : std_logic;
SIGNAL \Add6~15\ : std_logic;
SIGNAL \Add6~16_combout\ : std_logic;
SIGNAL \Add2~13\ : std_logic;
SIGNAL \Add2~14_combout\ : std_logic;
SIGNAL \Selector5~0_combout\ : std_logic;
SIGNAL \Add2~15\ : std_logic;
SIGNAL \Add2~16_combout\ : std_logic;
SIGNAL \Add6~17\ : std_logic;
SIGNAL \Add6~18_combout\ : std_logic;
SIGNAL \Selector4~0_combout\ : std_logic;
SIGNAL \Add2~17\ : std_logic;
SIGNAL \Add2~18_combout\ : std_logic;
SIGNAL \Add6~19\ : std_logic;
SIGNAL \Add6~20_combout\ : std_logic;
SIGNAL \Selector3~0_combout\ : std_logic;
SIGNAL \Add6~21\ : std_logic;
SIGNAL \Add6~22_combout\ : std_logic;
SIGNAL \Add2~19\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \Add6~23\ : std_logic;
SIGNAL \Add6~24_combout\ : std_logic;
SIGNAL \Add2~21\ : std_logic;
SIGNAL \Add2~22_combout\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \Add2~23\ : std_logic;
SIGNAL \Add2~24_combout\ : std_logic;
SIGNAL \Add6~25\ : std_logic;
SIGNAL \Add6~26_combout\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~193_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~192_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~195_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~194_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~196_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~197_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~198_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~199_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~351_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~200_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~201_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~352_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~202_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~353_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~204_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~203_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~206_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~205_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~299_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~207_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~300_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~208_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~301_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~209_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~354_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~210_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~211_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~212_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~213_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~214_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~302_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~215_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~303_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~216_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~217_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~304_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~305_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~218_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~355_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~219_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~220_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~221_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~223_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~222_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~224_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~306_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~307_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~225_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~226_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~308_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~309_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~227_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~228_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~310_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~229_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~356_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~231_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~230_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~233_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~232_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~311_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~234_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~312_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~235_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~236_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~313_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~237_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~314_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~315_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~238_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~239_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~316_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~357_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~240_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~241_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~242_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~243_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~244_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~245_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~317_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~318_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~246_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~319_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~247_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~320_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~248_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~321_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~249_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~322_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~250_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~251_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~323_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~252_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~358_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~254_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~253_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~255_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~256_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~324_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~257_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~258_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~325_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~326_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~259_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~327_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~260_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~328_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~261_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~262_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~329_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~263_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~330_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~264_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~331_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~265_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~359_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~267_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~266_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~268_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~269_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~270_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~332_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~333_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~271_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~272_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~334_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~335_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~273_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~274_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~336_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~337_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~275_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~276_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~338_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~339_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~277_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~278_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~340_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~360_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~279_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[155]~281_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[155]~280_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~282_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~283_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~286_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~341_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~287_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~342_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~288_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~343_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~289_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~344_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~345_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~290_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~346_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~291_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~347_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~292_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[173]~293_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[173]~348_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~294_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~349_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~350_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~295_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~296_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~361_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~297_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~298_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~284_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~285_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \div_count_units[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \LessThan4~2_combout\ : std_logic;
SIGNAL \LessThan4~1_combout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \LessThan4~3_combout\ : std_logic;
SIGNAL \div_count_units[2]~3_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \div_count_units[1]~1_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \div_count_units[3]~4_combout\ : std_logic;
SIGNAL \div_count_units[3]~5_combout\ : std_logic;
SIGNAL \div_count_units[0]~0_combout\ : std_logic;
SIGNAL \Mux69~0_combout\ : std_logic;
SIGNAL \Selector124~0_combout\ : std_logic;
SIGNAL \Mux68~0_combout\ : std_logic;
SIGNAL \Selector123~0_combout\ : std_logic;
SIGNAL \Mux67~0_combout\ : std_logic;
SIGNAL \Selector122~0_combout\ : std_logic;
SIGNAL \Mux66~0_combout\ : std_logic;
SIGNAL \Selector121~0_combout\ : std_logic;
SIGNAL \Mux65~0_combout\ : std_logic;
SIGNAL \Selector120~0_combout\ : std_logic;
SIGNAL \Mux64~0_combout\ : std_logic;
SIGNAL \Selector119~0_combout\ : std_logic;
SIGNAL \Mux63~0_combout\ : std_logic;
SIGNAL \Selector118~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~167_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[23]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[23]~166_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~158_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~168_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~159_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~169_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[35]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[35]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~160_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~170_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~161_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~171_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[41]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[41]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~162_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~172_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \div_count_tens[3]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~163_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~173_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \div_count_tens[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~164_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~174_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \div_count_tens[1]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~165_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~175_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~157_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \div_count_tens[0]~0_combout\ : std_logic;
SIGNAL \Mux62~0_combout\ : std_logic;
SIGNAL \HEX5~0_combout\ : std_logic;
SIGNAL \Mux61~0_combout\ : std_logic;
SIGNAL \Selector117~3_combout\ : std_logic;
SIGNAL \Mux60~0_combout\ : std_logic;
SIGNAL \Selector116~2_combout\ : std_logic;
SIGNAL \Mux59~0_combout\ : std_logic;
SIGNAL \Selector115~0_combout\ : std_logic;
SIGNAL \Mux58~0_combout\ : std_logic;
SIGNAL \Selector114~0_combout\ : std_logic;
SIGNAL \Mux57~0_combout\ : std_logic;
SIGNAL \Selector113~0_combout\ : std_logic;
SIGNAL \Mux56~0_combout\ : std_logic;
SIGNAL \Selector112~0_combout\ : std_logic;
SIGNAL \LEDR~0_combout\ : std_logic;
SIGNAL \LEDR~1_combout\ : std_logic;
SIGNAL \LEDR~2_combout\ : std_logic;
SIGNAL \LEDR~3_combout\ : std_logic;
SIGNAL \LEDR~4_combout\ : std_logic;
SIGNAL \LEDR~5_combout\ : std_logic;
SIGNAL \Selector31~2_combout\ : std_logic;
SIGNAL \Selector31~3_combout\ : std_logic;
SIGNAL \Selector31~4_combout\ : std_logic;
SIGNAL \Selector31~1_combout\ : std_logic;
SIGNAL \Selector31~5_combout\ : std_logic;
SIGNAL \Selector31~6_combout\ : std_logic;
SIGNAL \Selector31~0_combout\ : std_logic;
SIGNAL \Selector31~7_combout\ : std_logic;
SIGNAL \is_prime~q\ : std_logic;
SIGNAL \LEDR~6_combout\ : std_logic;
SIGNAL div_count : std_logic_vector(13 DOWNTO 0);
SIGNAL sub_count : std_logic_vector(16 DOWNTO 0);
SIGNAL div2_dividend : std_logic_vector(15 DOWNTO 0);
SIGNAL current_div : std_logic_vector(15 DOWNTO 0);
SIGNAL debounce_cnt1 : std_logic_vector(15 DOWNTO 0);
SIGNAL div_divisor : std_logic_vector(15 DOWNTO 0);
SIGNAL debounce_cnt0 : std_logic_vector(15 DOWNTO 0);
SIGNAL div_dividend : std_logic_vector(15 DOWNTO 0);
SIGNAL data_high : std_logic_vector(7 DOWNTO 0);
SIGNAL P : std_logic_vector(15 DOWNTO 0);
SIGNAL div2_divisor : std_logic_vector(15 DOWNTO 0);
SIGNAL n_reg : std_logic_vector(15 DOWNTO 0);
SIGNAL div_remainder : std_logic_vector(15 DOWNTO 0);
SIGNAL cla_diff : std_logic_vector(15 DOWNTO 0);
SIGNAL cla2_diff : std_logic_vector(15 DOWNTO 0);
SIGNAL data_full : std_logic_vector(15 DOWNTO 0);
SIGNAL k_value : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_div2_dividend[0]~5_combout\ : std_logic;
SIGNAL ALT_INV_current_div : std_logic_vector(2 DOWNTO 2);
SIGNAL \ALT_INV_main_state.PARALLEL_WAIT~q\ : std_logic;
SIGNAL \ALT_INV_LEDR~5_combout\ : std_logic;
SIGNAL \ALT_INV_Selector139~1_combout\ : std_logic;
SIGNAL \ALT_INV_main_state.WAIT_HIGH~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_MAX10_CLK1_50 <= MAX10_CLK1_50;
ww_SW <= SW;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\Mult0|auto_generated|mac_mult1~DATAOUT31\ & \Mult0|auto_generated|mac_mult1~DATAOUT30\ & \Mult0|auto_generated|mac_mult1~DATAOUT29\ & \Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT27\ & \Mult0|auto_generated|mac_mult1~DATAOUT26\ & \Mult0|auto_generated|mac_mult1~DATAOUT25\ & \Mult0|auto_generated|mac_mult1~DATAOUT24\ & \Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT22\ & \Mult0|auto_generated|mac_mult1~DATAOUT21\ & \Mult0|auto_generated|mac_mult1~DATAOUT20\ & \Mult0|auto_generated|mac_mult1~DATAOUT19\ & \Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT17\ & \Mult0|auto_generated|mac_mult1~DATAOUT16\ & \Mult0|auto_generated|mac_mult1~DATAOUT15\ & \Mult0|auto_generated|mac_mult1~DATAOUT14\ & \Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT12\ & \Mult0|auto_generated|mac_mult1~DATAOUT11\ & \Mult0|auto_generated|mac_mult1~DATAOUT10\ & \Mult0|auto_generated|mac_mult1~DATAOUT9\ & \Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT7\ & \Mult0|auto_generated|mac_mult1~DATAOUT6\ & \Mult0|auto_generated|mac_mult1~DATAOUT5\ & \Mult0|auto_generated|mac_mult1~DATAOUT4\ & \Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT2\ & \Mult0|auto_generated|mac_mult1~DATAOUT1\ & \Mult0|auto_generated|mac_mult1~dataout\ & \Mult0|auto_generated|mac_mult1~3\ & \Mult0|auto_generated|mac_mult1~2\ & \Mult0|auto_generated|mac_mult1~1\ & 
\Mult0|auto_generated|mac_mult1~0\);

\Mult0|auto_generated|mac_out2~0\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult0|auto_generated|mac_out2~1\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult0|auto_generated|mac_out2~2\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult0|auto_generated|mac_out2~3\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult0|auto_generated|mac_out2~dataout\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult0|auto_generated|mac_out2~DATAOUT1\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult0|auto_generated|mac_out2~DATAOUT2\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult0|auto_generated|mac_out2~DATAOUT3\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult0|auto_generated|mac_out2~DATAOUT4\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult0|auto_generated|mac_out2~DATAOUT5\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult0|auto_generated|mac_out2~DATAOUT6\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult0|auto_generated|mac_out2~DATAOUT7\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult0|auto_generated|mac_out2~DATAOUT8\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult0|auto_generated|mac_out2~DATAOUT9\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult0|auto_generated|mac_out2~DATAOUT10\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult0|auto_generated|mac_out2~DATAOUT11\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult0|auto_generated|mac_out2~DATAOUT12\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult0|auto_generated|mac_out2~DATAOUT13\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult0|auto_generated|mac_out2~DATAOUT14\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult0|auto_generated|mac_out2~DATAOUT15\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult0|auto_generated|mac_out2~DATAOUT16\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult0|auto_generated|mac_out2~DATAOUT17\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult0|auto_generated|mac_out2~DATAOUT18\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\Mult0|auto_generated|mac_out2~DATAOUT19\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\Mult0|auto_generated|mac_out2~DATAOUT20\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\Mult0|auto_generated|mac_out2~DATAOUT21\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\Mult0|auto_generated|mac_out2~DATAOUT22\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\Mult0|auto_generated|mac_out2~DATAOUT23\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\Mult0|auto_generated|mac_out2~DATAOUT24\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\Mult0|auto_generated|mac_out2~DATAOUT25\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\Mult0|auto_generated|mac_out2~DATAOUT26\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\Mult0|auto_generated|mac_out2~DATAOUT27\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\Mult0|auto_generated|mac_out2~DATAOUT28\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\Mult0|auto_generated|mac_out2~DATAOUT29\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\Mult0|auto_generated|mac_out2~DATAOUT30\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult0|auto_generated|mac_out2~DATAOUT31\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (current_div(15) & current_div(14) & current_div(13) & current_div(12) & current_div(11) & current_div(10) & current_div(9) & current_div(8) & current_div(7) & current_div(6) & current_div(5)
& current_div(4) & current_div(3) & NOT current_div(2) & current_div(1) & vcc & gnd & gnd);

\Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (current_div(15) & current_div(14) & current_div(13) & current_div(12) & current_div(11) & current_div(10) & current_div(9) & current_div(8) & current_div(7) & current_div(6) & current_div(5)
& current_div(4) & current_div(3) & NOT current_div(2) & current_div(1) & vcc & gnd & gnd);

\Mult0|auto_generated|mac_mult1~0\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult0|auto_generated|mac_mult1~1\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult0|auto_generated|mac_mult1~2\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult0|auto_generated|mac_mult1~3\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult0|auto_generated|mac_mult1~dataout\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\MAX10_CLK1_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \MAX10_CLK1_50~input_o\);
\ALT_INV_div2_dividend[0]~5_combout\ <= NOT \div2_dividend[0]~5_combout\;
ALT_INV_current_div(2) <= NOT current_div(2);
\ALT_INV_main_state.PARALLEL_WAIT~q\ <= NOT \main_state.PARALLEL_WAIT~q\;
\ALT_INV_LEDR~5_combout\ <= NOT \LEDR~5_combout\;
\ALT_INV_Selector139~1_combout\ <= NOT \Selector139~1_combout\;
\ALT_INV_main_state.WAIT_HIGH~q\ <= NOT \main_state.WAIT_HIGH~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y42_N12
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X58_Y54_N16
\HEX0[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector152~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X74_Y54_N9
\HEX0[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector151~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X60_Y54_N2
\HEX0[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector150~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X62_Y54_N30
\HEX0[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector149~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X74_Y54_N2
\HEX0[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector148~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X74_Y54_N16
\HEX0[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector147~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X74_Y54_N23
\HEX0[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector146~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X69_Y54_N23
\HEX1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector145~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X78_Y49_N9
\HEX1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector144~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X78_Y49_N2
\HEX1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector143~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X60_Y54_N9
\HEX1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector142~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X64_Y54_N2
\HEX1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector141~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X66_Y54_N30
\HEX1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector140~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X69_Y54_N30
\HEX1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_Selector139~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X78_Y44_N9
\HEX2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector138~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X66_Y54_N2
\HEX2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector137~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X69_Y54_N16
\HEX2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector136~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X78_Y44_N2
\HEX2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector135~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X78_Y43_N2
\HEX2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector134~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X78_Y35_N2
\HEX2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector133~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X78_Y43_N9
\HEX2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector132~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X78_Y35_N23
\HEX3[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector131~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X78_Y33_N9
\HEX3[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector130~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X78_Y33_N2
\HEX3[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector129~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X69_Y54_N9
\HEX3[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector128~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X78_Y41_N9
\HEX3[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector127~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X78_Y41_N2
\HEX3[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector126~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X78_Y43_N16
\HEX3[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector125~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X78_Y40_N16
\HEX4[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector124~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X78_Y40_N2
\HEX4[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector123~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X78_Y40_N23
\HEX4[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector122~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X78_Y42_N16
\HEX4[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector121~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X78_Y45_N23
\HEX4[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector120~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X78_Y40_N9
\HEX4[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector119~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X78_Y35_N16
\HEX4[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector118~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X78_Y45_N9
\HEX5[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX5~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X78_Y42_N2
\HEX5[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector117~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X78_Y37_N16
\HEX5[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector116~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X78_Y34_N24
\HEX5[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector115~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X78_Y34_N9
\HEX5[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector114~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X78_Y34_N16
\HEX5[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector113~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X78_Y34_N2
\HEX5[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Selector112~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X46_Y54_N2
\LEDR[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR~0_combout\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X46_Y54_N23
\LEDR[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR~1_combout\,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X51_Y54_N16
\LEDR[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR~2_combout\,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X46_Y54_N9
\LEDR[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR~3_combout\,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X56_Y54_N30
\LEDR[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR~4_combout\,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X58_Y54_N23
\LEDR[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_state.SHOW_RESULT~q\,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X66_Y54_N23
\LEDR[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_LEDR~5_combout\,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X56_Y54_N9
\LEDR[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \main_state.WAIT_LOW~q\,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X51_Y54_N9
\LEDR[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_main_state.WAIT_HIGH~q\,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X49_Y54_N9
\LEDR[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR~6_combout\,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOIBUF_X51_Y54_N29
\SW[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X51_Y54_N22
\SW[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X51_Y54_N1
\SW[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X54_Y54_N29
\SW[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X66_Y38_N16
\Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (\SW[2]~input_o\ & (!\SW[1]~input_o\ & (\SW[0]~input_o\ $ (!\SW[3]~input_o\)))) # (!\SW[2]~input_o\ & (\SW[0]~input_o\ & (\SW[1]~input_o\ $ (!\SW[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \Mux13~0_combout\);

-- Location: IOIBUF_X34_Y0_N29
\MAX10_CLK1_50~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MAX10_CLK1_50,
	o => \MAX10_CLK1_50~input_o\);

-- Location: CLKCTRL_G19
\MAX10_CLK1_50~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \MAX10_CLK1_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \MAX10_CLK1_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X46_Y54_N29
\KEY[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X61_Y39_N16
\key0_sync1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \key0_sync1~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \key0_sync1~0_combout\);

-- Location: FF_X61_Y39_N17
key0_sync1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \key0_sync1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key0_sync1~q\);

-- Location: FF_X62_Y39_N7
key0_sync2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \key0_sync1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key0_sync2~q\);

-- Location: LCCOMB_X63_Y39_N0
\debounce_cnt0[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[0]~16_combout\ = debounce_cnt0(0) $ (VCC)
-- \debounce_cnt0[0]~17\ = CARRY(debounce_cnt0(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(0),
	datad => VCC,
	combout => \debounce_cnt0[0]~16_combout\,
	cout => \debounce_cnt0[0]~17\);

-- Location: LCCOMB_X62_Y39_N6
\debounce_cnt0[0]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[0]~38_combout\ = (\key0_stable~q\ $ (!\key0_sync2~q\)) # (!\LessThan0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key0_stable~q\,
	datab => \LessThan0~3_combout\,
	datac => \key0_sync2~q\,
	combout => \debounce_cnt0[0]~38_combout\);

-- Location: FF_X63_Y39_N1
\debounce_cnt0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[0]~16_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(0));

-- Location: LCCOMB_X63_Y39_N2
\debounce_cnt0[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[1]~18_combout\ = (debounce_cnt0(1) & (!\debounce_cnt0[0]~17\)) # (!debounce_cnt0(1) & ((\debounce_cnt0[0]~17\) # (GND)))
-- \debounce_cnt0[1]~19\ = CARRY((!\debounce_cnt0[0]~17\) # (!debounce_cnt0(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(1),
	datad => VCC,
	cin => \debounce_cnt0[0]~17\,
	combout => \debounce_cnt0[1]~18_combout\,
	cout => \debounce_cnt0[1]~19\);

-- Location: FF_X63_Y39_N3
\debounce_cnt0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[1]~18_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(1));

-- Location: LCCOMB_X63_Y39_N4
\debounce_cnt0[2]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[2]~20_combout\ = (debounce_cnt0(2) & (\debounce_cnt0[1]~19\ $ (GND))) # (!debounce_cnt0(2) & (!\debounce_cnt0[1]~19\ & VCC))
-- \debounce_cnt0[2]~21\ = CARRY((debounce_cnt0(2) & !\debounce_cnt0[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(2),
	datad => VCC,
	cin => \debounce_cnt0[1]~19\,
	combout => \debounce_cnt0[2]~20_combout\,
	cout => \debounce_cnt0[2]~21\);

-- Location: FF_X63_Y39_N5
\debounce_cnt0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[2]~20_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(2));

-- Location: LCCOMB_X63_Y39_N6
\debounce_cnt0[3]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[3]~22_combout\ = (debounce_cnt0(3) & (!\debounce_cnt0[2]~21\)) # (!debounce_cnt0(3) & ((\debounce_cnt0[2]~21\) # (GND)))
-- \debounce_cnt0[3]~23\ = CARRY((!\debounce_cnt0[2]~21\) # (!debounce_cnt0(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt0(3),
	datad => VCC,
	cin => \debounce_cnt0[2]~21\,
	combout => \debounce_cnt0[3]~22_combout\,
	cout => \debounce_cnt0[3]~23\);

-- Location: FF_X63_Y39_N7
\debounce_cnt0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[3]~22_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(3));

-- Location: LCCOMB_X63_Y39_N8
\debounce_cnt0[4]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[4]~24_combout\ = (debounce_cnt0(4) & (\debounce_cnt0[3]~23\ $ (GND))) # (!debounce_cnt0(4) & (!\debounce_cnt0[3]~23\ & VCC))
-- \debounce_cnt0[4]~25\ = CARRY((debounce_cnt0(4) & !\debounce_cnt0[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(4),
	datad => VCC,
	cin => \debounce_cnt0[3]~23\,
	combout => \debounce_cnt0[4]~24_combout\,
	cout => \debounce_cnt0[4]~25\);

-- Location: FF_X63_Y39_N9
\debounce_cnt0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[4]~24_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(4));

-- Location: LCCOMB_X63_Y39_N10
\debounce_cnt0[5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[5]~26_combout\ = (debounce_cnt0(5) & (!\debounce_cnt0[4]~25\)) # (!debounce_cnt0(5) & ((\debounce_cnt0[4]~25\) # (GND)))
-- \debounce_cnt0[5]~27\ = CARRY((!\debounce_cnt0[4]~25\) # (!debounce_cnt0(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt0(5),
	datad => VCC,
	cin => \debounce_cnt0[4]~25\,
	combout => \debounce_cnt0[5]~26_combout\,
	cout => \debounce_cnt0[5]~27\);

-- Location: FF_X63_Y39_N11
\debounce_cnt0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[5]~26_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(5));

-- Location: LCCOMB_X63_Y39_N12
\debounce_cnt0[6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[6]~28_combout\ = (debounce_cnt0(6) & (\debounce_cnt0[5]~27\ $ (GND))) # (!debounce_cnt0(6) & (!\debounce_cnt0[5]~27\ & VCC))
-- \debounce_cnt0[6]~29\ = CARRY((debounce_cnt0(6) & !\debounce_cnt0[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt0(6),
	datad => VCC,
	cin => \debounce_cnt0[5]~27\,
	combout => \debounce_cnt0[6]~28_combout\,
	cout => \debounce_cnt0[6]~29\);

-- Location: FF_X63_Y39_N13
\debounce_cnt0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[6]~28_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(6));

-- Location: LCCOMB_X63_Y39_N14
\debounce_cnt0[7]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[7]~30_combout\ = (debounce_cnt0(7) & (!\debounce_cnt0[6]~29\)) # (!debounce_cnt0(7) & ((\debounce_cnt0[6]~29\) # (GND)))
-- \debounce_cnt0[7]~31\ = CARRY((!\debounce_cnt0[6]~29\) # (!debounce_cnt0(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(7),
	datad => VCC,
	cin => \debounce_cnt0[6]~29\,
	combout => \debounce_cnt0[7]~30_combout\,
	cout => \debounce_cnt0[7]~31\);

-- Location: FF_X63_Y39_N15
\debounce_cnt0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[7]~30_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(7));

-- Location: LCCOMB_X63_Y39_N16
\debounce_cnt0[8]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[8]~32_combout\ = (debounce_cnt0(8) & (\debounce_cnt0[7]~31\ $ (GND))) # (!debounce_cnt0(8) & (!\debounce_cnt0[7]~31\ & VCC))
-- \debounce_cnt0[8]~33\ = CARRY((debounce_cnt0(8) & !\debounce_cnt0[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(8),
	datad => VCC,
	cin => \debounce_cnt0[7]~31\,
	combout => \debounce_cnt0[8]~32_combout\,
	cout => \debounce_cnt0[8]~33\);

-- Location: FF_X63_Y39_N17
\debounce_cnt0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[8]~32_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(8));

-- Location: LCCOMB_X63_Y39_N18
\debounce_cnt0[9]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[9]~34_combout\ = (debounce_cnt0(9) & (!\debounce_cnt0[8]~33\)) # (!debounce_cnt0(9) & ((\debounce_cnt0[8]~33\) # (GND)))
-- \debounce_cnt0[9]~35\ = CARRY((!\debounce_cnt0[8]~33\) # (!debounce_cnt0(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(9),
	datad => VCC,
	cin => \debounce_cnt0[8]~33\,
	combout => \debounce_cnt0[9]~34_combout\,
	cout => \debounce_cnt0[9]~35\);

-- Location: FF_X63_Y39_N19
\debounce_cnt0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[9]~34_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(9));

-- Location: LCCOMB_X63_Y39_N20
\debounce_cnt0[10]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[10]~36_combout\ = (debounce_cnt0(10) & (\debounce_cnt0[9]~35\ $ (GND))) # (!debounce_cnt0(10) & (!\debounce_cnt0[9]~35\ & VCC))
-- \debounce_cnt0[10]~37\ = CARRY((debounce_cnt0(10) & !\debounce_cnt0[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(10),
	datad => VCC,
	cin => \debounce_cnt0[9]~35\,
	combout => \debounce_cnt0[10]~36_combout\,
	cout => \debounce_cnt0[10]~37\);

-- Location: FF_X63_Y39_N21
\debounce_cnt0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[10]~36_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(10));

-- Location: LCCOMB_X63_Y39_N22
\debounce_cnt0[11]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[11]~39_combout\ = (debounce_cnt0(11) & (!\debounce_cnt0[10]~37\)) # (!debounce_cnt0(11) & ((\debounce_cnt0[10]~37\) # (GND)))
-- \debounce_cnt0[11]~40\ = CARRY((!\debounce_cnt0[10]~37\) # (!debounce_cnt0(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt0(11),
	datad => VCC,
	cin => \debounce_cnt0[10]~37\,
	combout => \debounce_cnt0[11]~39_combout\,
	cout => \debounce_cnt0[11]~40\);

-- Location: FF_X63_Y39_N23
\debounce_cnt0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[11]~39_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(11));

-- Location: LCCOMB_X63_Y39_N24
\debounce_cnt0[12]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[12]~41_combout\ = (debounce_cnt0(12) & (\debounce_cnt0[11]~40\ $ (GND))) # (!debounce_cnt0(12) & (!\debounce_cnt0[11]~40\ & VCC))
-- \debounce_cnt0[12]~42\ = CARRY((debounce_cnt0(12) & !\debounce_cnt0[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(12),
	datad => VCC,
	cin => \debounce_cnt0[11]~40\,
	combout => \debounce_cnt0[12]~41_combout\,
	cout => \debounce_cnt0[12]~42\);

-- Location: FF_X63_Y39_N25
\debounce_cnt0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[12]~41_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(12));

-- Location: LCCOMB_X63_Y39_N26
\debounce_cnt0[13]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[13]~43_combout\ = (debounce_cnt0(13) & (!\debounce_cnt0[12]~42\)) # (!debounce_cnt0(13) & ((\debounce_cnt0[12]~42\) # (GND)))
-- \debounce_cnt0[13]~44\ = CARRY((!\debounce_cnt0[12]~42\) # (!debounce_cnt0(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt0(13),
	datad => VCC,
	cin => \debounce_cnt0[12]~42\,
	combout => \debounce_cnt0[13]~43_combout\,
	cout => \debounce_cnt0[13]~44\);

-- Location: FF_X63_Y39_N27
\debounce_cnt0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[13]~43_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(13));

-- Location: LCCOMB_X63_Y39_N28
\debounce_cnt0[14]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[14]~45_combout\ = (debounce_cnt0(14) & (\debounce_cnt0[13]~44\ $ (GND))) # (!debounce_cnt0(14) & (!\debounce_cnt0[13]~44\ & VCC))
-- \debounce_cnt0[14]~46\ = CARRY((debounce_cnt0(14) & !\debounce_cnt0[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(14),
	datad => VCC,
	cin => \debounce_cnt0[13]~44\,
	combout => \debounce_cnt0[14]~45_combout\,
	cout => \debounce_cnt0[14]~46\);

-- Location: FF_X63_Y39_N29
\debounce_cnt0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[14]~45_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(14));

-- Location: LCCOMB_X63_Y39_N30
\debounce_cnt0[15]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt0[15]~47_combout\ = debounce_cnt0(15) $ (\debounce_cnt0[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt0(15),
	cin => \debounce_cnt0[14]~46\,
	combout => \debounce_cnt0[15]~47_combout\);

-- Location: FF_X63_Y39_N31
\debounce_cnt0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt0[15]~47_combout\,
	sclr => \debounce_cnt0[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt0(15));

-- Location: LCCOMB_X62_Y39_N30
\LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (!debounce_cnt0(12) & (!debounce_cnt0(13) & (!debounce_cnt0(10) & !debounce_cnt0(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt0(12),
	datab => debounce_cnt0(13),
	datac => debounce_cnt0(10),
	datad => debounce_cnt0(11),
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X62_Y39_N8
\LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = (!debounce_cnt0(7) & (((!debounce_cnt0(4) & !debounce_cnt0(5))) # (!debounce_cnt0(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt0(6),
	datab => debounce_cnt0(7),
	datac => debounce_cnt0(4),
	datad => debounce_cnt0(5),
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X62_Y39_N2
\LessThan0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = (\LessThan0~0_combout\ & (((\LessThan0~1_combout\) # (!debounce_cnt0(9))) # (!debounce_cnt0(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~0_combout\,
	datab => debounce_cnt0(8),
	datac => \LessThan0~1_combout\,
	datad => debounce_cnt0(9),
	combout => \LessThan0~2_combout\);

-- Location: LCCOMB_X62_Y39_N4
\LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = ((\LessThan0~2_combout\) # (!debounce_cnt0(15))) # (!debounce_cnt0(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt0(14),
	datac => debounce_cnt0(15),
	datad => \LessThan0~2_combout\,
	combout => \LessThan0~3_combout\);

-- Location: LCCOMB_X62_Y39_N10
\key0_stable~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \key0_stable~0_combout\ = (\LessThan0~3_combout\ & ((\key0_stable~q\))) # (!\LessThan0~3_combout\ & (\key0_sync2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key0_sync2~q\,
	datab => \LessThan0~3_combout\,
	datac => \key0_stable~q\,
	combout => \key0_stable~0_combout\);

-- Location: FF_X62_Y39_N11
key0_stable : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \key0_stable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key0_stable~q\);

-- Location: LCCOMB_X62_Y39_N24
\key0_prev~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \key0_prev~feeder_combout\ = \key0_stable~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \key0_stable~q\,
	combout => \key0_prev~feeder_combout\);

-- Location: FF_X62_Y39_N25
key0_prev : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \key0_prev~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key0_prev~q\);

-- Location: LCCOMB_X62_Y39_N12
\KEY_DEBOUNCE~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \KEY_DEBOUNCE~1_combout\ = (\key0_stable~q\ & !\key0_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key0_stable~q\,
	datad => \key0_prev~q\,
	combout => \KEY_DEBOUNCE~1_combout\);

-- Location: FF_X62_Y39_N13
key0_pressed : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \KEY_DEBOUNCE~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key0_pressed~q\);

-- Location: LCCOMB_X70_Y38_N26
\Selector33~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector33~1_combout\ = (\key0_pressed~q\ & !\main_state.WAIT_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \key0_pressed~q\,
	datad => \main_state.WAIT_HIGH~q\,
	combout => \Selector33~1_combout\);

-- Location: LCCOMB_X70_Y38_N4
\Selector33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector33~0_combout\ = (\key0_pressed~q\ & \main_state.SHOW_RESULT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \key0_pressed~q\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \Selector33~0_combout\);

-- Location: FF_X66_Y38_N19
\data_full[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[0]~input_o\,
	sload => VCC,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(0));

-- Location: LCCOMB_X66_Y38_N12
\n_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \n_reg[0]~feeder_combout\ = data_full(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_full(0),
	combout => \n_reg[0]~feeder_combout\);

-- Location: FF_X66_Y38_N13
\n_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \n_reg[0]~feeder_combout\,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(0));

-- Location: LCCOMB_X70_Y39_N0
\div2_dividend[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div2_dividend[0]~4_combout\ = (\main_state.PARALLEL_WAIT~q\ & (!div2_dividend(0))) # (!\main_state.PARALLEL_WAIT~q\ & ((n_reg(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.PARALLEL_WAIT~q\,
	datac => div2_dividend(0),
	datad => n_reg(0),
	combout => \div2_dividend[0]~4_combout\);

-- Location: IOIBUF_X49_Y54_N1
\SW[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: FF_X67_Y39_N23
\data_high[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[5]~input_o\,
	sload => VCC,
	ena => \Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_high(5));

-- Location: FF_X67_Y39_N15
\data_full[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_high(5),
	sload => VCC,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(13));

-- Location: FF_X67_Y35_N1
\n_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_full(13),
	sload => VCC,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(13));

-- Location: LCCOMB_X69_Y39_N16
\cla2_diff[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(3) = \C2[3]~0_combout\ $ (div2_dividend(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2[3]~0_combout\,
	datac => div2_dividend(3),
	combout => cla2_diff(3));

-- Location: LCCOMB_X66_Y38_N2
\data_full[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_full[3]~feeder_combout\ = \SW[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[3]~input_o\,
	combout => \data_full[3]~feeder_combout\);

-- Location: FF_X66_Y38_N3
\data_full[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \data_full[3]~feeder_combout\,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(3));

-- Location: LCCOMB_X66_Y38_N0
\n_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \n_reg[3]~feeder_combout\ = data_full(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_full(3),
	combout => \n_reg[3]~feeder_combout\);

-- Location: FF_X66_Y38_N1
\n_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \n_reg[3]~feeder_combout\,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(3));

-- Location: FF_X69_Y39_N17
\div2_dividend[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(3),
	asdata => n_reg(3),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(3));

-- Location: LCCOMB_X69_Y39_N22
\Equal5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal5~3_combout\ = (!div2_dividend(4) & (!div2_dividend(5) & !div2_dividend(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(4),
	datac => div2_dividend(5),
	datad => div2_dividend(3),
	combout => \Equal5~3_combout\);

-- Location: LCCOMB_X69_Y39_N0
\cla2_diff[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(6) = div2_dividend(6) $ (\GC2[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div2_dividend(6),
	datad => \GC2[4]~0_combout\,
	combout => cla2_diff(6));

-- Location: IOIBUF_X54_Y54_N15
\SW[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: FF_X64_Y39_N3
\data_full[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[6]~input_o\,
	sload => VCC,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(6));

-- Location: FF_X67_Y35_N13
\n_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_full(6),
	sload => VCC,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(6));

-- Location: FF_X69_Y39_N1
\div2_dividend[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(6),
	asdata => n_reg(6),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(6));

-- Location: LCCOMB_X69_Y39_N18
\cla2_diff[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(7) = div2_dividend(7) $ (((\GC2[4]~0_combout\ & !div2_dividend(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GC2[4]~0_combout\,
	datac => div2_dividend(7),
	datad => div2_dividend(6),
	combout => cla2_diff(7));

-- Location: IOIBUF_X58_Y54_N29
\SW[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: FF_X67_Y39_N19
\data_full[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[7]~input_o\,
	sload => VCC,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(7));

-- Location: FF_X67_Y35_N15
\n_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_full(7),
	sload => VCC,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(7));

-- Location: FF_X69_Y39_N19
\div2_dividend[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(7),
	asdata => n_reg(7),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(7));

-- Location: LCCOMB_X69_Y39_N26
\GC2[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC2[2]~1_combout\ = ((div2_dividend(6)) # ((div2_dividend(7)) # (!\C2[3]~0_combout\))) # (!\Equal5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal5~3_combout\,
	datab => div2_dividend(6),
	datac => \C2[3]~0_combout\,
	datad => div2_dividend(7),
	combout => \GC2[2]~1_combout\);

-- Location: LCCOMB_X69_Y39_N24
\cla2_diff[8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(8) = div2_dividend(8) $ (!\GC2[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div2_dividend(8),
	datad => \GC2[2]~1_combout\,
	combout => cla2_diff(8));

-- Location: FF_X64_Y42_N25
\data_high[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[0]~input_o\,
	sload => VCC,
	ena => \Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_high(0));

-- Location: LCCOMB_X64_Y39_N12
\data_full[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_full[8]~feeder_combout\ = data_high(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_high(0),
	combout => \data_full[8]~feeder_combout\);

-- Location: FF_X64_Y39_N13
\data_full[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \data_full[8]~feeder_combout\,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(8));

-- Location: FF_X67_Y35_N17
\n_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_full(8),
	sload => VCC,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(8));

-- Location: FF_X69_Y39_N25
\div2_dividend[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(8),
	asdata => n_reg(8),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(8));

-- Location: LCCOMB_X69_Y39_N2
\cla2_diff[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(9) = div2_dividend(9) $ (((!\GC2[2]~1_combout\ & !div2_dividend(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GC2[2]~1_combout\,
	datac => div2_dividend(9),
	datad => div2_dividend(8),
	combout => cla2_diff(9));

-- Location: LCCOMB_X64_Y42_N10
\data_high[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_high[1]~feeder_combout\ = \SW[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[1]~input_o\,
	combout => \data_high[1]~feeder_combout\);

-- Location: FF_X64_Y42_N11
\data_high[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \data_high[1]~feeder_combout\,
	ena => \Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_high(1));

-- Location: LCCOMB_X65_Y39_N14
\data_full[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_full[9]~feeder_combout\ = data_high(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_high(1),
	combout => \data_full[9]~feeder_combout\);

-- Location: FF_X65_Y39_N15
\data_full[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \data_full[9]~feeder_combout\,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(9));

-- Location: FF_X67_Y35_N3
\n_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_full(9),
	sload => VCC,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(9));

-- Location: FF_X69_Y39_N3
\div2_dividend[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(9),
	asdata => n_reg(9),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(9));

-- Location: LCCOMB_X69_Y39_N28
\cla2_diff[10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(10) = div2_dividend(10) $ (((!\GC2[2]~1_combout\ & (!div2_dividend(8) & !div2_dividend(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GC2[2]~1_combout\,
	datab => div2_dividend(8),
	datac => div2_dividend(10),
	datad => div2_dividend(9),
	combout => cla2_diff(10));

-- Location: FF_X64_Y42_N13
\data_high[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[2]~input_o\,
	sload => VCC,
	ena => \Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_high(2));

-- Location: LCCOMB_X65_Y39_N24
\data_full[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_full[10]~feeder_combout\ = data_high(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_high(2),
	combout => \data_full[10]~feeder_combout\);

-- Location: FF_X65_Y39_N25
\data_full[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \data_full[10]~feeder_combout\,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(10));

-- Location: LCCOMB_X66_Y39_N30
\n_reg[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \n_reg[10]~feeder_combout\ = data_full(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_full(10),
	combout => \n_reg[10]~feeder_combout\);

-- Location: FF_X66_Y39_N31
\n_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \n_reg[10]~feeder_combout\,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(10));

-- Location: FF_X69_Y39_N29
\div2_dividend[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(10),
	asdata => n_reg(10),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(10));

-- Location: LCCOMB_X70_Y39_N26
\C2[11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \C2[11]~1_combout\ = (div2_dividend(9)) # ((div2_dividend(10)) # ((\GC2[2]~1_combout\) # (div2_dividend(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(9),
	datab => div2_dividend(10),
	datac => \GC2[2]~1_combout\,
	datad => div2_dividend(8),
	combout => \C2[11]~1_combout\);

-- Location: LCCOMB_X69_Y39_N6
\cla2_diff[11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(11) = div2_dividend(11) $ (!\C2[11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div2_dividend(11),
	datad => \C2[11]~1_combout\,
	combout => cla2_diff(11));

-- Location: LCCOMB_X64_Y42_N6
\data_high[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_high[3]~feeder_combout\ = \SW[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[3]~input_o\,
	combout => \data_high[3]~feeder_combout\);

-- Location: FF_X64_Y42_N7
\data_high[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \data_high[3]~feeder_combout\,
	ena => \Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_high(3));

-- Location: LCCOMB_X64_Y39_N26
\data_full[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_full[11]~feeder_combout\ = data_high(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_high(3),
	combout => \data_full[11]~feeder_combout\);

-- Location: FF_X64_Y39_N27
\data_full[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \data_full[11]~feeder_combout\,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(11));

-- Location: LCCOMB_X66_Y39_N8
\n_reg[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \n_reg[11]~feeder_combout\ = data_full(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_full(11),
	combout => \n_reg[11]~feeder_combout\);

-- Location: FF_X66_Y39_N9
\n_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \n_reg[11]~feeder_combout\,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(11));

-- Location: FF_X69_Y39_N7
\div2_dividend[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(11),
	asdata => n_reg(11),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(11));

-- Location: LCCOMB_X69_Y39_N20
\Equal5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal5~0_combout\ = (!div2_dividend(11) & (!div2_dividend(7) & (!div2_dividend(10) & !div2_dividend(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(11),
	datab => div2_dividend(7),
	datac => div2_dividend(10),
	datad => div2_dividend(6),
	combout => \Equal5~0_combout\);

-- Location: LCCOMB_X70_Y39_N8
\GC2[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC2[3]~2_combout\ = (div2_dividend(9)) # ((div2_dividend(8)) # ((!\Equal5~0_combout\) # (!\GC2[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(9),
	datab => div2_dividend(8),
	datac => \GC2[4]~0_combout\,
	datad => \Equal5~0_combout\,
	combout => \GC2[3]~2_combout\);

-- Location: LCCOMB_X70_Y39_N10
\cla2_diff[12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(12) = \GC2[3]~2_combout\ $ (div2_dividend(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GC2[3]~2_combout\,
	datad => div2_dividend(12),
	combout => cla2_diff(12));

-- Location: IOIBUF_X54_Y54_N22
\SW[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: FF_X67_Y39_N21
\data_high[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[4]~input_o\,
	sload => VCC,
	ena => \Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_high(4));

-- Location: LCCOMB_X67_Y39_N4
\data_full[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_full[12]~feeder_combout\ = data_high(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_high(4),
	combout => \data_full[12]~feeder_combout\);

-- Location: FF_X67_Y39_N5
\data_full[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \data_full[12]~feeder_combout\,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(12));

-- Location: FF_X67_Y35_N25
\n_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_full(12),
	sload => VCC,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(12));

-- Location: LCCOMB_X70_Y39_N28
\div2_dividend[12]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div2_dividend[12]~3_combout\ = (\main_state.PARALLEL_WAIT~q\ & (!cla2_diff(12))) # (!\main_state.PARALLEL_WAIT~q\ & ((n_reg(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cla2_diff(12),
	datab => n_reg(12),
	datad => \main_state.PARALLEL_WAIT~q\,
	combout => \div2_dividend[12]~3_combout\);

-- Location: FF_X70_Y39_N29
\div2_dividend[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \div2_dividend[12]~3_combout\,
	asdata => div2_dividend(12),
	sload => \ALT_INV_div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(12));

-- Location: LCCOMB_X70_Y39_N24
\cla2_diff[13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(13) = div2_dividend(13) $ (((\GC2[3]~2_combout\) # (div2_dividend(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(13),
	datac => \GC2[3]~2_combout\,
	datad => div2_dividend(12),
	combout => cla2_diff(13));

-- Location: LCCOMB_X70_Y39_N30
\div2_dividend[13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div2_dividend[13]~2_combout\ = (\main_state.PARALLEL_WAIT~q\ & ((!cla2_diff(13)))) # (!\main_state.PARALLEL_WAIT~q\ & (n_reg(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(13),
	datab => cla2_diff(13),
	datad => \main_state.PARALLEL_WAIT~q\,
	combout => \div2_dividend[13]~2_combout\);

-- Location: FF_X70_Y39_N31
\div2_dividend[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \div2_dividend[13]~2_combout\,
	asdata => div2_dividend(13),
	sload => \ALT_INV_div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(13));

-- Location: LCCOMB_X70_Y39_N14
\cla2_diff[14]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(14) = div2_dividend(14) $ (((div2_dividend(13)) # ((\GC2[3]~2_combout\) # (div2_dividend(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(13),
	datab => \GC2[3]~2_combout\,
	datac => div2_dividend(14),
	datad => div2_dividend(12),
	combout => cla2_diff(14));

-- Location: FF_X64_Y39_N21
\data_high[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[6]~input_o\,
	sload => VCC,
	ena => \Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_high(6));

-- Location: FF_X67_Y39_N1
\data_full[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_high(6),
	sload => VCC,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(14));

-- Location: FF_X66_Y39_N15
\n_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_full(14),
	sload => VCC,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(14));

-- Location: LCCOMB_X70_Y39_N4
\div2_dividend[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div2_dividend[14]~1_combout\ = (\main_state.PARALLEL_WAIT~q\ & (!cla2_diff(14))) # (!\main_state.PARALLEL_WAIT~q\ & ((n_reg(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.PARALLEL_WAIT~q\,
	datab => cla2_diff(14),
	datad => n_reg(14),
	combout => \div2_dividend[14]~1_combout\);

-- Location: FF_X70_Y39_N5
\div2_dividend[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \div2_dividend[14]~1_combout\,
	asdata => div2_dividend(14),
	sload => \ALT_INV_div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(14));

-- Location: FF_X67_Y39_N13
\data_high[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[7]~input_o\,
	sload => VCC,
	ena => \Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_high(7));

-- Location: LCCOMB_X67_Y39_N24
\data_full[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_full[15]~feeder_combout\ = data_high(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_high(7),
	combout => \data_full[15]~feeder_combout\);

-- Location: FF_X67_Y39_N25
\data_full[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \data_full[15]~feeder_combout\,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(15));

-- Location: LCCOMB_X66_Y39_N28
\n_reg[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \n_reg[15]~feeder_combout\ = data_full(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_full(15),
	combout => \n_reg[15]~feeder_combout\);

-- Location: FF_X66_Y39_N29
\n_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \n_reg[15]~feeder_combout\,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(15));

-- Location: LCCOMB_X70_Y39_N18
\cla2_diff[15]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cla2_diff[15]~0_combout\ = (!div2_dividend(13) & !div2_dividend(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div2_dividend(13),
	datad => div2_dividend(12),
	combout => \cla2_diff[15]~0_combout\);

-- Location: LCCOMB_X70_Y39_N20
\cla2_diff[15]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(15) = div2_dividend(15) $ (((\GC2[3]~2_combout\) # ((div2_dividend(14)) # (!\cla2_diff[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(15),
	datab => \GC2[3]~2_combout\,
	datac => div2_dividend(14),
	datad => \cla2_diff[15]~0_combout\,
	combout => cla2_diff(15));

-- Location: LCCOMB_X70_Y39_N22
\div2_dividend[15]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div2_dividend[15]~0_combout\ = (\main_state.PARALLEL_WAIT~q\ & ((!cla2_diff(15)))) # (!\main_state.PARALLEL_WAIT~q\ & (n_reg(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(15),
	datab => cla2_diff(15),
	datad => \main_state.PARALLEL_WAIT~q\,
	combout => \div2_dividend[15]~0_combout\);

-- Location: FF_X70_Y39_N23
\div2_dividend[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \div2_dividend[15]~0_combout\,
	asdata => div2_dividend(15),
	sload => \ALT_INV_div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(15));

-- Location: LCCOMB_X70_Y39_N12
\Equal5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal5~1_combout\ = (!div2_dividend(13) & (!div2_dividend(14) & (!div2_dividend(15) & !div2_dividend(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(13),
	datab => div2_dividend(14),
	datac => div2_dividend(15),
	datad => div2_dividend(12),
	combout => \Equal5~1_combout\);

-- Location: LCCOMB_X70_Y39_N2
\Equal5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal5~2_combout\ = (\Equal5~1_combout\ & (!div2_dividend(8) & (!div2_dividend(9) & \Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal5~1_combout\,
	datab => div2_dividend(8),
	datac => div2_dividend(9),
	datad => \Equal5~0_combout\,
	combout => \Equal5~2_combout\);

-- Location: LCCOMB_X71_Y35_N6
\sub_count[7]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[7]~45_combout\ = (\div2_computing~q\ & (\main_state.PARALLEL_WAIT~q\ & ((!\Equal5~2_combout\) # (!\GC2[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GC2[4]~0_combout\,
	datab => \div2_computing~q\,
	datac => \Equal5~2_combout\,
	datad => \main_state.PARALLEL_WAIT~q\,
	combout => \sub_count[7]~45_combout\);

-- Location: LCCOMB_X70_Y38_N16
\div2_dividend[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div2_dividend[0]~5_combout\ = (\sub_count[7]~45_combout\) # ((!\main_state.PARALLEL_WAIT~q\ & \main_state.PARALLEL_DIV23~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.PARALLEL_WAIT~q\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \sub_count[7]~45_combout\,
	combout => \div2_dividend[0]~5_combout\);

-- Location: FF_X70_Y39_N1
\div2_dividend[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \div2_dividend[0]~4_combout\,
	asdata => div2_dividend(0),
	sload => \ALT_INV_div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(0));

-- Location: LCCOMB_X71_Y39_N8
\div2_divisor[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div2_divisor[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \div2_divisor[1]~feeder_combout\);

-- Location: FF_X71_Y39_N9
\div2_divisor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \div2_divisor[1]~feeder_combout\,
	ena => \main_state.PARALLEL_DIV23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_divisor(1));

-- Location: LCCOMB_X69_Y39_N12
\cla2_diff[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(1) = div2_dividend(0) $ (div2_dividend(1) $ (!div2_divisor(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div2_dividend(0),
	datac => div2_dividend(1),
	datad => div2_divisor(1),
	combout => cla2_diff(1));

-- Location: FF_X66_Y38_N29
\data_full[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[1]~input_o\,
	sload => VCC,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(1));

-- Location: LCCOMB_X66_Y38_N22
\n_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \n_reg[1]~feeder_combout\ = data_full(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_full(1),
	combout => \n_reg[1]~feeder_combout\);

-- Location: FF_X66_Y38_N23
\n_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \n_reg[1]~feeder_combout\,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(1));

-- Location: FF_X69_Y39_N13
\div2_dividend[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(1),
	asdata => n_reg(1),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(1));

-- Location: LCCOMB_X69_Y39_N10
\cla2_diff[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(2) = div2_dividend(2) $ (((div2_dividend(1) & (!div2_dividend(0) & div2_divisor(1))) # (!div2_dividend(1) & ((div2_divisor(1)) # (!div2_dividend(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(1),
	datab => div2_dividend(0),
	datac => div2_dividend(2),
	datad => div2_divisor(1),
	combout => cla2_diff(2));

-- Location: FF_X66_Y38_N5
\data_full[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[2]~input_o\,
	sload => VCC,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(2));

-- Location: FF_X66_Y38_N9
\n_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => data_full(2),
	sload => VCC,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(2));

-- Location: FF_X69_Y39_N11
\div2_dividend[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(2),
	asdata => n_reg(2),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(2));

-- Location: LCCOMB_X69_Y39_N14
\C2[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \C2[3]~0_combout\ = (!div2_dividend(2) & ((div2_dividend(1) & (div2_divisor(1) & !div2_dividend(0))) # (!div2_dividend(1) & ((div2_divisor(1)) # (!div2_dividend(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(1),
	datab => div2_divisor(1),
	datac => div2_dividend(0),
	datad => div2_dividend(2),
	combout => \C2[3]~0_combout\);

-- Location: LCCOMB_X69_Y39_N30
\cla2_diff[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(4) = div2_dividend(4) $ (((\C2[3]~0_combout\ & !div2_dividend(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2[3]~0_combout\,
	datac => div2_dividend(4),
	datad => div2_dividend(3),
	combout => cla2_diff(4));

-- Location: FF_X67_Y39_N7
\data_full[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[4]~input_o\,
	sload => VCC,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(4));

-- Location: LCCOMB_X66_Y39_N26
\n_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \n_reg[4]~feeder_combout\ = data_full(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_full(4),
	combout => \n_reg[4]~feeder_combout\);

-- Location: FF_X66_Y39_N27
\n_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \n_reg[4]~feeder_combout\,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(4));

-- Location: FF_X69_Y39_N31
\div2_dividend[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(4),
	asdata => n_reg(4),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(4));

-- Location: LCCOMB_X69_Y39_N8
\cla2_diff[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla2_diff(5) = div2_dividend(5) $ (((!div2_dividend(4) & (\C2[3]~0_combout\ & !div2_dividend(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(4),
	datab => \C2[3]~0_combout\,
	datac => div2_dividend(5),
	datad => div2_dividend(3),
	combout => cla2_diff(5));

-- Location: FF_X67_Y39_N29
\data_full[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \SW[5]~input_o\,
	sload => VCC,
	ena => \Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_full(5));

-- Location: LCCOMB_X66_Y39_N24
\n_reg[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \n_reg[5]~feeder_combout\ = data_full(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_full(5),
	combout => \n_reg[5]~feeder_combout\);

-- Location: FF_X66_Y39_N25
\n_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \n_reg[5]~feeder_combout\,
	ena => \main_state.INIT_CHECK~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_reg(5));

-- Location: FF_X69_Y39_N9
\div2_dividend[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => cla2_diff(5),
	asdata => n_reg(5),
	sload => \ALT_INV_main_state.PARALLEL_WAIT~q\,
	ena => \div2_dividend[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div2_dividend(5));

-- Location: LCCOMB_X70_Y39_N6
\GC2[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC2[4]~0_combout\ = (!div2_dividend(5) & (!div2_dividend(4) & (!div2_dividend(3) & \C2[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(5),
	datab => div2_dividend(4),
	datac => div2_dividend(3),
	datad => \C2[3]~0_combout\,
	combout => \GC2[4]~0_combout\);

-- Location: LCCOMB_X71_Y35_N20
\Selector79~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector79~0_combout\ = (!\main_state.PARALLEL_WAIT~q\ & ((\div2_computing~q\) # (\main_state.PARALLEL_DIV23~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div2_computing~q\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \main_state.PARALLEL_WAIT~q\,
	combout => \Selector79~0_combout\);

-- Location: LCCOMB_X71_Y35_N14
\Selector79~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector79~1_combout\ = (\Selector79~0_combout\) # ((\div2_computing~q\ & ((!\Equal5~2_combout\) # (!\GC2[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GC2[4]~0_combout\,
	datab => \Equal5~2_combout\,
	datac => \div2_computing~q\,
	datad => \Selector79~0_combout\,
	combout => \Selector79~1_combout\);

-- Location: FF_X71_Y35_N15
div2_computing : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector79~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div2_computing~q\);

-- Location: LCCOMB_X70_Y38_N24
\Selector33~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector33~2_combout\ = (\main_state.PARALLEL_WAIT~q\ & (!\div2_computing~q\ & (\div_done~q\))) # (!\main_state.PARALLEL_WAIT~q\ & (((\main_state.WAIT_LOW~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.PARALLEL_WAIT~q\,
	datab => \div2_computing~q\,
	datac => \div_done~q\,
	datad => \main_state.WAIT_LOW~q\,
	combout => \Selector33~2_combout\);

-- Location: LCCOMB_X55_Y46_N0
\debounce_cnt1[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[0]~16_combout\ = debounce_cnt1(0) $ (VCC)
-- \debounce_cnt1[0]~17\ = CARRY(debounce_cnt1(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(0),
	datad => VCC,
	combout => \debounce_cnt1[0]~16_combout\,
	cout => \debounce_cnt1[0]~17\);

-- Location: IOIBUF_X49_Y54_N29
\KEY[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X54_Y46_N8
\key1_sync1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \key1_sync1~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[1]~input_o\,
	combout => \key1_sync1~0_combout\);

-- Location: FF_X54_Y46_N9
key1_sync1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \key1_sync1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key1_sync1~q\);

-- Location: FF_X54_Y46_N7
key1_sync2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \key1_sync1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key1_sync2~q\);

-- Location: LCCOMB_X54_Y46_N6
\debounce_cnt1[11]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[11]~38_combout\ = (\key1_stable~q\ $ (!\key1_sync2~q\)) # (!\LessThan1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key1_stable~q\,
	datac => \key1_sync2~q\,
	datad => \LessThan1~3_combout\,
	combout => \debounce_cnt1[11]~38_combout\);

-- Location: FF_X55_Y46_N1
\debounce_cnt1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[0]~16_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(0));

-- Location: LCCOMB_X55_Y46_N2
\debounce_cnt1[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[1]~18_combout\ = (debounce_cnt1(1) & (!\debounce_cnt1[0]~17\)) # (!debounce_cnt1(1) & ((\debounce_cnt1[0]~17\) # (GND)))
-- \debounce_cnt1[1]~19\ = CARRY((!\debounce_cnt1[0]~17\) # (!debounce_cnt1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(1),
	datad => VCC,
	cin => \debounce_cnt1[0]~17\,
	combout => \debounce_cnt1[1]~18_combout\,
	cout => \debounce_cnt1[1]~19\);

-- Location: FF_X55_Y46_N3
\debounce_cnt1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[1]~18_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(1));

-- Location: LCCOMB_X55_Y46_N4
\debounce_cnt1[2]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[2]~20_combout\ = (debounce_cnt1(2) & (\debounce_cnt1[1]~19\ $ (GND))) # (!debounce_cnt1(2) & (!\debounce_cnt1[1]~19\ & VCC))
-- \debounce_cnt1[2]~21\ = CARRY((debounce_cnt1(2) & !\debounce_cnt1[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(2),
	datad => VCC,
	cin => \debounce_cnt1[1]~19\,
	combout => \debounce_cnt1[2]~20_combout\,
	cout => \debounce_cnt1[2]~21\);

-- Location: FF_X55_Y46_N5
\debounce_cnt1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[2]~20_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(2));

-- Location: LCCOMB_X55_Y46_N6
\debounce_cnt1[3]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[3]~22_combout\ = (debounce_cnt1(3) & (!\debounce_cnt1[2]~21\)) # (!debounce_cnt1(3) & ((\debounce_cnt1[2]~21\) # (GND)))
-- \debounce_cnt1[3]~23\ = CARRY((!\debounce_cnt1[2]~21\) # (!debounce_cnt1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt1(3),
	datad => VCC,
	cin => \debounce_cnt1[2]~21\,
	combout => \debounce_cnt1[3]~22_combout\,
	cout => \debounce_cnt1[3]~23\);

-- Location: FF_X55_Y46_N7
\debounce_cnt1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[3]~22_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(3));

-- Location: LCCOMB_X55_Y46_N8
\debounce_cnt1[4]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[4]~24_combout\ = (debounce_cnt1(4) & (\debounce_cnt1[3]~23\ $ (GND))) # (!debounce_cnt1(4) & (!\debounce_cnt1[3]~23\ & VCC))
-- \debounce_cnt1[4]~25\ = CARRY((debounce_cnt1(4) & !\debounce_cnt1[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(4),
	datad => VCC,
	cin => \debounce_cnt1[3]~23\,
	combout => \debounce_cnt1[4]~24_combout\,
	cout => \debounce_cnt1[4]~25\);

-- Location: FF_X55_Y46_N9
\debounce_cnt1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[4]~24_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(4));

-- Location: LCCOMB_X55_Y46_N10
\debounce_cnt1[5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[5]~26_combout\ = (debounce_cnt1(5) & (!\debounce_cnt1[4]~25\)) # (!debounce_cnt1(5) & ((\debounce_cnt1[4]~25\) # (GND)))
-- \debounce_cnt1[5]~27\ = CARRY((!\debounce_cnt1[4]~25\) # (!debounce_cnt1(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt1(5),
	datad => VCC,
	cin => \debounce_cnt1[4]~25\,
	combout => \debounce_cnt1[5]~26_combout\,
	cout => \debounce_cnt1[5]~27\);

-- Location: FF_X55_Y46_N11
\debounce_cnt1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[5]~26_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(5));

-- Location: LCCOMB_X55_Y46_N12
\debounce_cnt1[6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[6]~28_combout\ = (debounce_cnt1(6) & (\debounce_cnt1[5]~27\ $ (GND))) # (!debounce_cnt1(6) & (!\debounce_cnt1[5]~27\ & VCC))
-- \debounce_cnt1[6]~29\ = CARRY((debounce_cnt1(6) & !\debounce_cnt1[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt1(6),
	datad => VCC,
	cin => \debounce_cnt1[5]~27\,
	combout => \debounce_cnt1[6]~28_combout\,
	cout => \debounce_cnt1[6]~29\);

-- Location: FF_X55_Y46_N13
\debounce_cnt1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[6]~28_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(6));

-- Location: LCCOMB_X55_Y46_N14
\debounce_cnt1[7]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[7]~30_combout\ = (debounce_cnt1(7) & (!\debounce_cnt1[6]~29\)) # (!debounce_cnt1(7) & ((\debounce_cnt1[6]~29\) # (GND)))
-- \debounce_cnt1[7]~31\ = CARRY((!\debounce_cnt1[6]~29\) # (!debounce_cnt1(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(7),
	datad => VCC,
	cin => \debounce_cnt1[6]~29\,
	combout => \debounce_cnt1[7]~30_combout\,
	cout => \debounce_cnt1[7]~31\);

-- Location: FF_X55_Y46_N15
\debounce_cnt1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[7]~30_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(7));

-- Location: LCCOMB_X55_Y46_N16
\debounce_cnt1[8]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[8]~32_combout\ = (debounce_cnt1(8) & (\debounce_cnt1[7]~31\ $ (GND))) # (!debounce_cnt1(8) & (!\debounce_cnt1[7]~31\ & VCC))
-- \debounce_cnt1[8]~33\ = CARRY((debounce_cnt1(8) & !\debounce_cnt1[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(8),
	datad => VCC,
	cin => \debounce_cnt1[7]~31\,
	combout => \debounce_cnt1[8]~32_combout\,
	cout => \debounce_cnt1[8]~33\);

-- Location: FF_X55_Y46_N17
\debounce_cnt1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[8]~32_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(8));

-- Location: LCCOMB_X55_Y46_N18
\debounce_cnt1[9]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[9]~34_combout\ = (debounce_cnt1(9) & (!\debounce_cnt1[8]~33\)) # (!debounce_cnt1(9) & ((\debounce_cnt1[8]~33\) # (GND)))
-- \debounce_cnt1[9]~35\ = CARRY((!\debounce_cnt1[8]~33\) # (!debounce_cnt1(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(9),
	datad => VCC,
	cin => \debounce_cnt1[8]~33\,
	combout => \debounce_cnt1[9]~34_combout\,
	cout => \debounce_cnt1[9]~35\);

-- Location: FF_X55_Y46_N19
\debounce_cnt1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[9]~34_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(9));

-- Location: LCCOMB_X55_Y46_N20
\debounce_cnt1[10]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[10]~36_combout\ = (debounce_cnt1(10) & (\debounce_cnt1[9]~35\ $ (GND))) # (!debounce_cnt1(10) & (!\debounce_cnt1[9]~35\ & VCC))
-- \debounce_cnt1[10]~37\ = CARRY((debounce_cnt1(10) & !\debounce_cnt1[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(10),
	datad => VCC,
	cin => \debounce_cnt1[9]~35\,
	combout => \debounce_cnt1[10]~36_combout\,
	cout => \debounce_cnt1[10]~37\);

-- Location: FF_X55_Y46_N21
\debounce_cnt1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[10]~36_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(10));

-- Location: LCCOMB_X55_Y46_N22
\debounce_cnt1[11]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[11]~39_combout\ = (debounce_cnt1(11) & (!\debounce_cnt1[10]~37\)) # (!debounce_cnt1(11) & ((\debounce_cnt1[10]~37\) # (GND)))
-- \debounce_cnt1[11]~40\ = CARRY((!\debounce_cnt1[10]~37\) # (!debounce_cnt1(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt1(11),
	datad => VCC,
	cin => \debounce_cnt1[10]~37\,
	combout => \debounce_cnt1[11]~39_combout\,
	cout => \debounce_cnt1[11]~40\);

-- Location: FF_X55_Y46_N23
\debounce_cnt1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[11]~39_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(11));

-- Location: LCCOMB_X55_Y46_N24
\debounce_cnt1[12]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[12]~41_combout\ = (debounce_cnt1(12) & (\debounce_cnt1[11]~40\ $ (GND))) # (!debounce_cnt1(12) & (!\debounce_cnt1[11]~40\ & VCC))
-- \debounce_cnt1[12]~42\ = CARRY((debounce_cnt1(12) & !\debounce_cnt1[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(12),
	datad => VCC,
	cin => \debounce_cnt1[11]~40\,
	combout => \debounce_cnt1[12]~41_combout\,
	cout => \debounce_cnt1[12]~42\);

-- Location: FF_X55_Y46_N25
\debounce_cnt1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[12]~41_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(12));

-- Location: LCCOMB_X55_Y46_N26
\debounce_cnt1[13]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[13]~43_combout\ = (debounce_cnt1(13) & (!\debounce_cnt1[12]~42\)) # (!debounce_cnt1(13) & ((\debounce_cnt1[12]~42\) # (GND)))
-- \debounce_cnt1[13]~44\ = CARRY((!\debounce_cnt1[12]~42\) # (!debounce_cnt1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt1(13),
	datad => VCC,
	cin => \debounce_cnt1[12]~42\,
	combout => \debounce_cnt1[13]~43_combout\,
	cout => \debounce_cnt1[13]~44\);

-- Location: FF_X55_Y46_N27
\debounce_cnt1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[13]~43_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(13));

-- Location: LCCOMB_X55_Y46_N28
\debounce_cnt1[14]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[14]~45_combout\ = (debounce_cnt1(14) & (\debounce_cnt1[13]~44\ $ (GND))) # (!debounce_cnt1(14) & (!\debounce_cnt1[13]~44\ & VCC))
-- \debounce_cnt1[14]~46\ = CARRY((debounce_cnt1(14) & !\debounce_cnt1[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(14),
	datad => VCC,
	cin => \debounce_cnt1[13]~44\,
	combout => \debounce_cnt1[14]~45_combout\,
	cout => \debounce_cnt1[14]~46\);

-- Location: FF_X55_Y46_N29
\debounce_cnt1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[14]~45_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(14));

-- Location: LCCOMB_X55_Y46_N30
\debounce_cnt1[15]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debounce_cnt1[15]~47_combout\ = debounce_cnt1(15) $ (\debounce_cnt1[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt1(15),
	cin => \debounce_cnt1[14]~46\,
	combout => \debounce_cnt1[15]~47_combout\);

-- Location: FF_X55_Y46_N31
\debounce_cnt1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \debounce_cnt1[15]~47_combout\,
	sclr => \debounce_cnt1[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debounce_cnt1(15));

-- Location: LCCOMB_X54_Y46_N30
\LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = (!debounce_cnt1(12) & (!debounce_cnt1(11) & (!debounce_cnt1(10) & !debounce_cnt1(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt1(12),
	datab => debounce_cnt1(11),
	datac => debounce_cnt1(10),
	datad => debounce_cnt1(13),
	combout => \LessThan1~0_combout\);

-- Location: LCCOMB_X54_Y46_N4
\LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = (!debounce_cnt1(7) & (((!debounce_cnt1(4) & !debounce_cnt1(5))) # (!debounce_cnt1(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => debounce_cnt1(4),
	datab => debounce_cnt1(5),
	datac => debounce_cnt1(6),
	datad => debounce_cnt1(7),
	combout => \LessThan1~1_combout\);

-- Location: LCCOMB_X54_Y46_N10
\LessThan1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = (\LessThan1~0_combout\ & (((\LessThan1~1_combout\) # (!debounce_cnt1(9))) # (!debounce_cnt1(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~0_combout\,
	datab => debounce_cnt1(8),
	datac => \LessThan1~1_combout\,
	datad => debounce_cnt1(9),
	combout => \LessThan1~2_combout\);

-- Location: LCCOMB_X54_Y46_N12
\LessThan1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan1~3_combout\ = ((\LessThan1~2_combout\) # (!debounce_cnt1(15))) # (!debounce_cnt1(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => debounce_cnt1(14),
	datac => debounce_cnt1(15),
	datad => \LessThan1~2_combout\,
	combout => \LessThan1~3_combout\);

-- Location: LCCOMB_X54_Y46_N24
\key1_stable~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \key1_stable~0_combout\ = (\LessThan1~3_combout\ & (\key1_stable~q\)) # (!\LessThan1~3_combout\ & ((\key1_sync2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~3_combout\,
	datac => \key1_stable~q\,
	datad => \key1_sync2~q\,
	combout => \key1_stable~0_combout\);

-- Location: FF_X54_Y46_N25
key1_stable : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \key1_stable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key1_stable~q\);

-- Location: FF_X70_Y38_N15
key1_prev : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \key1_stable~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key1_prev~q\);

-- Location: LCCOMB_X70_Y38_N18
\KEY_DEBOUNCE~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \KEY_DEBOUNCE~0_combout\ = (\key1_stable~q\ & !\key1_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \key1_stable~q\,
	datad => \key1_prev~q\,
	combout => \KEY_DEBOUNCE~0_combout\);

-- Location: FF_X70_Y38_N19
key1_pressed : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \KEY_DEBOUNCE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key1_pressed~q\);

-- Location: LCCOMB_X70_Y38_N6
\Selector33~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector33~3_combout\ = (\Selector33~1_combout\) # ((\Selector33~0_combout\) # ((\Selector33~2_combout\ & \key1_pressed~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector33~1_combout\,
	datab => \Selector33~2_combout\,
	datac => \Selector33~0_combout\,
	datad => \key1_pressed~q\,
	combout => \Selector33~3_combout\);

-- Location: LCCOMB_X70_Y38_N20
\Selector117~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector117~2_combout\ = (\main_state.WAIT_HIGH~q\ & !\main_state.SHOW_RESULT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_HIGH~q\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \Selector117~2_combout\);

-- Location: LCCOMB_X70_Y38_N0
\Selector33~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector33~4_combout\ = (\main_state.PARALLEL_WAIT~q\ & (\Selector33~2_combout\)) # (!\main_state.PARALLEL_WAIT~q\ & (!\Selector33~2_combout\ & (\Selector32~0_combout\ & \Selector117~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.PARALLEL_WAIT~q\,
	datab => \Selector33~2_combout\,
	datac => \Selector32~0_combout\,
	datad => \Selector117~2_combout\,
	combout => \Selector33~4_combout\);

-- Location: LCCOMB_X70_Y38_N10
\Selector33~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector33~5_combout\ = (!\Selector33~3_combout\ & (!\Selector33~4_combout\ & ((\Selector32~0_combout\) # (!\main_state~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector33~3_combout\,
	datab => \Selector33~4_combout\,
	datac => \Selector32~0_combout\,
	datad => \main_state~28_combout\,
	combout => \Selector33~5_combout\);

-- Location: LCCOMB_X70_Y38_N12
\Selector34~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector34~0_combout\ = (\Selector33~1_combout\ & (((\main_state.WAIT_LOW~q\ & \Selector33~5_combout\)) # (!\Selector33~0_combout\))) # (!\Selector33~1_combout\ & (((\main_state.WAIT_LOW~q\ & \Selector33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector33~1_combout\,
	datab => \Selector33~0_combout\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Selector33~5_combout\,
	combout => \Selector34~0_combout\);

-- Location: FF_X70_Y38_N13
\main_state.WAIT_LOW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector34~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.WAIT_LOW~q\);

-- Location: LCCOMB_X70_Y38_N14
\Selector35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector35~0_combout\ = (\main_state.WAIT_LOW~q\ & \key1_pressed~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datad => \key1_pressed~q\,
	combout => \Selector35~0_combout\);

-- Location: FF_X70_Y38_N9
\main_state.INIT_CHECK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \Selector35~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.INIT_CHECK~q\);

-- Location: FF_X66_Y35_N3
\main_state.CHECK_SPECIAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \main_state.INIT_CHECK~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.CHECK_SPECIAL~q\);

-- Location: LCCOMB_X66_Y39_N14
\Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (!n_reg(14) & !n_reg(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => n_reg(14),
	datad => n_reg(15),
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X66_Y38_N24
\Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!n_reg(3) & (!n_reg(4) & (!n_reg(2) & !n_reg(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(3),
	datab => n_reg(4),
	datac => n_reg(2),
	datad => n_reg(5),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X67_Y35_N0
\Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (!n_reg(11) & (!n_reg(12) & (!n_reg(13) & !n_reg(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(11),
	datab => n_reg(12),
	datac => n_reg(13),
	datad => n_reg(10),
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X67_Y35_N2
\Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!n_reg(6) & (!n_reg(7) & (!n_reg(9) & !n_reg(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(6),
	datab => n_reg(7),
	datac => n_reg(9),
	datad => n_reg(8),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X67_Y38_N28
\Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~3_combout\ & (\Equal0~0_combout\ & (\Equal0~2_combout\ & \Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~3_combout\,
	datab => \Equal0~0_combout\,
	datac => \Equal0~2_combout\,
	datad => \Equal0~1_combout\,
	combout => \Equal0~4_combout\);

-- Location: LCCOMB_X67_Y36_N6
\Selector37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector37~0_combout\ = (\main_state.CHECK_SPECIAL~q\ & !\Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.CHECK_SPECIAL~q\,
	datad => \Equal0~4_combout\,
	combout => \Selector37~0_combout\);

-- Location: FF_X67_Y36_N7
\main_state.PARALLEL_DIV23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.PARALLEL_DIV23~q\);

-- Location: LCCOMB_X71_Y35_N0
\Selector38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector38~0_combout\ = (\main_state.PARALLEL_DIV23~q\) # ((\main_state.PARALLEL_WAIT~q\ & ((\div2_computing~q\) # (!\div_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.PARALLEL_DIV23~q\,
	datab => \div2_computing~q\,
	datac => \main_state.PARALLEL_WAIT~q\,
	datad => \div_done~q\,
	combout => \Selector38~0_combout\);

-- Location: FF_X71_Y35_N1
\main_state.PARALLEL_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector38~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.PARALLEL_WAIT~q\);

-- Location: LCCOMB_X71_Y35_N16
\Selector62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector62~0_combout\ = (\main_state.PARALLEL_WAIT~q\ & (!\Selector39~0_combout\ & (\div_done~q\))) # (!\main_state.PARALLEL_WAIT~q\ & (((\div_done~q\) # (\main_state.PARALLEL_DIV23~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector39~0_combout\,
	datab => \main_state.PARALLEL_WAIT~q\,
	datac => \div_done~q\,
	datad => \main_state.PARALLEL_DIV23~q\,
	combout => \Selector62~0_combout\);

-- Location: FF_X71_Y35_N17
div_done : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector62~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div_done~q\);

-- Location: LCCOMB_X69_Y39_N4
\Equal5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal5~4_combout\ = (!div2_dividend(2) & (!div2_dividend(8) & !div2_dividend(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(2),
	datab => div2_dividend(8),
	datad => div2_dividend(9),
	combout => \Equal5~4_combout\);

-- Location: LCCOMB_X70_Y39_N16
\Equal5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal5~5_combout\ = (\Equal5~1_combout\ & (\Equal5~3_combout\ & (\Equal5~4_combout\ & \Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal5~1_combout\,
	datab => \Equal5~3_combout\,
	datac => \Equal5~4_combout\,
	datad => \Equal5~0_combout\,
	combout => \Equal5~5_combout\);

-- Location: FF_X70_Y38_N29
\div_remainder[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => n_reg(0),
	sload => VCC,
	ena => \main_state.PARALLEL_DIV23~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_remainder(0));

-- Location: LCCOMB_X70_Y38_N28
\Selector45~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector45~0_combout\ = (div_remainder(0) & ((div2_dividend(1)) # ((div2_dividend(0)) # (!\Equal5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div2_dividend(1),
	datab => \Equal5~5_combout\,
	datac => div_remainder(0),
	datad => div2_dividend(0),
	combout => \Selector45~0_combout\);

-- Location: LCCOMB_X71_Y35_N26
\Selector39~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector39~0_combout\ = (\div_done~q\ & (!\div2_computing~q\ & \Selector45~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div_done~q\,
	datac => \div2_computing~q\,
	datad => \Selector45~0_combout\,
	combout => \Selector39~0_combout\);

-- Location: LCCOMB_X71_Y35_N30
\k_value[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \k_value[5]~0_combout\ = (\main_state.PARALLEL_WAIT~q\ & (((\div2_computing~q\) # (!\Selector45~0_combout\)) # (!\div_done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_done~q\,
	datab => \main_state.PARALLEL_WAIT~q\,
	datac => \div2_computing~q\,
	datad => \Selector45~0_combout\,
	combout => \k_value[5]~0_combout\);

-- Location: LCCOMB_X71_Y35_N8
\WideOr14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr14~0_combout\ = (!\main_state.INIT_CHECK~q\ & (!\main_state.DIV_6KP1_COMP~q\ & !\main_state.PARALLEL_WAIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.INIT_CHECK~q\,
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \main_state.PARALLEL_WAIT~q\,
	combout => \WideOr14~0_combout\);

-- Location: LCCOMB_X71_Y37_N2
\Add8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~0_combout\ = k_value(0) $ (GND)
-- \Add8~1\ = CARRY(!k_value(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => k_value(0),
	datad => VCC,
	combout => \Add8~0_combout\,
	cout => \Add8~1\);

-- Location: LCCOMB_X71_Y35_N2
\Selector61~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector61~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & ((\Selector39~2_combout\ & (!\Add8~0_combout\)) # (!\Selector39~2_combout\ & ((k_value(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.DIV_6KP1_COMP~q\,
	datab => \Add8~0_combout\,
	datac => k_value(0),
	datad => \Selector39~2_combout\,
	combout => \Selector61~0_combout\);

-- Location: LCCOMB_X71_Y35_N22
\Selector61~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector61~1_combout\ = (\Selector61~0_combout\) # ((k_value(0) & ((\k_value[5]~0_combout\) # (\WideOr14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \k_value[5]~0_combout\,
	datab => \WideOr14~0_combout\,
	datac => k_value(0),
	datad => \Selector61~0_combout\,
	combout => \Selector61~1_combout\);

-- Location: FF_X71_Y35_N23
\k_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector61~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(0));

-- Location: LCCOMB_X70_Y35_N0
\Add7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~0_combout\ = current_div(1) $ (VCC)
-- \Add7~1\ = CARRY(current_div(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => current_div(1),
	datad => VCC,
	combout => \Add7~0_combout\,
	cout => \Add7~1\);

-- Location: LCCOMB_X71_Y35_N4
\Selector94~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector94~0_combout\ = (\main_state.DIV_6KM1_COMP~q\ & ((\Add7~0_combout\))) # (!\main_state.DIV_6KM1_COMP~q\ & (k_value(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => k_value(0),
	datac => \Add7~0_combout\,
	datad => \main_state.DIV_6KM1_COMP~q\,
	combout => \Selector94~0_combout\);

-- Location: LCCOMB_X70_Y35_N30
\current_div[15]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[15]~43_combout\ = (\main_state.DIV_6KM1_COMP~q\ & (((\main_state~28_combout\ & !\Equal6~4_combout\)))) # (!\main_state.DIV_6KM1_COMP~q\ & (\main_state.NEXT_6K~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.DIV_6KM1_COMP~q\,
	datab => \main_state.NEXT_6K~q\,
	datac => \main_state~28_combout\,
	datad => \Equal6~4_combout\,
	combout => \current_div[15]~43_combout\);

-- Location: FF_X67_Y35_N5
\current_div[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \Selector94~0_combout\,
	sload => VCC,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(1));

-- Location: LCCOMB_X71_Y37_N4
\Add8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~2_combout\ = (k_value(1) & (!\Add8~1\)) # (!k_value(1) & ((\Add8~1\) # (GND)))
-- \Add8~3\ = CARRY((!\Add8~1\) # (!k_value(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => k_value(1),
	datad => VCC,
	cin => \Add8~1\,
	combout => \Add8~2_combout\,
	cout => \Add8~3\);

-- Location: LCCOMB_X70_Y37_N6
\Selector60~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector60~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Add8~2_combout\,
	combout => \Selector60~0_combout\);

-- Location: LCCOMB_X70_Y37_N4
\k_value[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \k_value[5]~1_combout\ = (!\WideOr14~0_combout\ & (!\k_value[5]~0_combout\ & ((\Selector39~2_combout\) # (!\main_state.DIV_6KP1_COMP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr14~0_combout\,
	datab => \main_state.DIV_6KP1_COMP~q\,
	datac => \Selector39~2_combout\,
	datad => \k_value[5]~0_combout\,
	combout => \k_value[5]~1_combout\);

-- Location: FF_X70_Y37_N7
\k_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector60~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(1));

-- Location: LCCOMB_X70_Y35_N2
\Add7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~2_combout\ = (current_div(2) & ((\Add7~1\) # (GND))) # (!current_div(2) & (!\Add7~1\))
-- \Add7~3\ = CARRY((current_div(2)) # (!\Add7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => current_div(2),
	datad => VCC,
	cin => \Add7~1\,
	combout => \Add7~2_combout\,
	cout => \Add7~3\);

-- Location: LCCOMB_X69_Y35_N0
\Selector93~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector93~0_combout\ = (\main_state.DIV_6KM1_COMP~q\ & ((!\Add7~2_combout\))) # (!\main_state.DIV_6KM1_COMP~q\ & (k_value(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.DIV_6KM1_COMP~q\,
	datac => k_value(1),
	datad => \Add7~2_combout\,
	combout => \Selector93~0_combout\);

-- Location: FF_X69_Y35_N1
\current_div[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector93~0_combout\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(2));

-- Location: LCCOMB_X71_Y37_N6
\Add8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~4_combout\ = (k_value(2) & (\Add8~3\ $ (GND))) # (!k_value(2) & (!\Add8~3\ & VCC))
-- \Add8~5\ = CARRY((k_value(2) & !\Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(2),
	datad => VCC,
	cin => \Add8~3\,
	combout => \Add8~4_combout\,
	cout => \Add8~5\);

-- Location: LCCOMB_X70_Y37_N16
\Selector59~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector59~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Add8~4_combout\,
	combout => \Selector59~0_combout\);

-- Location: FF_X70_Y37_N17
\k_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector59~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(2));

-- Location: LCCOMB_X69_Y37_N0
\Add4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~0_combout\ = (k_value(1) & (k_value(0) $ (GND))) # (!k_value(1) & (!k_value(0) & VCC))
-- \Add4~1\ = CARRY((k_value(1) & !k_value(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => k_value(1),
	datab => k_value(0),
	datad => VCC,
	combout => \Add4~0_combout\,
	cout => \Add4~1\);

-- Location: LCCOMB_X69_Y37_N2
\Add4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~2_combout\ = (k_value(1) & ((k_value(2) & (\Add4~1\ & VCC)) # (!k_value(2) & (!\Add4~1\)))) # (!k_value(1) & ((k_value(2) & (!\Add4~1\)) # (!k_value(2) & ((\Add4~1\) # (GND)))))
-- \Add4~3\ = CARRY((k_value(1) & (!k_value(2) & !\Add4~1\)) # (!k_value(1) & ((!\Add4~1\) # (!k_value(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(1),
	datab => k_value(2),
	datad => VCC,
	cin => \Add4~1\,
	combout => \Add4~2_combout\,
	cout => \Add4~3\);

-- Location: LCCOMB_X69_Y35_N2
\current_div[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[3]~14_cout\ = CARRY(!k_value(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => k_value(0),
	datad => VCC,
	cout => \current_div[3]~14_cout\);

-- Location: LCCOMB_X69_Y35_N4
\current_div[3]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[3]~16_cout\ = CARRY((!\Add4~0_combout\ & !\current_div[3]~14_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add4~0_combout\,
	datad => VCC,
	cin => \current_div[3]~14_cout\,
	cout => \current_div[3]~16_cout\);

-- Location: LCCOMB_X69_Y35_N6
\current_div[3]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[3]~17_combout\ = (\Add4~2_combout\ & ((GND) # (!\current_div[3]~16_cout\))) # (!\Add4~2_combout\ & (\current_div[3]~16_cout\ $ (GND)))
-- \current_div[3]~18\ = CARRY((\Add4~2_combout\) # (!\current_div[3]~16_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add4~2_combout\,
	datad => VCC,
	cin => \current_div[3]~16_cout\,
	combout => \current_div[3]~17_combout\,
	cout => \current_div[3]~18\);

-- Location: LCCOMB_X70_Y35_N4
\Add7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~4_combout\ = (current_div(3) & (\Add7~3\ $ (GND))) # (!current_div(3) & (!\Add7~3\ & VCC))
-- \Add7~5\ = CARRY((current_div(3) & !\Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => current_div(3),
	datad => VCC,
	cin => \Add7~3\,
	combout => \Add7~4_combout\,
	cout => \Add7~5\);

-- Location: FF_X69_Y35_N7
\current_div[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[3]~17_combout\,
	asdata => \Add7~4_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(3));

-- Location: LCCOMB_X71_Y37_N8
\Add8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~6_combout\ = (k_value(3) & (!\Add8~5\)) # (!k_value(3) & ((\Add8~5\) # (GND)))
-- \Add8~7\ = CARRY((!\Add8~5\) # (!k_value(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => k_value(3),
	datad => VCC,
	cin => \Add8~5\,
	combout => \Add8~6_combout\,
	cout => \Add8~7\);

-- Location: LCCOMB_X70_Y37_N22
\Selector58~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector58~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Add8~6_combout\,
	combout => \Selector58~0_combout\);

-- Location: FF_X70_Y37_N23
\k_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector58~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(3));

-- Location: LCCOMB_X69_Y37_N4
\Add4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~4_combout\ = ((k_value(3) $ (k_value(2) $ (!\Add4~3\)))) # (GND)
-- \Add4~5\ = CARRY((k_value(3) & ((k_value(2)) # (!\Add4~3\))) # (!k_value(3) & (k_value(2) & !\Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(3),
	datab => k_value(2),
	datad => VCC,
	cin => \Add4~3\,
	combout => \Add4~4_combout\,
	cout => \Add4~5\);

-- Location: LCCOMB_X69_Y35_N8
\current_div[4]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[4]~19_combout\ = (\Add4~4_combout\ & (\current_div[3]~18\ & VCC)) # (!\Add4~4_combout\ & (!\current_div[3]~18\))
-- \current_div[4]~20\ = CARRY((!\Add4~4_combout\ & !\current_div[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~4_combout\,
	datad => VCC,
	cin => \current_div[3]~18\,
	combout => \current_div[4]~19_combout\,
	cout => \current_div[4]~20\);

-- Location: LCCOMB_X70_Y35_N6
\Add7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~6_combout\ = (current_div(4) & (!\Add7~5\)) # (!current_div(4) & ((\Add7~5\) # (GND)))
-- \Add7~7\ = CARRY((!\Add7~5\) # (!current_div(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => current_div(4),
	datad => VCC,
	cin => \Add7~5\,
	combout => \Add7~6_combout\,
	cout => \Add7~7\);

-- Location: FF_X69_Y35_N9
\current_div[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[4]~19_combout\,
	asdata => \Add7~6_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(4));

-- Location: LCCOMB_X71_Y37_N10
\Add8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~8_combout\ = (k_value(4) & (\Add8~7\ $ (GND))) # (!k_value(4) & (!\Add8~7\ & VCC))
-- \Add8~9\ = CARRY((k_value(4) & !\Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => k_value(4),
	datad => VCC,
	cin => \Add8~7\,
	combout => \Add8~8_combout\,
	cout => \Add8~9\);

-- Location: LCCOMB_X70_Y37_N20
\Selector57~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector57~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.DIV_6KP1_COMP~q\,
	datac => \Add8~8_combout\,
	combout => \Selector57~0_combout\);

-- Location: FF_X70_Y37_N21
\k_value[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector57~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(4));

-- Location: LCCOMB_X69_Y37_N6
\Add4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~6_combout\ = (k_value(4) & ((k_value(3) & (\Add4~5\ & VCC)) # (!k_value(3) & (!\Add4~5\)))) # (!k_value(4) & ((k_value(3) & (!\Add4~5\)) # (!k_value(3) & ((\Add4~5\) # (GND)))))
-- \Add4~7\ = CARRY((k_value(4) & (!k_value(3) & !\Add4~5\)) # (!k_value(4) & ((!\Add4~5\) # (!k_value(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(4),
	datab => k_value(3),
	datad => VCC,
	cin => \Add4~5\,
	combout => \Add4~6_combout\,
	cout => \Add4~7\);

-- Location: LCCOMB_X69_Y35_N10
\current_div[5]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[5]~21_combout\ = (\Add4~6_combout\ & ((GND) # (!\current_div[4]~20\))) # (!\Add4~6_combout\ & (\current_div[4]~20\ $ (GND)))
-- \current_div[5]~22\ = CARRY((\Add4~6_combout\) # (!\current_div[4]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add4~6_combout\,
	datad => VCC,
	cin => \current_div[4]~20\,
	combout => \current_div[5]~21_combout\,
	cout => \current_div[5]~22\);

-- Location: LCCOMB_X70_Y35_N8
\Add7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~8_combout\ = (current_div(5) & (\Add7~7\ $ (GND))) # (!current_div(5) & (!\Add7~7\ & VCC))
-- \Add7~9\ = CARRY((current_div(5) & !\Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => current_div(5),
	datad => VCC,
	cin => \Add7~7\,
	combout => \Add7~8_combout\,
	cout => \Add7~9\);

-- Location: FF_X69_Y35_N11
\current_div[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[5]~21_combout\,
	asdata => \Add7~8_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(5));

-- Location: LCCOMB_X71_Y37_N12
\Add8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~10_combout\ = (k_value(5) & (!\Add8~9\)) # (!k_value(5) & ((\Add8~9\) # (GND)))
-- \Add8~11\ = CARRY((!\Add8~9\) # (!k_value(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => k_value(5),
	datad => VCC,
	cin => \Add8~9\,
	combout => \Add8~10_combout\,
	cout => \Add8~11\);

-- Location: LCCOMB_X70_Y37_N30
\Selector56~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector56~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.DIV_6KP1_COMP~q\,
	datac => \Add8~10_combout\,
	combout => \Selector56~0_combout\);

-- Location: FF_X70_Y37_N31
\k_value[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector56~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(5));

-- Location: LCCOMB_X69_Y37_N8
\Add4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~8_combout\ = ((k_value(4) $ (k_value(5) $ (!\Add4~7\)))) # (GND)
-- \Add4~9\ = CARRY((k_value(4) & ((k_value(5)) # (!\Add4~7\))) # (!k_value(4) & (k_value(5) & !\Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(4),
	datab => k_value(5),
	datad => VCC,
	cin => \Add4~7\,
	combout => \Add4~8_combout\,
	cout => \Add4~9\);

-- Location: LCCOMB_X69_Y35_N12
\current_div[6]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[6]~23_combout\ = (\Add4~8_combout\ & (\current_div[5]~22\ & VCC)) # (!\Add4~8_combout\ & (!\current_div[5]~22\))
-- \current_div[6]~24\ = CARRY((!\Add4~8_combout\ & !\current_div[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add4~8_combout\,
	datad => VCC,
	cin => \current_div[5]~22\,
	combout => \current_div[6]~23_combout\,
	cout => \current_div[6]~24\);

-- Location: LCCOMB_X70_Y35_N10
\Add7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~10_combout\ = (current_div(6) & (!\Add7~9\)) # (!current_div(6) & ((\Add7~9\) # (GND)))
-- \Add7~11\ = CARRY((!\Add7~9\) # (!current_div(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => current_div(6),
	datad => VCC,
	cin => \Add7~9\,
	combout => \Add7~10_combout\,
	cout => \Add7~11\);

-- Location: FF_X69_Y35_N13
\current_div[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[6]~23_combout\,
	asdata => \Add7~10_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(6));

-- Location: LCCOMB_X71_Y37_N14
\Add8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~12_combout\ = (k_value(6) & (\Add8~11\ $ (GND))) # (!k_value(6) & (!\Add8~11\ & VCC))
-- \Add8~13\ = CARRY((k_value(6) & !\Add8~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(6),
	datad => VCC,
	cin => \Add8~11\,
	combout => \Add8~12_combout\,
	cout => \Add8~13\);

-- Location: LCCOMB_X70_Y37_N0
\Selector55~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector55~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.DIV_6KP1_COMP~q\,
	datac => \Add8~12_combout\,
	combout => \Selector55~0_combout\);

-- Location: FF_X70_Y37_N1
\k_value[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector55~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(6));

-- Location: LCCOMB_X69_Y37_N10
\Add4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~10_combout\ = (k_value(5) & ((k_value(6) & (\Add4~9\ & VCC)) # (!k_value(6) & (!\Add4~9\)))) # (!k_value(5) & ((k_value(6) & (!\Add4~9\)) # (!k_value(6) & ((\Add4~9\) # (GND)))))
-- \Add4~11\ = CARRY((k_value(5) & (!k_value(6) & !\Add4~9\)) # (!k_value(5) & ((!\Add4~9\) # (!k_value(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(5),
	datab => k_value(6),
	datad => VCC,
	cin => \Add4~9\,
	combout => \Add4~10_combout\,
	cout => \Add4~11\);

-- Location: LCCOMB_X69_Y35_N14
\current_div[7]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[7]~25_combout\ = (\Add4~10_combout\ & ((GND) # (!\current_div[6]~24\))) # (!\Add4~10_combout\ & (\current_div[6]~24\ $ (GND)))
-- \current_div[7]~26\ = CARRY((\Add4~10_combout\) # (!\current_div[6]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add4~10_combout\,
	datad => VCC,
	cin => \current_div[6]~24\,
	combout => \current_div[7]~25_combout\,
	cout => \current_div[7]~26\);

-- Location: LCCOMB_X70_Y35_N12
\Add7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~12_combout\ = (current_div(7) & (\Add7~11\ $ (GND))) # (!current_div(7) & (!\Add7~11\ & VCC))
-- \Add7~13\ = CARRY((current_div(7) & !\Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => current_div(7),
	datad => VCC,
	cin => \Add7~11\,
	combout => \Add7~12_combout\,
	cout => \Add7~13\);

-- Location: FF_X69_Y35_N15
\current_div[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[7]~25_combout\,
	asdata => \Add7~12_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(7));

-- Location: LCCOMB_X71_Y37_N16
\Add8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~14_combout\ = (k_value(7) & (!\Add8~13\)) # (!k_value(7) & ((\Add8~13\) # (GND)))
-- \Add8~15\ = CARRY((!\Add8~13\) # (!k_value(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(7),
	datad => VCC,
	cin => \Add8~13\,
	combout => \Add8~14_combout\,
	cout => \Add8~15\);

-- Location: LCCOMB_X70_Y37_N2
\Selector54~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector54~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Add8~14_combout\,
	combout => \Selector54~0_combout\);

-- Location: FF_X70_Y37_N3
\k_value[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector54~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(7));

-- Location: LCCOMB_X69_Y37_N12
\Add4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~12_combout\ = ((k_value(7) $ (k_value(6) $ (!\Add4~11\)))) # (GND)
-- \Add4~13\ = CARRY((k_value(7) & ((k_value(6)) # (!\Add4~11\))) # (!k_value(7) & (k_value(6) & !\Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(7),
	datab => k_value(6),
	datad => VCC,
	cin => \Add4~11\,
	combout => \Add4~12_combout\,
	cout => \Add4~13\);

-- Location: LCCOMB_X69_Y35_N16
\current_div[8]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[8]~27_combout\ = (\Add4~12_combout\ & (\current_div[7]~26\ & VCC)) # (!\Add4~12_combout\ & (!\current_div[7]~26\))
-- \current_div[8]~28\ = CARRY((!\Add4~12_combout\ & !\current_div[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add4~12_combout\,
	datad => VCC,
	cin => \current_div[7]~26\,
	combout => \current_div[8]~27_combout\,
	cout => \current_div[8]~28\);

-- Location: LCCOMB_X70_Y35_N14
\Add7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~14_combout\ = (current_div(8) & (!\Add7~13\)) # (!current_div(8) & ((\Add7~13\) # (GND)))
-- \Add7~15\ = CARRY((!\Add7~13\) # (!current_div(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => current_div(8),
	datad => VCC,
	cin => \Add7~13\,
	combout => \Add7~14_combout\,
	cout => \Add7~15\);

-- Location: FF_X69_Y35_N17
\current_div[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[8]~27_combout\,
	asdata => \Add7~14_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(8));

-- Location: LCCOMB_X71_Y37_N18
\Add8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~16_combout\ = (k_value(8) & (\Add8~15\ $ (GND))) # (!k_value(8) & (!\Add8~15\ & VCC))
-- \Add8~17\ = CARRY((k_value(8) & !\Add8~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => k_value(8),
	datad => VCC,
	cin => \Add8~15\,
	combout => \Add8~16_combout\,
	cout => \Add8~17\);

-- Location: LCCOMB_X70_Y37_N28
\Selector53~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector53~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Add8~16_combout\,
	combout => \Selector53~0_combout\);

-- Location: FF_X70_Y37_N29
\k_value[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector53~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(8));

-- Location: LCCOMB_X69_Y37_N14
\Add4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~14_combout\ = (k_value(7) & ((k_value(8) & (\Add4~13\ & VCC)) # (!k_value(8) & (!\Add4~13\)))) # (!k_value(7) & ((k_value(8) & (!\Add4~13\)) # (!k_value(8) & ((\Add4~13\) # (GND)))))
-- \Add4~15\ = CARRY((k_value(7) & (!k_value(8) & !\Add4~13\)) # (!k_value(7) & ((!\Add4~13\) # (!k_value(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(7),
	datab => k_value(8),
	datad => VCC,
	cin => \Add4~13\,
	combout => \Add4~14_combout\,
	cout => \Add4~15\);

-- Location: LCCOMB_X69_Y35_N18
\current_div[9]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[9]~29_combout\ = (\Add4~14_combout\ & ((GND) # (!\current_div[8]~28\))) # (!\Add4~14_combout\ & (\current_div[8]~28\ $ (GND)))
-- \current_div[9]~30\ = CARRY((\Add4~14_combout\) # (!\current_div[8]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add4~14_combout\,
	datad => VCC,
	cin => \current_div[8]~28\,
	combout => \current_div[9]~29_combout\,
	cout => \current_div[9]~30\);

-- Location: LCCOMB_X70_Y35_N16
\Add7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~16_combout\ = (current_div(9) & (\Add7~15\ $ (GND))) # (!current_div(9) & (!\Add7~15\ & VCC))
-- \Add7~17\ = CARRY((current_div(9) & !\Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => current_div(9),
	datad => VCC,
	cin => \Add7~15\,
	combout => \Add7~16_combout\,
	cout => \Add7~17\);

-- Location: FF_X69_Y35_N19
\current_div[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[9]~29_combout\,
	asdata => \Add7~16_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(9));

-- Location: LCCOMB_X71_Y37_N20
\Add8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~18_combout\ = (k_value(9) & (!\Add8~17\)) # (!k_value(9) & ((\Add8~17\) # (GND)))
-- \Add8~19\ = CARRY((!\Add8~17\) # (!k_value(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(9),
	datad => VCC,
	cin => \Add8~17\,
	combout => \Add8~18_combout\,
	cout => \Add8~19\);

-- Location: LCCOMB_X70_Y37_N14
\Selector52~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector52~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.DIV_6KP1_COMP~q\,
	datac => \Add8~18_combout\,
	combout => \Selector52~0_combout\);

-- Location: FF_X70_Y37_N15
\k_value[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector52~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(9));

-- Location: LCCOMB_X69_Y37_N16
\Add4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~16_combout\ = ((k_value(9) $ (k_value(8) $ (!\Add4~15\)))) # (GND)
-- \Add4~17\ = CARRY((k_value(9) & ((k_value(8)) # (!\Add4~15\))) # (!k_value(9) & (k_value(8) & !\Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(9),
	datab => k_value(8),
	datad => VCC,
	cin => \Add4~15\,
	combout => \Add4~16_combout\,
	cout => \Add4~17\);

-- Location: LCCOMB_X69_Y35_N20
\current_div[10]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[10]~31_combout\ = (\Add4~16_combout\ & (\current_div[9]~30\ & VCC)) # (!\Add4~16_combout\ & (!\current_div[9]~30\))
-- \current_div[10]~32\ = CARRY((!\Add4~16_combout\ & !\current_div[9]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~16_combout\,
	datad => VCC,
	cin => \current_div[9]~30\,
	combout => \current_div[10]~31_combout\,
	cout => \current_div[10]~32\);

-- Location: LCCOMB_X70_Y35_N18
\Add7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~18_combout\ = (current_div(10) & (!\Add7~17\)) # (!current_div(10) & ((\Add7~17\) # (GND)))
-- \Add7~19\ = CARRY((!\Add7~17\) # (!current_div(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => current_div(10),
	datad => VCC,
	cin => \Add7~17\,
	combout => \Add7~18_combout\,
	cout => \Add7~19\);

-- Location: FF_X69_Y35_N21
\current_div[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[10]~31_combout\,
	asdata => \Add7~18_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(10));

-- Location: LCCOMB_X71_Y37_N22
\Add8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~20_combout\ = (k_value(10) & (\Add8~19\ $ (GND))) # (!k_value(10) & (!\Add8~19\ & VCC))
-- \Add8~21\ = CARRY((k_value(10) & !\Add8~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(10),
	datad => VCC,
	cin => \Add8~19\,
	combout => \Add8~20_combout\,
	cout => \Add8~21\);

-- Location: LCCOMB_X70_Y37_N8
\Selector51~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector51~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Add8~20_combout\,
	combout => \Selector51~0_combout\);

-- Location: FF_X70_Y37_N9
\k_value[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector51~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(10));

-- Location: LCCOMB_X69_Y37_N18
\Add4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~18_combout\ = (k_value(9) & ((k_value(10) & (\Add4~17\ & VCC)) # (!k_value(10) & (!\Add4~17\)))) # (!k_value(9) & ((k_value(10) & (!\Add4~17\)) # (!k_value(10) & ((\Add4~17\) # (GND)))))
-- \Add4~19\ = CARRY((k_value(9) & (!k_value(10) & !\Add4~17\)) # (!k_value(9) & ((!\Add4~17\) # (!k_value(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(9),
	datab => k_value(10),
	datad => VCC,
	cin => \Add4~17\,
	combout => \Add4~18_combout\,
	cout => \Add4~19\);

-- Location: LCCOMB_X69_Y35_N22
\current_div[11]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[11]~33_combout\ = (\Add4~18_combout\ & ((GND) # (!\current_div[10]~32\))) # (!\Add4~18_combout\ & (\current_div[10]~32\ $ (GND)))
-- \current_div[11]~34\ = CARRY((\Add4~18_combout\) # (!\current_div[10]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add4~18_combout\,
	datad => VCC,
	cin => \current_div[10]~32\,
	combout => \current_div[11]~33_combout\,
	cout => \current_div[11]~34\);

-- Location: LCCOMB_X70_Y35_N20
\Add7~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~20_combout\ = (current_div(11) & (\Add7~19\ $ (GND))) # (!current_div(11) & (!\Add7~19\ & VCC))
-- \Add7~21\ = CARRY((current_div(11) & !\Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => current_div(11),
	datad => VCC,
	cin => \Add7~19\,
	combout => \Add7~20_combout\,
	cout => \Add7~21\);

-- Location: FF_X69_Y35_N23
\current_div[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[11]~33_combout\,
	asdata => \Add7~20_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(11));

-- Location: LCCOMB_X71_Y37_N24
\Add8~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~22_combout\ = (k_value(11) & (!\Add8~21\)) # (!k_value(11) & ((\Add8~21\) # (GND)))
-- \Add8~23\ = CARRY((!\Add8~21\) # (!k_value(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => k_value(11),
	datad => VCC,
	cin => \Add8~21\,
	combout => \Add8~22_combout\,
	cout => \Add8~23\);

-- Location: LCCOMB_X70_Y37_N18
\Selector50~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector50~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Add8~22_combout\,
	combout => \Selector50~0_combout\);

-- Location: FF_X70_Y37_N19
\k_value[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector50~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(11));

-- Location: LCCOMB_X69_Y37_N20
\Add4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~20_combout\ = ((k_value(11) $ (k_value(10) $ (!\Add4~19\)))) # (GND)
-- \Add4~21\ = CARRY((k_value(11) & ((k_value(10)) # (!\Add4~19\))) # (!k_value(11) & (k_value(10) & !\Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(11),
	datab => k_value(10),
	datad => VCC,
	cin => \Add4~19\,
	combout => \Add4~20_combout\,
	cout => \Add4~21\);

-- Location: LCCOMB_X69_Y35_N24
\current_div[12]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[12]~35_combout\ = (\Add4~20_combout\ & (\current_div[11]~34\ & VCC)) # (!\Add4~20_combout\ & (!\current_div[11]~34\))
-- \current_div[12]~36\ = CARRY((!\Add4~20_combout\ & !\current_div[11]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add4~20_combout\,
	datad => VCC,
	cin => \current_div[11]~34\,
	combout => \current_div[12]~35_combout\,
	cout => \current_div[12]~36\);

-- Location: LCCOMB_X70_Y35_N22
\Add7~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~22_combout\ = (current_div(12) & (!\Add7~21\)) # (!current_div(12) & ((\Add7~21\) # (GND)))
-- \Add7~23\ = CARRY((!\Add7~21\) # (!current_div(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => current_div(12),
	datad => VCC,
	cin => \Add7~21\,
	combout => \Add7~22_combout\,
	cout => \Add7~23\);

-- Location: FF_X69_Y35_N25
\current_div[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[12]~35_combout\,
	asdata => \Add7~22_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(12));

-- Location: LCCOMB_X71_Y37_N26
\Add8~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~24_combout\ = (k_value(12) & (\Add8~23\ $ (GND))) # (!k_value(12) & (!\Add8~23\ & VCC))
-- \Add8~25\ = CARRY((k_value(12) & !\Add8~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(12),
	datad => VCC,
	cin => \Add8~23\,
	combout => \Add8~24_combout\,
	cout => \Add8~25\);

-- Location: LCCOMB_X70_Y37_N12
\Selector49~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector49~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Add8~24_combout\,
	combout => \Selector49~0_combout\);

-- Location: FF_X70_Y37_N13
\k_value[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector49~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(12));

-- Location: LCCOMB_X69_Y37_N22
\Add4~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~22_combout\ = (k_value(11) & ((k_value(12) & (\Add4~21\ & VCC)) # (!k_value(12) & (!\Add4~21\)))) # (!k_value(11) & ((k_value(12) & (!\Add4~21\)) # (!k_value(12) & ((\Add4~21\) # (GND)))))
-- \Add4~23\ = CARRY((k_value(11) & (!k_value(12) & !\Add4~21\)) # (!k_value(11) & ((!\Add4~21\) # (!k_value(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(11),
	datab => k_value(12),
	datad => VCC,
	cin => \Add4~21\,
	combout => \Add4~22_combout\,
	cout => \Add4~23\);

-- Location: LCCOMB_X69_Y35_N26
\current_div[13]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[13]~37_combout\ = (\Add4~22_combout\ & ((GND) # (!\current_div[12]~36\))) # (!\Add4~22_combout\ & (\current_div[12]~36\ $ (GND)))
-- \current_div[13]~38\ = CARRY((\Add4~22_combout\) # (!\current_div[12]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~22_combout\,
	datad => VCC,
	cin => \current_div[12]~36\,
	combout => \current_div[13]~37_combout\,
	cout => \current_div[13]~38\);

-- Location: LCCOMB_X70_Y35_N24
\Add7~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~24_combout\ = (current_div(13) & (\Add7~23\ $ (GND))) # (!current_div(13) & (!\Add7~23\ & VCC))
-- \Add7~25\ = CARRY((current_div(13) & !\Add7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => current_div(13),
	datad => VCC,
	cin => \Add7~23\,
	combout => \Add7~24_combout\,
	cout => \Add7~25\);

-- Location: FF_X69_Y35_N27
\current_div[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[13]~37_combout\,
	asdata => \Add7~24_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(13));

-- Location: LCCOMB_X71_Y37_N28
\Add8~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~26_combout\ = (k_value(13) & (!\Add8~25\)) # (!k_value(13) & ((\Add8~25\) # (GND)))
-- \Add8~27\ = CARRY((!\Add8~25\) # (!k_value(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(13),
	datad => VCC,
	cin => \Add8~25\,
	combout => \Add8~26_combout\,
	cout => \Add8~27\);

-- Location: LCCOMB_X70_Y37_N10
\Selector48~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector48~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Add8~26_combout\,
	combout => \Selector48~0_combout\);

-- Location: FF_X70_Y37_N11
\k_value[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector48~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(13));

-- Location: LCCOMB_X69_Y37_N24
\Add4~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~24_combout\ = ((k_value(13) $ (k_value(12) $ (!\Add4~23\)))) # (GND)
-- \Add4~25\ = CARRY((k_value(13) & ((k_value(12)) # (!\Add4~23\))) # (!k_value(13) & (k_value(12) & !\Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => k_value(13),
	datab => k_value(12),
	datad => VCC,
	cin => \Add4~23\,
	combout => \Add4~24_combout\,
	cout => \Add4~25\);

-- Location: LCCOMB_X69_Y35_N28
\current_div[14]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[14]~39_combout\ = (\Add4~24_combout\ & (\current_div[13]~38\ & VCC)) # (!\Add4~24_combout\ & (!\current_div[13]~38\))
-- \current_div[14]~40\ = CARRY((!\Add4~24_combout\ & !\current_div[13]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~24_combout\,
	datad => VCC,
	cin => \current_div[13]~38\,
	combout => \current_div[14]~39_combout\,
	cout => \current_div[14]~40\);

-- Location: LCCOMB_X70_Y35_N26
\Add7~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~26_combout\ = (current_div(14) & (!\Add7~25\)) # (!current_div(14) & ((\Add7~25\) # (GND)))
-- \Add7~27\ = CARRY((!\Add7~25\) # (!current_div(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => current_div(14),
	datad => VCC,
	cin => \Add7~25\,
	combout => \Add7~26_combout\,
	cout => \Add7~27\);

-- Location: FF_X69_Y35_N29
\current_div[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[14]~39_combout\,
	asdata => \Add7~26_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(14));

-- Location: LCCOMB_X71_Y37_N30
\Add8~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add8~28_combout\ = \Add8~27\ $ (!k_value(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => k_value(14),
	cin => \Add8~27\,
	combout => \Add8~28_combout\);

-- Location: LCCOMB_X70_Y37_N24
\Selector47~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector47~0_combout\ = (\main_state.DIV_6KP1_COMP~q\ & \Add8~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.DIV_6KP1_COMP~q\,
	datac => \Add8~28_combout\,
	combout => \Selector47~0_combout\);

-- Location: FF_X70_Y37_N25
\k_value[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector47~0_combout\,
	ena => \k_value[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => k_value(14));

-- Location: LCCOMB_X69_Y37_N26
\Add4~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~26_combout\ = k_value(13) $ (\Add4~25\ $ (k_value(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => k_value(13),
	datad => k_value(14),
	cin => \Add4~25\,
	combout => \Add4~26_combout\);

-- Location: LCCOMB_X69_Y35_N30
\current_div[15]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \current_div[15]~41_combout\ = \current_div[14]~40\ $ (\Add4~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Add4~26_combout\,
	cin => \current_div[14]~40\,
	combout => \current_div[15]~41_combout\);

-- Location: LCCOMB_X70_Y35_N28
\Add7~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~28_combout\ = current_div(15) $ (!\Add7~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => current_div(15),
	cin => \Add7~27\,
	combout => \Add7~28_combout\);

-- Location: FF_X69_Y35_N31
\current_div[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \current_div[15]~41_combout\,
	asdata => \Add7~28_combout\,
	sload => \main_state.DIV_6KM1_COMP~q\,
	ena => \current_div[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => current_div(15));

-- Location: DSPMULT_X68_Y35_N0
\Mult0|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X68_Y35_N2
\Mult0|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X66_Y35_N8
\LessThan3~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~30_combout\ = (\Mult0|auto_generated|mac_out2~DATAOUT26\) # (\Mult0|auto_generated|mac_out2~DATAOUT23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => \Mult0|auto_generated|mac_out2~DATAOUT23\,
	combout => \LessThan3~30_combout\);

-- Location: LCCOMB_X66_Y35_N18
\LessThan3~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~31_combout\ = (\Mult0|auto_generated|mac_out2~DATAOUT25\) # ((\Mult0|auto_generated|mac_out2~DATAOUT18\) # ((\Mult0|auto_generated|mac_out2~DATAOUT31\) # (\Mult0|auto_generated|mac_out2~DATAOUT17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \Mult0|auto_generated|mac_out2~DATAOUT18\,
	datac => \Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \Mult0|auto_generated|mac_out2~DATAOUT17\,
	combout => \LessThan3~31_combout\);

-- Location: LCCOMB_X66_Y35_N28
\LessThan3~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~32_combout\ = (\Mult0|auto_generated|mac_out2~DATAOUT29\) # ((\Mult0|auto_generated|mac_out2~DATAOUT22\) # ((\Mult0|auto_generated|mac_out2~DATAOUT30\) # (\LessThan3~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \Mult0|auto_generated|mac_out2~DATAOUT22\,
	datac => \Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => \LessThan3~31_combout\,
	combout => \LessThan3~32_combout\);

-- Location: LCCOMB_X66_Y35_N26
\LessThan3~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~33_combout\ = (\Mult0|auto_generated|mac_out2~DATAOUT24\) # ((\Mult0|auto_generated|mac_out2~DATAOUT20\) # ((\LessThan3~30_combout\) # (\LessThan3~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \Mult0|auto_generated|mac_out2~DATAOUT20\,
	datac => \LessThan3~30_combout\,
	datad => \LessThan3~32_combout\,
	combout => \LessThan3~33_combout\);

-- Location: LCCOMB_X66_Y38_N8
\LessThan3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~1_combout\ = (n_reg(1)) # ((n_reg(2)) # (n_reg(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(1),
	datac => n_reg(2),
	datad => n_reg(0),
	combout => \LessThan3~1_combout\);

-- Location: LCCOMB_X67_Y35_N4
\LessThan3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~3_cout\ = CARRY(\LessThan3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan3~1_combout\,
	datad => VCC,
	cout => \LessThan3~3_cout\);

-- Location: LCCOMB_X67_Y35_N6
\LessThan3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~5_cout\ = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT3\ & ((!\LessThan3~3_cout\) # (!n_reg(3)))) # (!\Mult0|auto_generated|mac_out2~DATAOUT3\ & (!n_reg(3) & !\LessThan3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => n_reg(3),
	datad => VCC,
	cin => \LessThan3~3_cout\,
	cout => \LessThan3~5_cout\);

-- Location: LCCOMB_X67_Y35_N8
\LessThan3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~7_cout\ = CARRY((n_reg(4) & ((!\LessThan3~5_cout\) # (!\Mult0|auto_generated|mac_out2~DATAOUT4\))) # (!n_reg(4) & (!\Mult0|auto_generated|mac_out2~DATAOUT4\ & !\LessThan3~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(4),
	datab => \Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \LessThan3~5_cout\,
	cout => \LessThan3~7_cout\);

-- Location: LCCOMB_X67_Y35_N10
\LessThan3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~9_cout\ = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT5\ & ((!\LessThan3~7_cout\) # (!n_reg(5)))) # (!\Mult0|auto_generated|mac_out2~DATAOUT5\ & (!n_reg(5) & !\LessThan3~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => n_reg(5),
	datad => VCC,
	cin => \LessThan3~7_cout\,
	cout => \LessThan3~9_cout\);

-- Location: LCCOMB_X67_Y35_N12
\LessThan3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~11_cout\ = CARRY((n_reg(6) & ((!\LessThan3~9_cout\) # (!\Mult0|auto_generated|mac_out2~DATAOUT6\))) # (!n_reg(6) & (!\Mult0|auto_generated|mac_out2~DATAOUT6\ & !\LessThan3~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(6),
	datab => \Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \LessThan3~9_cout\,
	cout => \LessThan3~11_cout\);

-- Location: LCCOMB_X67_Y35_N14
\LessThan3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~13_cout\ = CARRY((n_reg(7) & (\Mult0|auto_generated|mac_out2~DATAOUT7\ & !\LessThan3~11_cout\)) # (!n_reg(7) & ((\Mult0|auto_generated|mac_out2~DATAOUT7\) # (!\LessThan3~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(7),
	datab => \Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \LessThan3~11_cout\,
	cout => \LessThan3~13_cout\);

-- Location: LCCOMB_X67_Y35_N16
\LessThan3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~15_cout\ = CARRY((n_reg(8) & ((!\LessThan3~13_cout\) # (!\Mult0|auto_generated|mac_out2~DATAOUT8\))) # (!n_reg(8) & (!\Mult0|auto_generated|mac_out2~DATAOUT8\ & !\LessThan3~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(8),
	datab => \Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \LessThan3~13_cout\,
	cout => \LessThan3~15_cout\);

-- Location: LCCOMB_X67_Y35_N18
\LessThan3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~17_cout\ = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\LessThan3~15_cout\) # (!n_reg(9)))) # (!\Mult0|auto_generated|mac_out2~DATAOUT9\ & (!n_reg(9) & !\LessThan3~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => n_reg(9),
	datad => VCC,
	cin => \LessThan3~15_cout\,
	cout => \LessThan3~17_cout\);

-- Location: LCCOMB_X67_Y35_N20
\LessThan3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~19_cout\ = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT10\ & (n_reg(10) & !\LessThan3~17_cout\)) # (!\Mult0|auto_generated|mac_out2~DATAOUT10\ & ((n_reg(10)) # (!\LessThan3~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => n_reg(10),
	datad => VCC,
	cin => \LessThan3~17_cout\,
	cout => \LessThan3~19_cout\);

-- Location: LCCOMB_X67_Y35_N22
\LessThan3~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~21_cout\ = CARRY((n_reg(11) & (\Mult0|auto_generated|mac_out2~DATAOUT11\ & !\LessThan3~19_cout\)) # (!n_reg(11) & ((\Mult0|auto_generated|mac_out2~DATAOUT11\) # (!\LessThan3~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(11),
	datab => \Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \LessThan3~19_cout\,
	cout => \LessThan3~21_cout\);

-- Location: LCCOMB_X67_Y35_N24
\LessThan3~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~23_cout\ = CARRY((n_reg(12) & ((!\LessThan3~21_cout\) # (!\Mult0|auto_generated|mac_out2~DATAOUT12\))) # (!n_reg(12) & (!\Mult0|auto_generated|mac_out2~DATAOUT12\ & !\LessThan3~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(12),
	datab => \Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \LessThan3~21_cout\,
	cout => \LessThan3~23_cout\);

-- Location: LCCOMB_X67_Y35_N26
\LessThan3~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~25_cout\ = CARRY((n_reg(13) & (\Mult0|auto_generated|mac_out2~DATAOUT13\ & !\LessThan3~23_cout\)) # (!n_reg(13) & ((\Mult0|auto_generated|mac_out2~DATAOUT13\) # (!\LessThan3~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(13),
	datab => \Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \LessThan3~23_cout\,
	cout => \LessThan3~25_cout\);

-- Location: LCCOMB_X67_Y35_N28
\LessThan3~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~27_cout\ = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT14\ & (n_reg(14) & !\LessThan3~25_cout\)) # (!\Mult0|auto_generated|mac_out2~DATAOUT14\ & ((n_reg(14)) # (!\LessThan3~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => n_reg(14),
	datad => VCC,
	cin => \LessThan3~25_cout\,
	cout => \LessThan3~27_cout\);

-- Location: LCCOMB_X67_Y35_N30
\LessThan3~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~28_combout\ = (\Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!n_reg(15)) # (!\LessThan3~27_cout\))) # (!\Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\LessThan3~27_cout\ & !n_reg(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => n_reg(15),
	cin => \LessThan3~27_cout\,
	combout => \LessThan3~28_combout\);

-- Location: LCCOMB_X66_Y35_N10
\LessThan3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = (\Mult0|auto_generated|mac_out2~DATAOUT28\) # ((\Mult0|auto_generated|mac_out2~DATAOUT16\) # ((\Mult0|auto_generated|mac_out2~DATAOUT27\) # (\Mult0|auto_generated|mac_out2~DATAOUT19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \Mult0|auto_generated|mac_out2~DATAOUT16\,
	datac => \Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \Mult0|auto_generated|mac_out2~DATAOUT19\,
	combout => \LessThan3~0_combout\);

-- Location: LCCOMB_X66_Y35_N20
\LessThan3~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan3~34_combout\ = (\LessThan3~33_combout\) # ((\Mult0|auto_generated|mac_out2~DATAOUT21\) # ((\LessThan3~28_combout\) # (\LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan3~33_combout\,
	datab => \Mult0|auto_generated|mac_out2~DATAOUT21\,
	datac => \LessThan3~28_combout\,
	datad => \LessThan3~0_combout\,
	combout => \LessThan3~34_combout\);

-- Location: LCCOMB_X66_Y35_N22
\Selector40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector40~0_combout\ = (!\check_6k_plus~q\ & (\main_state.CHECK_SQRT~q\ & !\LessThan3~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \check_6k_plus~q\,
	datac => \main_state.CHECK_SQRT~q\,
	datad => \LessThan3~34_combout\,
	combout => \Selector40~0_combout\);

-- Location: FF_X66_Y35_N23
\main_state.CHECK_6K_M1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.CHECK_6K_M1~q\);

-- Location: LCCOMB_X69_Y36_N12
\Selector32~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector32~1_combout\ = (\main_state.CHECK_6K_P1~q\) # (\main_state.CHECK_6K_M1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.CHECK_6K_P1~q\,
	datad => \main_state.CHECK_6K_M1~q\,
	combout => \Selector32~1_combout\);

-- Location: FF_X70_Y36_N1
\div_divisor[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(9),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(9));

-- Location: FF_X70_Y36_N23
\div_divisor[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(8),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(8));

-- Location: FF_X71_Y36_N27
\div_divisor[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(6),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(6));

-- Location: LCCOMB_X72_Y36_N24
\P[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(6) = div_divisor(6) $ (div_dividend(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_divisor(6),
	datad => div_dividend(6),
	combout => P(6));

-- Location: FF_X71_Y36_N21
\div_divisor[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(5),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(5));

-- Location: LCCOMB_X71_Y36_N6
\P[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(5) = div_dividend(5) $ (div_divisor(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_dividend(5),
	datad => div_divisor(5),
	combout => P(5));

-- Location: FF_X72_Y36_N7
\div_divisor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(3),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(3));

-- Location: LCCOMB_X72_Y36_N0
\Selector111~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector111~0_combout\ = (\main_state.CHECK_6K_P1~q\ & (((n_reg(0))))) # (!\main_state.CHECK_6K_P1~q\ & ((\main_state.CHECK_6K_M1~q\ & ((n_reg(0)))) # (!\main_state.CHECK_6K_M1~q\ & (!div_dividend(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.CHECK_6K_P1~q\,
	datab => \main_state.CHECK_6K_M1~q\,
	datac => div_dividend(0),
	datad => n_reg(0),
	combout => \Selector111~0_combout\);

-- Location: FF_X70_Y35_N21
\div_divisor[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(15),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(15));

-- Location: LCCOMB_X70_Y36_N24
\P[15]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(15) = div_dividend(15) $ (div_divisor(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(15),
	datad => div_divisor(15),
	combout => P(15));

-- Location: FF_X70_Y36_N5
\div_divisor[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(13),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(13));

-- Location: FF_X70_Y36_N21
\div_divisor[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(12),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(12));

-- Location: LCCOMB_X70_Y36_N4
\G[9]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \G[9]~1_combout\ = (!div_divisor(9) & div_dividend(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_divisor(9),
	datad => div_dividend(9),
	combout => \G[9]~1_combout\);

-- Location: FF_X70_Y36_N19
\div_divisor[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(10),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(10));

-- Location: LCCOMB_X69_Y36_N8
\C[11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \C[11]~1_combout\ = (div_divisor(10) & (div_dividend(10) & ((\G[9]~1_combout\) # (\C[10]~0_combout\)))) # (!div_divisor(10) & ((\G[9]~1_combout\) # ((\C[10]~0_combout\) # (div_dividend(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \G[9]~1_combout\,
	datab => div_divisor(10),
	datac => \C[10]~0_combout\,
	datad => div_dividend(10),
	combout => \C[11]~1_combout\);

-- Location: FF_X70_Y36_N7
\div_divisor[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(11),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(11));

-- Location: LCCOMB_X69_Y36_N28
\P[11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(11) = div_dividend(11) $ (div_divisor(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_dividend(11),
	datad => div_divisor(11),
	combout => P(11));

-- Location: LCCOMB_X69_Y36_N4
\Selector100~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector100~0_combout\ = (\Selector32~1_combout\ & (((n_reg(11))))) # (!\Selector32~1_combout\ & (\C[11]~1_combout\ $ (((!P(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~1_combout\,
	datab => \C[11]~1_combout\,
	datac => n_reg(11),
	datad => P(11),
	combout => \Selector100~0_combout\);

-- Location: FF_X69_Y36_N5
\div_dividend[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector100~0_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(11));

-- Location: LCCOMB_X69_Y36_N18
\cla_diff[12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla_diff(12) = P(12) $ (((\C[11]~1_combout\ & ((div_dividend(11)) # (!div_divisor(11)))) # (!\C[11]~1_combout\ & (div_dividend(11) & !div_divisor(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C[11]~1_combout\,
	datab => div_dividend(11),
	datac => P(12),
	datad => div_divisor(11),
	combout => cla_diff(12));

-- Location: LCCOMB_X69_Y36_N14
\Selector99~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector99~2_combout\ = (\main_state.CHECK_6K_M1~q\ & (n_reg(12))) # (!\main_state.CHECK_6K_M1~q\ & ((\main_state.CHECK_6K_P1~q\ & (n_reg(12))) # (!\main_state.CHECK_6K_P1~q\ & ((!cla_diff(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.CHECK_6K_M1~q\,
	datab => n_reg(12),
	datac => \main_state.CHECK_6K_P1~q\,
	datad => cla_diff(12),
	combout => \Selector99~2_combout\);

-- Location: FF_X69_Y36_N15
\div_dividend[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector99~2_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(12));

-- Location: LCCOMB_X70_Y36_N0
\P[12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(12) = div_divisor(12) $ (div_dividend(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_divisor(12),
	datad => div_dividend(12),
	combout => P(12));

-- Location: LCCOMB_X70_Y36_N18
\GC[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[4]~6_combout\ = (div_dividend(10) & ((\G[9]~1_combout\) # ((\C[10]~0_combout\) # (!div_divisor(10))))) # (!div_dividend(10) & (!div_divisor(10) & ((\G[9]~1_combout\) # (\C[10]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(10),
	datab => \G[9]~1_combout\,
	datac => div_divisor(10),
	datad => \C[10]~0_combout\,
	combout => \GC[4]~6_combout\);

-- Location: LCCOMB_X70_Y36_N6
\GC[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[4]~7_combout\ = (!P(12) & ((div_dividend(11) & ((\GC[4]~6_combout\) # (!div_divisor(11)))) # (!div_dividend(11) & (!div_divisor(11) & \GC[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => P(12),
	datab => div_dividend(11),
	datac => div_divisor(11),
	datad => \GC[4]~6_combout\,
	combout => \GC[4]~7_combout\);

-- Location: LCCOMB_X70_Y36_N2
\G[12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \G[12]~0_combout\ = (div_dividend(12) & !div_divisor(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(12),
	datad => div_divisor(12),
	combout => \G[12]~0_combout\);

-- Location: LCCOMB_X71_Y36_N0
\Selector98~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector98~0_combout\ = (\Selector32~1_combout\ & (((n_reg(13))))) # (!\Selector32~1_combout\ & (div_dividend(13) $ ((div_divisor(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(13),
	datab => div_divisor(13),
	datac => \Selector32~1_combout\,
	datad => n_reg(13),
	combout => \Selector98~0_combout\);

-- Location: LCCOMB_X71_Y36_N4
\Selector98~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector98~1_combout\ = \Selector98~0_combout\ $ (((!\Selector32~1_combout\ & (!\G[12]~0_combout\ & !\GC[4]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector98~0_combout\,
	datab => \Selector32~1_combout\,
	datac => \G[12]~0_combout\,
	datad => \GC[4]~7_combout\,
	combout => \Selector98~1_combout\);

-- Location: FF_X71_Y36_N5
\div_dividend[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector98~1_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(13));

-- Location: LCCOMB_X70_Y36_N12
\GC[4]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[4]~10_combout\ = (div_divisor(13) & (div_dividend(13) & ((\GC[4]~7_combout\) # (\G[12]~0_combout\)))) # (!div_divisor(13) & ((\GC[4]~7_combout\) # ((\G[12]~0_combout\) # (div_dividend(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_divisor(13),
	datab => \GC[4]~7_combout\,
	datac => \G[12]~0_combout\,
	datad => div_dividend(13),
	combout => \GC[4]~10_combout\);

-- Location: FF_X70_Y36_N15
\div_divisor[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(14),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(14));

-- Location: LCCOMB_X69_Y36_N2
\P[14]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(14) = div_dividend(14) $ (div_divisor(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_dividend(14),
	datac => div_divisor(14),
	combout => P(14));

-- Location: LCCOMB_X69_Y36_N24
\Selector97~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector97~0_combout\ = (\Selector32~1_combout\ & (n_reg(14))) # (!\Selector32~1_combout\ & ((\GC[4]~10_combout\ $ (!P(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~1_combout\,
	datab => n_reg(14),
	datac => \GC[4]~10_combout\,
	datad => P(14),
	combout => \Selector97~0_combout\);

-- Location: FF_X69_Y36_N25
\div_dividend[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector97~0_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(14));

-- Location: LCCOMB_X70_Y36_N10
\GC[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[4]~8_combout\ = (div_dividend(13) & (((\G[12]~0_combout\) # (\GC[4]~7_combout\)) # (!div_divisor(13)))) # (!div_dividend(13) & (!div_divisor(13) & ((\G[12]~0_combout\) # (\GC[4]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(13),
	datab => div_divisor(13),
	datac => \G[12]~0_combout\,
	datad => \GC[4]~7_combout\,
	combout => \GC[4]~8_combout\);

-- Location: LCCOMB_X70_Y36_N14
\GC[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[4]~9_combout\ = (div_dividend(14) & ((\GC[4]~8_combout\) # (!div_divisor(14)))) # (!div_dividend(14) & (!div_divisor(14) & \GC[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_dividend(14),
	datac => div_divisor(14),
	datad => \GC[4]~8_combout\,
	combout => \GC[4]~9_combout\);

-- Location: LCCOMB_X70_Y36_N8
\Selector96~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector96~0_combout\ = (\Selector32~1_combout\ & (((n_reg(15))))) # (!\Selector32~1_combout\ & (P(15) $ ((!\GC[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~1_combout\,
	datab => P(15),
	datac => \GC[4]~9_combout\,
	datad => n_reg(15),
	combout => \Selector96~0_combout\);

-- Location: FF_X70_Y36_N9
\div_dividend[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector96~0_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(15));

-- Location: LCCOMB_X70_Y34_N0
\div_dividend~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_dividend~4_combout\ = (\div_computing~q\ & ((div_dividend(15) & ((\GC[4]~9_combout\) # (!div_divisor(15)))) # (!div_dividend(15) & (!div_divisor(15) & \GC[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_computing~q\,
	datab => div_dividend(15),
	datac => div_divisor(15),
	datad => \GC[4]~9_combout\,
	combout => \div_dividend~4_combout\);

-- Location: LCCOMB_X70_Y34_N10
\div_dividend[13]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_dividend[13]~5_combout\ = (\Selector32~0_combout\ & ((\main_state.CHECK_6K_P1~q\) # ((\main_state.CHECK_6K_M1~q\)))) # (!\Selector32~0_combout\ & (((\div_dividend~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~0_combout\,
	datab => \main_state.CHECK_6K_P1~q\,
	datac => \main_state.CHECK_6K_M1~q\,
	datad => \div_dividend~4_combout\,
	combout => \div_dividend[13]~5_combout\);

-- Location: FF_X72_Y36_N1
\div_dividend[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector111~0_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(0));

-- Location: FF_X72_Y36_N11
\div_divisor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(1),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(1));

-- Location: LCCOMB_X72_Y36_N22
\P[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(1) = div_dividend(1) $ (div_divisor(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_dividend(1),
	datad => div_divisor(1),
	combout => P(1));

-- Location: LCCOMB_X72_Y36_N8
\Selector110~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector110~0_combout\ = (\Selector32~1_combout\ & (((n_reg(1))))) # (!\Selector32~1_combout\ & (div_dividend(0) $ (((!P(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(0),
	datab => n_reg(1),
	datac => P(1),
	datad => \Selector32~1_combout\,
	combout => \Selector110~0_combout\);

-- Location: FF_X72_Y36_N9
\div_dividend[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector110~0_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(1));

-- Location: LCCOMB_X72_Y36_N10
\C[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \C[3]~4_combout\ = (div_dividend(0) & ((div_dividend(1)) # (!div_divisor(1)))) # (!div_dividend(0) & (div_dividend(1) & !div_divisor(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(0),
	datab => div_dividend(1),
	datac => div_divisor(1),
	combout => \C[3]~4_combout\);

-- Location: LCCOMB_X72_Y36_N14
\div_divisor[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_divisor[2]~0_combout\ = !current_div(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => current_div(2),
	combout => \div_divisor[2]~0_combout\);

-- Location: FF_X72_Y36_N15
\div_divisor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \div_divisor[2]~0_combout\,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(2));

-- Location: LCCOMB_X72_Y36_N4
\P[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(2) = div_divisor(2) $ (div_dividend(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_divisor(2),
	datad => div_dividend(2),
	combout => P(2));

-- Location: LCCOMB_X72_Y36_N12
\Selector109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector109~0_combout\ = (\Selector32~1_combout\ & (n_reg(2))) # (!\Selector32~1_combout\ & ((P(2) $ (!\C[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~1_combout\,
	datab => n_reg(2),
	datac => P(2),
	datad => \C[3]~4_combout\,
	combout => \Selector109~0_combout\);

-- Location: FF_X72_Y36_N13
\div_dividend[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector109~0_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(2));

-- Location: LCCOMB_X72_Y36_N18
\Selector108~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector108~0_combout\ = div_divisor(3) $ (((\C[3]~4_combout\ & ((div_dividend(2)) # (!div_divisor(2)))) # (!\C[3]~4_combout\ & (!div_divisor(2) & div_dividend(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_divisor(3),
	datab => \C[3]~4_combout\,
	datac => div_divisor(2),
	datad => div_dividend(2),
	combout => \Selector108~0_combout\);

-- Location: LCCOMB_X72_Y36_N20
\Selector108~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector108~1_combout\ = (\Selector32~1_combout\ & (n_reg(3))) # (!\Selector32~1_combout\ & ((div_dividend(3) $ (!\Selector108~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~1_combout\,
	datab => n_reg(3),
	datac => div_dividend(3),
	datad => \Selector108~0_combout\,
	combout => \Selector108~1_combout\);

-- Location: FF_X72_Y36_N21
\div_dividend[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector108~1_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(3));

-- Location: LCCOMB_X72_Y36_N2
\GC[4]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[4]~1_combout\ = (div_divisor(1) & (div_dividend(1) & div_dividend(0))) # (!div_divisor(1) & ((div_dividend(1)) # (div_dividend(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_divisor(1),
	datac => div_dividend(1),
	datad => div_dividend(0),
	combout => \GC[4]~1_combout\);

-- Location: LCCOMB_X72_Y36_N28
\GC[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[4]~2_combout\ = (div_dividend(2) & ((\GC[4]~1_combout\) # (!div_divisor(2)))) # (!div_dividend(2) & (!div_divisor(2) & \GC[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(2),
	datac => div_divisor(2),
	datad => \GC[4]~1_combout\,
	combout => \GC[4]~2_combout\);

-- Location: LCCOMB_X72_Y36_N30
\GC[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[4]~3_combout\ = (div_divisor(3) & (div_dividend(3) & \GC[4]~2_combout\)) # (!div_divisor(3) & ((div_dividend(3)) # (\GC[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_divisor(3),
	datac => div_dividend(3),
	datad => \GC[4]~2_combout\,
	combout => \GC[4]~3_combout\);

-- Location: FF_X71_Y36_N23
\div_divisor[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(4),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(4));

-- Location: LCCOMB_X71_Y36_N22
\P[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(4) = div_divisor(4) $ (div_dividend(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_divisor(4),
	datad => div_dividend(4),
	combout => P(4));

-- Location: LCCOMB_X71_Y36_N28
\Selector107~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector107~0_combout\ = (\Selector32~1_combout\ & (n_reg(4))) # (!\Selector32~1_combout\ & ((\GC[4]~3_combout\ $ (!P(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(4),
	datab => \Selector32~1_combout\,
	datac => \GC[4]~3_combout\,
	datad => P(4),
	combout => \Selector107~0_combout\);

-- Location: FF_X71_Y36_N29
\div_dividend[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector107~0_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(4));

-- Location: LCCOMB_X72_Y36_N6
\C[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \C[6]~2_combout\ = (div_dividend(4) & ((\GC[4]~3_combout\) # (!div_divisor(4)))) # (!div_dividend(4) & (!div_divisor(4) & \GC[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(4),
	datab => div_divisor(4),
	datad => \GC[4]~3_combout\,
	combout => \C[6]~2_combout\);

-- Location: LCCOMB_X71_Y36_N14
\Selector106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector106~0_combout\ = (\Selector32~1_combout\ & (((n_reg(5))))) # (!\Selector32~1_combout\ & (P(5) $ (((!\C[6]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => P(5),
	datab => n_reg(5),
	datac => \Selector32~1_combout\,
	datad => \C[6]~2_combout\,
	combout => \Selector106~0_combout\);

-- Location: FF_X71_Y36_N15
\div_dividend[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector106~0_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(5));

-- Location: LCCOMB_X71_Y36_N26
\C[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \C[7]~3_combout\ = (div_divisor(5) & (div_dividend(5) & \C[6]~2_combout\)) # (!div_divisor(5) & ((div_dividend(5)) # (\C[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_divisor(5),
	datab => div_dividend(5),
	datad => \C[6]~2_combout\,
	combout => \C[7]~3_combout\);

-- Location: LCCOMB_X71_Y36_N8
\Selector105~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector105~0_combout\ = (\Selector32~1_combout\ & (n_reg(6))) # (!\Selector32~1_combout\ & ((P(6) $ (!\C[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(6),
	datab => P(6),
	datac => \Selector32~1_combout\,
	datad => \C[7]~3_combout\,
	combout => \Selector105~0_combout\);

-- Location: FF_X71_Y36_N9
\div_dividend[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector105~0_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(6));

-- Location: FF_X71_Y36_N31
\div_divisor[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => current_div(7),
	sload => VCC,
	ena => \Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_divisor(7));

-- Location: LCCOMB_X71_Y36_N10
\cla_diff[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla_diff(7) = P(7) $ (((div_divisor(6) & (div_dividend(6) & \C[7]~3_combout\)) # (!div_divisor(6) & ((div_dividend(6)) # (\C[7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_divisor(6),
	datab => div_dividend(6),
	datac => P(7),
	datad => \C[7]~3_combout\,
	combout => cla_diff(7));

-- Location: LCCOMB_X71_Y36_N2
\Selector104~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector104~2_combout\ = (\main_state.CHECK_6K_P1~q\ & (n_reg(7))) # (!\main_state.CHECK_6K_P1~q\ & ((\main_state.CHECK_6K_M1~q\ & (n_reg(7))) # (!\main_state.CHECK_6K_M1~q\ & ((!cla_diff(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.CHECK_6K_P1~q\,
	datab => n_reg(7),
	datac => \main_state.CHECK_6K_M1~q\,
	datad => cla_diff(7),
	combout => \Selector104~2_combout\);

-- Location: FF_X71_Y36_N3
\div_dividend[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector104~2_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(7));

-- Location: LCCOMB_X71_Y36_N30
\P[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(7) = div_divisor(7) $ (div_dividend(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_divisor(7),
	datad => div_dividend(7),
	combout => P(7));

-- Location: LCCOMB_X71_Y36_N12
\GC[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[2]~4_combout\ = (!P(7) & (!P(5) & (div_divisor(6) $ (!div_dividend(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_divisor(6),
	datab => div_dividend(6),
	datac => P(7),
	datad => P(5),
	combout => \GC[2]~4_combout\);

-- Location: LCCOMB_X71_Y36_N20
\GG[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GG[1]~0_combout\ = (div_dividend(5) & (((!div_divisor(4) & div_dividend(4))) # (!div_divisor(5)))) # (!div_dividend(5) & (!div_divisor(4) & (!div_divisor(5) & div_dividend(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_divisor(4),
	datab => div_dividend(5),
	datac => div_divisor(5),
	datad => div_dividend(4),
	combout => \GG[1]~0_combout\);

-- Location: LCCOMB_X71_Y36_N16
\GG[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GG[1]~1_combout\ = (div_divisor(6) & (div_dividend(6) & \GG[1]~0_combout\)) # (!div_divisor(6) & ((div_dividend(6)) # (\GG[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_divisor(6),
	datac => div_dividend(6),
	datad => \GG[1]~0_combout\,
	combout => \GG[1]~1_combout\);

-- Location: LCCOMB_X71_Y36_N24
\GC[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[2]~0_combout\ = (div_divisor(7) & (div_dividend(7) & \GG[1]~1_combout\)) # (!div_divisor(7) & ((div_dividend(7)) # (\GG[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_divisor(7),
	datac => div_dividend(7),
	datad => \GG[1]~1_combout\,
	combout => \GC[2]~0_combout\);

-- Location: LCCOMB_X71_Y36_N18
\GC[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GC[2]~5_combout\ = (\GC[2]~0_combout\) # ((\GC[2]~4_combout\ & (!P(4) & \GC[4]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GC[2]~4_combout\,
	datab => P(4),
	datac => \GC[4]~3_combout\,
	datad => \GC[2]~0_combout\,
	combout => \GC[2]~5_combout\);

-- Location: LCCOMB_X69_Y36_N30
\P[8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(8) = div_divisor(8) $ (div_dividend(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_divisor(8),
	datad => div_dividend(8),
	combout => P(8));

-- Location: LCCOMB_X69_Y36_N16
\Selector103~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector103~0_combout\ = (\Selector32~1_combout\ & (((n_reg(8))))) # (!\Selector32~1_combout\ & (P(8) $ ((!\GC[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => P(8),
	datab => \GC[2]~5_combout\,
	datac => n_reg(8),
	datad => \Selector32~1_combout\,
	combout => \Selector103~0_combout\);

-- Location: FF_X70_Y36_N25
\div_dividend[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \Selector103~0_combout\,
	sload => VCC,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(8));

-- Location: LCCOMB_X69_Y36_N0
\cla_diff[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- cla_diff(9) = P(9) $ (((div_divisor(8) & (\GC[2]~5_combout\ & div_dividend(8))) # (!div_divisor(8) & ((\GC[2]~5_combout\) # (div_dividend(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => P(9),
	datab => div_divisor(8),
	datac => \GC[2]~5_combout\,
	datad => div_dividend(8),
	combout => cla_diff(9));

-- Location: LCCOMB_X69_Y36_N26
\Selector102~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector102~2_combout\ = (\main_state.CHECK_6K_P1~q\ & (n_reg(9))) # (!\main_state.CHECK_6K_P1~q\ & ((\main_state.CHECK_6K_M1~q\ & (n_reg(9))) # (!\main_state.CHECK_6K_M1~q\ & ((!cla_diff(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(9),
	datab => cla_diff(9),
	datac => \main_state.CHECK_6K_P1~q\,
	datad => \main_state.CHECK_6K_M1~q\,
	combout => \Selector102~2_combout\);

-- Location: FF_X70_Y36_N3
\div_dividend[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \Selector102~2_combout\,
	sload => VCC,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(9));

-- Location: LCCOMB_X70_Y36_N20
\P[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- P(9) = div_divisor(9) $ (div_dividend(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_divisor(9),
	datad => div_dividend(9),
	combout => P(9));

-- Location: LCCOMB_X70_Y36_N28
\C[10]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \C[10]~0_combout\ = (!P(9) & ((div_dividend(8) & ((\GC[2]~5_combout\) # (!div_divisor(8)))) # (!div_dividend(8) & (!div_divisor(8) & \GC[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => P(9),
	datab => div_dividend(8),
	datac => div_divisor(8),
	datad => \GC[2]~5_combout\,
	combout => \C[10]~0_combout\);

-- Location: LCCOMB_X69_Y36_N22
\Selector101~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector101~0_combout\ = (\Selector32~1_combout\ & (((n_reg(10))))) # (!\Selector32~1_combout\ & (div_dividend(10) $ ((div_divisor(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(10),
	datab => div_divisor(10),
	datac => n_reg(10),
	datad => \Selector32~1_combout\,
	combout => \Selector101~0_combout\);

-- Location: LCCOMB_X69_Y36_N10
\Selector101~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector101~1_combout\ = \Selector101~0_combout\ $ (((!\Selector32~1_combout\ & (!\C[10]~0_combout\ & !\G[9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~1_combout\,
	datab => \C[10]~0_combout\,
	datac => \Selector101~0_combout\,
	datad => \G[9]~1_combout\,
	combout => \Selector101~1_combout\);

-- Location: FF_X69_Y36_N11
\div_dividend[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector101~1_combout\,
	ena => \div_dividend[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_dividend(10));

-- Location: LCCOMB_X69_Y36_N6
\Equal6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal6~1_combout\ = (!div_dividend(10) & (!div_dividend(11) & (!div_dividend(9) & !div_dividend(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(10),
	datab => div_dividend(11),
	datac => div_dividend(9),
	datad => div_dividend(8),
	combout => \Equal6~1_combout\);

-- Location: LCCOMB_X72_Y36_N16
\Equal6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal6~2_combout\ = (!div_dividend(4) & (!div_dividend(5) & (!div_dividend(7) & !div_dividend(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(4),
	datab => div_dividend(5),
	datac => div_dividend(7),
	datad => div_dividend(6),
	combout => \Equal6~2_combout\);

-- Location: LCCOMB_X72_Y36_N26
\Equal6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal6~3_combout\ = (!div_dividend(3) & (!div_dividend(1) & (!div_dividend(0) & !div_dividend(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(3),
	datab => div_dividend(1),
	datac => div_dividend(0),
	datad => div_dividend(2),
	combout => \Equal6~3_combout\);

-- Location: LCCOMB_X70_Y36_N30
\Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal6~0_combout\ = (!div_dividend(13) & (!div_dividend(15) & (!div_dividend(14) & !div_dividend(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_dividend(13),
	datab => div_dividend(15),
	datac => div_dividend(14),
	datad => div_dividend(12),
	combout => \Equal6~0_combout\);

-- Location: LCCOMB_X69_Y36_N20
\Equal6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal6~4_combout\ = (\Equal6~1_combout\ & (\Equal6~2_combout\ & (\Equal6~3_combout\ & \Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal6~1_combout\,
	datab => \Equal6~2_combout\,
	datac => \Equal6~3_combout\,
	datad => \Equal6~0_combout\,
	combout => \Equal6~4_combout\);

-- Location: LCCOMB_X70_Y36_N22
\Selector39~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector39~1_combout\ = (\div_computing~q\ & !\Equal6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_computing~q\,
	datad => \Equal6~4_combout\,
	combout => \Selector39~1_combout\);

-- Location: LCCOMB_X70_Y36_N26
\Selector39~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector39~2_combout\ = (\Selector39~1_combout\ & ((div_divisor(15) & ((!div_dividend(15)) # (!\GC[4]~9_combout\))) # (!div_divisor(15) & (!\GC[4]~9_combout\ & !div_dividend(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector39~1_combout\,
	datab => div_divisor(15),
	datac => \GC[4]~9_combout\,
	datad => div_dividend(15),
	combout => \Selector39~2_combout\);

-- Location: LCCOMB_X71_Y35_N18
\Selector39~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector39~3_combout\ = (\Selector39~0_combout\ & ((\main_state.PARALLEL_WAIT~q\) # ((\main_state.DIV_6KP1_COMP~q\ & \Selector39~2_combout\)))) # (!\Selector39~0_combout\ & (((\main_state.DIV_6KP1_COMP~q\ & \Selector39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector39~0_combout\,
	datab => \main_state.PARALLEL_WAIT~q\,
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \Selector39~2_combout\,
	combout => \Selector39~3_combout\);

-- Location: FF_X71_Y35_N19
\main_state.NEXT_6K\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector39~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.NEXT_6K~q\);

-- Location: LCCOMB_X71_Y35_N24
\Selector95~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector95~0_combout\ = (\main_state.DIV_6KM1_COMP~q\ & (((\check_6k_plus~q\) # (\Selector39~2_combout\)))) # (!\main_state.DIV_6KM1_COMP~q\ & (!\main_state.NEXT_6K~q\ & (\check_6k_plus~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.DIV_6KM1_COMP~q\,
	datab => \main_state.NEXT_6K~q\,
	datac => \check_6k_plus~q\,
	datad => \Selector39~2_combout\,
	combout => \Selector95~0_combout\);

-- Location: FF_X71_Y35_N25
check_6k_plus : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector95~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \check_6k_plus~q\);

-- Location: LCCOMB_X66_Y35_N0
\Selector42~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector42~0_combout\ = (\check_6k_plus~q\ & (\main_state.CHECK_SQRT~q\ & !\LessThan3~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \check_6k_plus~q\,
	datac => \main_state.CHECK_SQRT~q\,
	datad => \LessThan3~34_combout\,
	combout => \Selector42~0_combout\);

-- Location: FF_X66_Y35_N1
\main_state.CHECK_6K_P1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector42~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.CHECK_6K_P1~q\);

-- Location: LCCOMB_X67_Y36_N22
\Selector43~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector43~0_combout\ = (\main_state.CHECK_6K_P1~q\) # ((\main_state.DIV_6KP1_COMP~q\ & !\main_state~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.CHECK_6K_P1~q\,
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \main_state~28_combout\,
	combout => \Selector43~0_combout\);

-- Location: FF_X67_Y36_N23
\main_state.DIV_6KP1_COMP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.DIV_6KP1_COMP~q\);

-- Location: LCCOMB_X67_Y36_N8
\Selector32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector32~0_combout\ = (!\main_state.DIV_6KP1_COMP~q\ & !\main_state.DIV_6KM1_COMP~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.DIV_6KP1_COMP~q\,
	datad => \main_state.DIV_6KM1_COMP~q\,
	combout => \Selector32~0_combout\);

-- Location: LCCOMB_X70_Y38_N8
\Selector32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector32~2_combout\ = (\div_computing~q\ & \main_state.WAIT_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div_computing~q\,
	datad => \main_state.WAIT_HIGH~q\,
	combout => \Selector32~2_combout\);

-- Location: LCCOMB_X70_Y34_N14
\Selector32~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector32~3_combout\ = (\Selector32~1_combout\) # ((\Selector32~0_combout\ & (\Selector32~2_combout\)) # (!\Selector32~0_combout\ & ((\div_dividend~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~0_combout\,
	datab => \Selector32~2_combout\,
	datac => \Selector32~1_combout\,
	datad => \div_dividend~4_combout\,
	combout => \Selector32~3_combout\);

-- Location: FF_X70_Y34_N15
div_computing : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector32~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \div_computing~q\);

-- Location: LCCOMB_X70_Y36_N16
\main_state~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \main_state~28_combout\ = (\div_computing~q\ & ((div_dividend(15) & (!\GC[4]~9_combout\ & div_divisor(15))) # (!div_dividend(15) & ((div_divisor(15)) # (!\GC[4]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_computing~q\,
	datab => div_dividend(15),
	datac => \GC[4]~9_combout\,
	datad => div_divisor(15),
	combout => \main_state~28_combout\);

-- Location: LCCOMB_X67_Y36_N20
\Selector41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector41~0_combout\ = (\main_state.CHECK_6K_M1~q\) # ((!\main_state~28_combout\ & \main_state.DIV_6KM1_COMP~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state~28_combout\,
	datac => \main_state.DIV_6KM1_COMP~q\,
	datad => \main_state.CHECK_6K_M1~q\,
	combout => \Selector41~0_combout\);

-- Location: FF_X67_Y36_N21
\main_state.DIV_6KM1_COMP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.DIV_6KM1_COMP~q\);

-- Location: LCCOMB_X67_Y36_N24
\Selector44~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector44~0_combout\ = (\main_state.NEXT_6K~q\) # ((\main_state.DIV_6KM1_COMP~q\ & (!\Equal6~4_combout\ & \main_state~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.DIV_6KM1_COMP~q\,
	datab => \Equal6~4_combout\,
	datac => \main_state.NEXT_6K~q\,
	datad => \main_state~28_combout\,
	combout => \Selector44~0_combout\);

-- Location: FF_X67_Y36_N25
\main_state.CHECK_SQRT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector44~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.CHECK_SQRT~q\);

-- Location: LCCOMB_X71_Y35_N10
\Selector45~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector45~4_combout\ = (\div_done~q\ & (\main_state.PARALLEL_WAIT~q\ & (!\div2_computing~q\ & !\Selector45~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_done~q\,
	datab => \main_state.PARALLEL_WAIT~q\,
	datac => \div2_computing~q\,
	datad => \Selector45~0_combout\,
	combout => \Selector45~4_combout\);

-- Location: LCCOMB_X67_Y36_N26
\Selector45~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector45~5_combout\ = (\Selector45~4_combout\) # ((\main_state~28_combout\) # ((\Equal0~4_combout\ & \main_state.CHECK_SPECIAL~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector45~4_combout\,
	datab => \Equal0~4_combout\,
	datac => \main_state.CHECK_SPECIAL~q\,
	datad => \main_state~28_combout\,
	combout => \Selector45~5_combout\);

-- Location: LCCOMB_X71_Y35_N28
\Selector45~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector45~1_combout\ = (\main_state.PARALLEL_WAIT~q\ & (!\div2_computing~q\ & \div_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.PARALLEL_WAIT~q\,
	datac => \div2_computing~q\,
	datad => \div_done~q\,
	combout => \Selector45~1_combout\);

-- Location: LCCOMB_X67_Y36_N30
\Selector45~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector45~2_combout\ = (\Selector45~1_combout\ & (((\main_state.CHECK_SPECIAL~q\ & \Equal0~4_combout\)) # (!\Selector45~0_combout\))) # (!\Selector45~1_combout\ & (\main_state.CHECK_SPECIAL~q\ & ((\Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector45~1_combout\,
	datab => \main_state.CHECK_SPECIAL~q\,
	datac => \Selector45~0_combout\,
	datad => \Equal0~4_combout\,
	combout => \Selector45~2_combout\);

-- Location: LCCOMB_X67_Y36_N16
\Selector45~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector45~3_combout\ = (\Selector45~2_combout\) # ((!\Selector32~0_combout\ & ((\Equal6~4_combout\) # (!\main_state~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~0_combout\,
	datab => \Equal6~4_combout\,
	datac => \Selector45~2_combout\,
	datad => \main_state~28_combout\,
	combout => \Selector45~3_combout\);

-- Location: LCCOMB_X67_Y36_N28
\Selector45~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector45~6_combout\ = (\main_state.SHOW_RESULT~q\ & (((\Selector45~3_combout\)) # (!\key0_pressed~q\))) # (!\main_state.SHOW_RESULT~q\ & (((\Selector45~5_combout\ & \Selector45~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key0_pressed~q\,
	datab => \main_state.SHOW_RESULT~q\,
	datac => \Selector45~5_combout\,
	datad => \Selector45~3_combout\,
	combout => \Selector45~6_combout\);

-- Location: LCCOMB_X66_Y35_N12
\Selector45~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector45~7_combout\ = (\Selector45~6_combout\) # ((\main_state.CHECK_SQRT~q\ & \LessThan3~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.CHECK_SQRT~q\,
	datac => \Selector45~6_combout\,
	datad => \LessThan3~34_combout\,
	combout => \Selector45~7_combout\);

-- Location: FF_X66_Y35_N13
\main_state.SHOW_RESULT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector45~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.SHOW_RESULT~q\);

-- Location: LCCOMB_X70_Y38_N2
\main_state.WAIT_HIGH~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \main_state.WAIT_HIGH~2_combout\ = (\Selector33~5_combout\ & (((\main_state.WAIT_HIGH~q\)))) # (!\Selector33~5_combout\ & (((!\key0_pressed~q\)) # (!\main_state.SHOW_RESULT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.SHOW_RESULT~q\,
	datab => \key0_pressed~q\,
	datac => \main_state.WAIT_HIGH~q\,
	datad => \Selector33~5_combout\,
	combout => \main_state.WAIT_HIGH~2_combout\);

-- Location: FF_X70_Y38_N3
\main_state.WAIT_HIGH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \main_state.WAIT_HIGH~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_state.WAIT_HIGH~q\);

-- Location: LCCOMB_X70_Y34_N16
\sub_count[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[0]~17_combout\ = sub_count(0) $ (VCC)
-- \sub_count[0]~18\ = CARRY(sub_count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(0),
	datad => VCC,
	combout => \sub_count[0]~17_combout\,
	cout => \sub_count[0]~18\);

-- Location: LCCOMB_X70_Y38_N30
\Selector13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector13~0_combout\ = (\main_state.INIT_CHECK~q\) # (!\main_state.WAIT_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.INIT_CHECK~q\,
	datad => \main_state.WAIT_HIGH~q\,
	combout => \Selector13~0_combout\);

-- Location: LCCOMB_X70_Y33_N24
\LessThan2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan2~0_combout\ = (!sub_count(13) & (!sub_count(14) & (!sub_count(12) & !sub_count(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(13),
	datab => sub_count(14),
	datac => sub_count(12),
	datad => sub_count(11),
	combout => \LessThan2~0_combout\);

-- Location: LCCOMB_X70_Y34_N12
\LessThan2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan2~1_combout\ = (((!sub_count(2)) # (!sub_count(3))) # (!sub_count(1))) # (!sub_count(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(4),
	datab => sub_count(1),
	datac => sub_count(3),
	datad => sub_count(2),
	combout => \LessThan2~1_combout\);

-- Location: LCCOMB_X70_Y34_N6
\sub_count[7]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[7]~46_combout\ = (sub_count(5)) # ((sub_count(6)) # ((!\LessThan2~1_combout\ & sub_count(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan2~1_combout\,
	datab => sub_count(0),
	datac => sub_count(5),
	datad => sub_count(6),
	combout => \sub_count[7]~46_combout\);

-- Location: LCCOMB_X70_Y33_N18
\LessThan5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan5~4_combout\ = (sub_count(10) & sub_count(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(10),
	datad => sub_count(9),
	combout => \LessThan5~4_combout\);

-- Location: LCCOMB_X70_Y33_N20
\sub_count[7]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[7]~47_combout\ = (\LessThan5~4_combout\ & ((sub_count(8)) # ((\sub_count[7]~46_combout\ & sub_count(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sub_count[7]~46_combout\,
	datab => sub_count(8),
	datac => sub_count(7),
	datad => \LessThan5~4_combout\,
	combout => \sub_count[7]~47_combout\);

-- Location: LCCOMB_X70_Y33_N26
\sub_count[7]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[7]~48_combout\ = (sub_count(16) & (sub_count(15) & ((\sub_count[7]~47_combout\) # (!\LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan2~0_combout\,
	datab => sub_count(16),
	datac => sub_count(15),
	datad => \sub_count[7]~47_combout\,
	combout => \sub_count[7]~48_combout\);

-- Location: LCCOMB_X70_Y34_N2
\sub_count[7]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[7]~49_combout\ = (!\sub_count[7]~48_combout\ & ((\sub_count[7]~45_combout\) # ((!\main_state.PARALLEL_WAIT~q\ & \div_dividend~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.PARALLEL_WAIT~q\,
	datab => \sub_count[7]~48_combout\,
	datac => \sub_count[7]~45_combout\,
	datad => \div_dividend~4_combout\,
	combout => \sub_count[7]~49_combout\);

-- Location: LCCOMB_X70_Y34_N8
\sub_count[7]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[7]~50_combout\ = (\Selector32~0_combout\ & ((\main_state.PARALLEL_WAIT~q\ & ((\sub_count[7]~49_combout\))) # (!\main_state.PARALLEL_WAIT~q\ & (\Selector13~0_combout\)))) # (!\Selector32~0_combout\ & (((\sub_count[7]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~0_combout\,
	datab => \Selector13~0_combout\,
	datac => \main_state.PARALLEL_WAIT~q\,
	datad => \sub_count[7]~49_combout\,
	combout => \sub_count[7]~50_combout\);

-- Location: FF_X70_Y34_N17
\sub_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[0]~17_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(0));

-- Location: LCCOMB_X70_Y34_N18
\sub_count[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[1]~19_combout\ = (sub_count(1) & (!\sub_count[0]~18\)) # (!sub_count(1) & ((\sub_count[0]~18\) # (GND)))
-- \sub_count[1]~20\ = CARRY((!\sub_count[0]~18\) # (!sub_count(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(1),
	datad => VCC,
	cin => \sub_count[0]~18\,
	combout => \sub_count[1]~19_combout\,
	cout => \sub_count[1]~20\);

-- Location: FF_X70_Y34_N19
\sub_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[1]~19_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(1));

-- Location: LCCOMB_X70_Y34_N20
\sub_count[2]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[2]~21_combout\ = (sub_count(2) & (\sub_count[1]~20\ $ (GND))) # (!sub_count(2) & (!\sub_count[1]~20\ & VCC))
-- \sub_count[2]~22\ = CARRY((sub_count(2) & !\sub_count[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(2),
	datad => VCC,
	cin => \sub_count[1]~20\,
	combout => \sub_count[2]~21_combout\,
	cout => \sub_count[2]~22\);

-- Location: FF_X70_Y34_N21
\sub_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[2]~21_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(2));

-- Location: LCCOMB_X70_Y34_N22
\sub_count[3]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[3]~23_combout\ = (sub_count(3) & (!\sub_count[2]~22\)) # (!sub_count(3) & ((\sub_count[2]~22\) # (GND)))
-- \sub_count[3]~24\ = CARRY((!\sub_count[2]~22\) # (!sub_count(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(3),
	datad => VCC,
	cin => \sub_count[2]~22\,
	combout => \sub_count[3]~23_combout\,
	cout => \sub_count[3]~24\);

-- Location: FF_X70_Y34_N23
\sub_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[3]~23_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(3));

-- Location: LCCOMB_X70_Y34_N24
\sub_count[4]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[4]~25_combout\ = (sub_count(4) & (\sub_count[3]~24\ $ (GND))) # (!sub_count(4) & (!\sub_count[3]~24\ & VCC))
-- \sub_count[4]~26\ = CARRY((sub_count(4) & !\sub_count[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(4),
	datad => VCC,
	cin => \sub_count[3]~24\,
	combout => \sub_count[4]~25_combout\,
	cout => \sub_count[4]~26\);

-- Location: FF_X70_Y34_N25
\sub_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[4]~25_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(4));

-- Location: LCCOMB_X70_Y34_N26
\sub_count[5]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[5]~27_combout\ = (sub_count(5) & (!\sub_count[4]~26\)) # (!sub_count(5) & ((\sub_count[4]~26\) # (GND)))
-- \sub_count[5]~28\ = CARRY((!\sub_count[4]~26\) # (!sub_count(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(5),
	datad => VCC,
	cin => \sub_count[4]~26\,
	combout => \sub_count[5]~27_combout\,
	cout => \sub_count[5]~28\);

-- Location: FF_X70_Y34_N27
\sub_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[5]~27_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(5));

-- Location: LCCOMB_X70_Y34_N28
\sub_count[6]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[6]~29_combout\ = (sub_count(6) & (\sub_count[5]~28\ $ (GND))) # (!sub_count(6) & (!\sub_count[5]~28\ & VCC))
-- \sub_count[6]~30\ = CARRY((sub_count(6) & !\sub_count[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(6),
	datad => VCC,
	cin => \sub_count[5]~28\,
	combout => \sub_count[6]~29_combout\,
	cout => \sub_count[6]~30\);

-- Location: FF_X70_Y34_N29
\sub_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[6]~29_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(6));

-- Location: LCCOMB_X70_Y34_N30
\sub_count[7]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[7]~31_combout\ = (sub_count(7) & (!\sub_count[6]~30\)) # (!sub_count(7) & ((\sub_count[6]~30\) # (GND)))
-- \sub_count[7]~32\ = CARRY((!\sub_count[6]~30\) # (!sub_count(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(7),
	datad => VCC,
	cin => \sub_count[6]~30\,
	combout => \sub_count[7]~31_combout\,
	cout => \sub_count[7]~32\);

-- Location: FF_X70_Y34_N31
\sub_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[7]~31_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(7));

-- Location: LCCOMB_X70_Y33_N0
\sub_count[8]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[8]~33_combout\ = (sub_count(8) & (\sub_count[7]~32\ $ (GND))) # (!sub_count(8) & (!\sub_count[7]~32\ & VCC))
-- \sub_count[8]~34\ = CARRY((sub_count(8) & !\sub_count[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(8),
	datad => VCC,
	cin => \sub_count[7]~32\,
	combout => \sub_count[8]~33_combout\,
	cout => \sub_count[8]~34\);

-- Location: FF_X70_Y33_N1
\sub_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[8]~33_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(8));

-- Location: LCCOMB_X70_Y33_N2
\sub_count[9]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[9]~35_combout\ = (sub_count(9) & (!\sub_count[8]~34\)) # (!sub_count(9) & ((\sub_count[8]~34\) # (GND)))
-- \sub_count[9]~36\ = CARRY((!\sub_count[8]~34\) # (!sub_count(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(9),
	datad => VCC,
	cin => \sub_count[8]~34\,
	combout => \sub_count[9]~35_combout\,
	cout => \sub_count[9]~36\);

-- Location: FF_X70_Y33_N3
\sub_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[9]~35_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(9));

-- Location: LCCOMB_X70_Y33_N4
\sub_count[10]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[10]~37_combout\ = (sub_count(10) & (\sub_count[9]~36\ $ (GND))) # (!sub_count(10) & (!\sub_count[9]~36\ & VCC))
-- \sub_count[10]~38\ = CARRY((sub_count(10) & !\sub_count[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(10),
	datad => VCC,
	cin => \sub_count[9]~36\,
	combout => \sub_count[10]~37_combout\,
	cout => \sub_count[10]~38\);

-- Location: FF_X70_Y33_N5
\sub_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[10]~37_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(10));

-- Location: LCCOMB_X70_Y33_N6
\sub_count[11]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[11]~39_combout\ = (sub_count(11) & (!\sub_count[10]~38\)) # (!sub_count(11) & ((\sub_count[10]~38\) # (GND)))
-- \sub_count[11]~40\ = CARRY((!\sub_count[10]~38\) # (!sub_count(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(11),
	datad => VCC,
	cin => \sub_count[10]~38\,
	combout => \sub_count[11]~39_combout\,
	cout => \sub_count[11]~40\);

-- Location: FF_X70_Y33_N7
\sub_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[11]~39_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(11));

-- Location: LCCOMB_X70_Y33_N8
\sub_count[12]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[12]~41_combout\ = (sub_count(12) & (\sub_count[11]~40\ $ (GND))) # (!sub_count(12) & (!\sub_count[11]~40\ & VCC))
-- \sub_count[12]~42\ = CARRY((sub_count(12) & !\sub_count[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(12),
	datad => VCC,
	cin => \sub_count[11]~40\,
	combout => \sub_count[12]~41_combout\,
	cout => \sub_count[12]~42\);

-- Location: FF_X70_Y33_N9
\sub_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[12]~41_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(12));

-- Location: LCCOMB_X70_Y33_N10
\sub_count[13]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[13]~43_combout\ = (sub_count(13) & (!\sub_count[12]~42\)) # (!sub_count(13) & ((\sub_count[12]~42\) # (GND)))
-- \sub_count[13]~44\ = CARRY((!\sub_count[12]~42\) # (!sub_count(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(13),
	datad => VCC,
	cin => \sub_count[12]~42\,
	combout => \sub_count[13]~43_combout\,
	cout => \sub_count[13]~44\);

-- Location: FF_X70_Y33_N11
\sub_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[13]~43_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(13));

-- Location: LCCOMB_X70_Y33_N12
\sub_count[14]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[14]~51_combout\ = (sub_count(14) & (\sub_count[13]~44\ $ (GND))) # (!sub_count(14) & (!\sub_count[13]~44\ & VCC))
-- \sub_count[14]~52\ = CARRY((sub_count(14) & !\sub_count[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(14),
	datad => VCC,
	cin => \sub_count[13]~44\,
	combout => \sub_count[14]~51_combout\,
	cout => \sub_count[14]~52\);

-- Location: FF_X70_Y33_N13
\sub_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[14]~51_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(14));

-- Location: LCCOMB_X70_Y33_N14
\sub_count[15]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[15]~53_combout\ = (sub_count(15) & (!\sub_count[14]~52\)) # (!sub_count(15) & ((\sub_count[14]~52\) # (GND)))
-- \sub_count[15]~54\ = CARRY((!\sub_count[14]~52\) # (!sub_count(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(15),
	datad => VCC,
	cin => \sub_count[14]~52\,
	combout => \sub_count[15]~53_combout\,
	cout => \sub_count[15]~54\);

-- Location: FF_X70_Y33_N15
\sub_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[15]~53_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(15));

-- Location: LCCOMB_X70_Y33_N16
\sub_count[16]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sub_count[16]~55_combout\ = \sub_count[15]~54\ $ (!sub_count(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => sub_count(16),
	cin => \sub_count[15]~54\,
	combout => \sub_count[16]~55_combout\);

-- Location: FF_X70_Y33_N17
\sub_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \sub_count[16]~55_combout\,
	sclr => \Selector13~0_combout\,
	ena => \sub_count[7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sub_count(16));

-- Location: LCCOMB_X67_Y31_N6
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = sub_count(12) $ (VCC)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(sub_count(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(12),
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X67_Y31_N8
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (sub_count(13) & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!sub_count(13) & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!sub_count(13) & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(13),
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X67_Y31_N10
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (sub_count(14) & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!sub_count(14) & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ 
-- (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((sub_count(14)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(14),
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X67_Y31_N12
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (sub_count(15) & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!sub_count(15) & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!sub_count(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => sub_count(15),
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X67_Y31_N14
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (sub_count(16) & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!sub_count(16) & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((sub_count(16) & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(16),
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X67_Y31_N16
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X69_Y31_N2
\Mod1|auto_generated|divider|divider|StageOut[108]~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[108]~263_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[108]~263_combout\);

-- Location: LCCOMB_X69_Y31_N24
\Mod1|auto_generated|divider|divider|StageOut[108]~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[108]~262_combout\ = (sub_count(16) & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(16),
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[108]~262_combout\);

-- Location: LCCOMB_X69_Y31_N6
\Mod1|auto_generated|divider|divider|StageOut[107]~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[107]~265_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[107]~265_combout\);

-- Location: LCCOMB_X69_Y31_N8
\Mod1|auto_generated|divider|divider|StageOut[107]~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[107]~264_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & sub_count(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => sub_count(15),
	combout => \Mod1|auto_generated|divider|divider|StageOut[107]~264_combout\);

-- Location: LCCOMB_X67_Y31_N24
\Mod1|auto_generated|divider|divider|StageOut[106]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[106]~267_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[106]~267_combout\);

-- Location: LCCOMB_X69_Y31_N0
\Mod1|auto_generated|divider|divider|StageOut[106]~266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[106]~266_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & sub_count(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => sub_count(14),
	combout => \Mod1|auto_generated|divider|divider|StageOut[106]~266_combout\);

-- Location: LCCOMB_X67_Y31_N26
\Mod1|auto_generated|divider|divider|StageOut[105]~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\);

-- Location: LCCOMB_X69_Y31_N28
\Mod1|auto_generated|divider|divider|StageOut[105]~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~268_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & sub_count(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => sub_count(13),
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~268_combout\);

-- Location: LCCOMB_X69_Y31_N30
\Mod1|auto_generated|divider|divider|StageOut[104]~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & sub_count(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => sub_count(12),
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\);

-- Location: LCCOMB_X67_Y31_N20
\Mod1|auto_generated|divider|divider|StageOut[104]~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~271_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~271_combout\);

-- Location: LCCOMB_X69_Y31_N26
\Mod1|auto_generated|divider|divider|StageOut[103]~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~273_combout\ = (sub_count(11) & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(11),
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~273_combout\);

-- Location: LCCOMB_X69_Y31_N4
\Mod1|auto_generated|divider|divider|StageOut[103]~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~272_combout\ = (sub_count(11) & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(11),
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~272_combout\);

-- Location: LCCOMB_X69_Y31_N10
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[103]~273_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[103]~272_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[103]~273_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[103]~272_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[103]~273_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[103]~272_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X69_Y31_N12
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[104]~271_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[104]~271_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[104]~271_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[104]~271_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X69_Y31_N14
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[105]~268_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[105]~268_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[105]~268_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[105]~268_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X69_Y31_N16
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[106]~267_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[106]~267_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[106]~266_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[106]~266_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[106]~267_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[106]~266_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[106]~267_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[106]~266_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X69_Y31_N18
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[107]~265_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[107]~264_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[107]~265_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[107]~264_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[107]~265_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[107]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[107]~265_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[107]~264_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X69_Y31_N20
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[108]~263_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[108]~262_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[108]~263_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[108]~262_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[108]~263_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[108]~262_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[108]~263_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[108]~262_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X69_Y31_N22
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X67_Y31_N2
\Mod1|auto_generated|divider|divider|StageOut[126]~484\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~484_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((sub_count(16)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => sub_count(16),
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~484_combout\);

-- Location: LCCOMB_X69_Y28_N6
\Mod1|auto_generated|divider|divider|StageOut[126]~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~274_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~274_combout\);

-- Location: LCCOMB_X67_Y31_N4
\Mod1|auto_generated|divider|divider|StageOut[125]~485\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[125]~485_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((sub_count(15)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => sub_count(15),
	combout => \Mod1|auto_generated|divider|divider|StageOut[125]~485_combout\);

-- Location: LCCOMB_X67_Y28_N28
\Mod1|auto_generated|divider|divider|StageOut[125]~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[125]~275_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[125]~275_combout\);

-- Location: LCCOMB_X67_Y28_N30
\Mod1|auto_generated|divider|divider|StageOut[124]~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[124]~276_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[124]~276_combout\);

-- Location: LCCOMB_X67_Y31_N22
\Mod1|auto_generated|divider|divider|StageOut[124]~486\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[124]~486_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (sub_count(14))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(14),
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[124]~486_combout\);

-- Location: LCCOMB_X67_Y31_N28
\Mod1|auto_generated|divider|divider|StageOut[123]~487\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[123]~487_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((sub_count(13)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => sub_count(13),
	combout => \Mod1|auto_generated|divider|divider|StageOut[123]~487_combout\);

-- Location: LCCOMB_X67_Y28_N8
\Mod1|auto_generated|divider|divider|StageOut[123]~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[123]~277_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[123]~277_combout\);

-- Location: LCCOMB_X67_Y31_N18
\Mod1|auto_generated|divider|divider|StageOut[122]~488\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[122]~488_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (sub_count(12))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(12),
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[122]~488_combout\);

-- Location: LCCOMB_X67_Y28_N2
\Mod1|auto_generated|divider|divider|StageOut[122]~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[122]~278_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[122]~278_combout\);

-- Location: LCCOMB_X69_Y28_N22
\Mod1|auto_generated|divider|divider|StageOut[121]~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[121]~280_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[121]~280_combout\);

-- Location: LCCOMB_X69_Y28_N4
\Mod1|auto_generated|divider|divider|StageOut[121]~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[121]~279_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & sub_count(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => sub_count(11),
	combout => \Mod1|auto_generated|divider|divider|StageOut[121]~279_combout\);

-- Location: LCCOMB_X69_Y28_N18
\Mod1|auto_generated|divider|divider|StageOut[102]~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~282_combout\ = (sub_count(10) & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(10),
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~282_combout\);

-- Location: LCCOMB_X69_Y28_N24
\Mod1|auto_generated|divider|divider|StageOut[102]~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~283_combout\ = (sub_count(10) & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(10),
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~283_combout\);

-- Location: LCCOMB_X69_Y28_N28
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[102]~282_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[102]~283_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[102]~282_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[102]~283_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X69_Y28_N26
\Mod1|auto_generated|divider|divider|StageOut[120]~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~284_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~284_combout\);

-- Location: LCCOMB_X69_Y28_N20
\Mod1|auto_generated|divider|divider|StageOut[120]~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~281_combout\ = (sub_count(10) & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(10),
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~281_combout\);

-- Location: LCCOMB_X67_Y28_N12
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[120]~284_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[120]~281_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[120]~284_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[120]~281_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[120]~284_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[120]~281_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X67_Y28_N14
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[121]~280_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[121]~279_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[121]~280_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[121]~279_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[121]~280_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[121]~279_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[121]~280_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[121]~279_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X67_Y28_N16
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[122]~488_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[122]~278_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[122]~488_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[122]~278_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[122]~488_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[122]~278_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[122]~488_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[122]~278_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X67_Y28_N18
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[123]~487_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[123]~487_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[123]~277_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[123]~277_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[123]~487_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[123]~277_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[123]~487_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[123]~277_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X67_Y28_N20
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[124]~276_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[124]~486_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[124]~276_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[124]~486_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[124]~276_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[124]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[124]~276_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[124]~486_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X67_Y28_N22
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[125]~485_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[125]~275_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[125]~485_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[125]~275_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[125]~485_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[125]~275_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[125]~485_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[125]~275_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X67_Y28_N24
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[126]~484_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[126]~274_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[126]~484_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[126]~274_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[126]~484_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[126]~274_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[126]~484_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[126]~274_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X67_Y28_N26
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X69_Y28_N8
\Mod1|auto_generated|divider|divider|StageOut[144]~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~285_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~285_combout\);

-- Location: LCCOMB_X69_Y28_N12
\Mod1|auto_generated|divider|divider|StageOut[144]~409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~409_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[126]~484_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[126]~484_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~409_combout\);

-- Location: LCCOMB_X67_Y28_N0
\Mod1|auto_generated|divider|divider|StageOut[143]~410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~410_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[125]~485_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[125]~485_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~410_combout\);

-- Location: LCCOMB_X66_Y28_N28
\Mod1|auto_generated|divider|divider|StageOut[143]~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~286_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~286_combout\);

-- Location: LCCOMB_X66_Y28_N30
\Mod1|auto_generated|divider|divider|StageOut[142]~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~287_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~287_combout\);

-- Location: LCCOMB_X67_Y28_N10
\Mod1|auto_generated|divider|divider|StageOut[142]~411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~411_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[124]~486_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[124]~486_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~411_combout\);

-- Location: LCCOMB_X67_Y28_N4
\Mod1|auto_generated|divider|divider|StageOut[141]~412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~412_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[123]~487_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[123]~487_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~412_combout\);

-- Location: LCCOMB_X66_Y28_N0
\Mod1|auto_generated|divider|divider|StageOut[141]~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~288_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~288_combout\);

-- Location: LCCOMB_X67_Y28_N6
\Mod1|auto_generated|divider|divider|StageOut[140]~413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~413_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[122]~488_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[122]~488_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~413_combout\);

-- Location: LCCOMB_X65_Y28_N24
\Mod1|auto_generated|divider|divider|StageOut[140]~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~289_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~289_combout\);

-- Location: LCCOMB_X69_Y28_N10
\Mod1|auto_generated|divider|divider|StageOut[139]~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[139]~290_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[139]~290_combout\);

-- Location: LCCOMB_X69_Y28_N30
\Mod1|auto_generated|divider|divider|StageOut[139]~489\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[139]~489_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((sub_count(11)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => sub_count(11),
	combout => \Mod1|auto_generated|divider|divider|StageOut[139]~489_combout\);

-- Location: LCCOMB_X69_Y28_N16
\Mod1|auto_generated|divider|divider|StageOut[138]~490\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[138]~490_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (sub_count(10))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => sub_count(10),
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[138]~490_combout\);

-- Location: LCCOMB_X66_Y28_N2
\Mod1|auto_generated|divider|divider|StageOut[138]~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[138]~291_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[138]~291_combout\);

-- Location: LCCOMB_X63_Y29_N8
\Mod1|auto_generated|divider|divider|StageOut[119]~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~293_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & sub_count(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => sub_count(9),
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~293_combout\);

-- Location: LCCOMB_X63_Y29_N10
\Mod1|auto_generated|divider|divider|StageOut[119]~294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~294_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & sub_count(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => sub_count(9),
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~294_combout\);

-- Location: LCCOMB_X63_Y29_N24
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[119]~293_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[119]~294_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[119]~293_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[119]~294_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X63_Y28_N28
\Mod1|auto_generated|divider|divider|StageOut[137]~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[137]~295_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[137]~295_combout\);

-- Location: LCCOMB_X63_Y28_N2
\Mod1|auto_generated|divider|divider|StageOut[137]~292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[137]~292_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & sub_count(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => sub_count(9),
	combout => \Mod1|auto_generated|divider|divider|StageOut[137]~292_combout\);

-- Location: LCCOMB_X66_Y28_N10
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[137]~295_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[137]~292_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[137]~295_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[137]~292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[137]~295_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[137]~292_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X66_Y28_N12
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[138]~490_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[138]~291_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[138]~490_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[138]~291_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[138]~490_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[138]~291_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[138]~490_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[138]~291_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X66_Y28_N14
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[139]~290_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[139]~489_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[139]~290_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[139]~489_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[139]~290_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[139]~489_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[139]~290_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[139]~489_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X66_Y28_N16
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[140]~413_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[140]~413_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[140]~289_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[140]~289_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[140]~413_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[140]~289_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[140]~413_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[140]~289_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X66_Y28_N18
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[141]~412_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[141]~288_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[141]~412_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[141]~288_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[141]~412_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[141]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[141]~412_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[141]~288_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X66_Y28_N20
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[142]~287_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~411_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[142]~287_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[142]~411_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[142]~287_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[142]~411_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[142]~287_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[142]~411_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X66_Y28_N22
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[143]~410_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[143]~286_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[143]~410_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[143]~286_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[143]~410_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[143]~286_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[143]~410_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[143]~286_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X66_Y28_N24
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[144]~285_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[144]~409_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[144]~285_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[144]~409_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[144]~285_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[144]~409_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[144]~285_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[144]~409_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X66_Y28_N26
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X65_Y28_N20
\Mod1|auto_generated|divider|divider|StageOut[162]~414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~414_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[144]~409_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[144]~409_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~414_combout\);

-- Location: LCCOMB_X64_Y28_N28
\Mod1|auto_generated|divider|divider|StageOut[162]~296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~296_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~296_combout\);

-- Location: LCCOMB_X66_Y28_N4
\Mod1|auto_generated|divider|divider|StageOut[161]~415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~415_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[143]~410_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[143]~410_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~415_combout\);

-- Location: LCCOMB_X63_Y28_N6
\Mod1|auto_generated|divider|divider|StageOut[161]~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~297_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~297_combout\);

-- Location: LCCOMB_X66_Y28_N8
\Mod1|auto_generated|divider|divider|StageOut[160]~416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~416_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[142]~411_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[142]~411_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~416_combout\);

-- Location: LCCOMB_X64_Y28_N2
\Mod1|auto_generated|divider|divider|StageOut[160]~298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~298_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~298_combout\);

-- Location: LCCOMB_X65_Y28_N30
\Mod1|auto_generated|divider|divider|StageOut[159]~417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~417_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[141]~412_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[141]~412_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~417_combout\);

-- Location: LCCOMB_X64_Y28_N4
\Mod1|auto_generated|divider|divider|StageOut[159]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~299_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~299_combout\);

-- Location: LCCOMB_X65_Y28_N4
\Mod1|auto_generated|divider|divider|StageOut[158]~418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~418_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[140]~413_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[140]~413_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~418_combout\);

-- Location: LCCOMB_X65_Y28_N26
\Mod1|auto_generated|divider|divider|StageOut[158]~300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~300_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~300_combout\);

-- Location: LCCOMB_X65_Y28_N6
\Mod1|auto_generated|divider|divider|StageOut[157]~419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~419_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[139]~489_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[139]~489_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~419_combout\);

-- Location: LCCOMB_X65_Y28_N12
\Mod1|auto_generated|divider|divider|StageOut[157]~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~301_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~301_combout\);

-- Location: LCCOMB_X66_Y28_N6
\Mod1|auto_generated|divider|divider|StageOut[156]~420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~420_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[138]~490_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[138]~490_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~420_combout\);

-- Location: LCCOMB_X64_Y28_N30
\Mod1|auto_generated|divider|divider|StageOut[156]~302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~302_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~302_combout\);

-- Location: LCCOMB_X63_Y28_N10
\Mod1|auto_generated|divider|divider|StageOut[155]~491\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[155]~491_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (sub_count(9))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(9),
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[155]~491_combout\);

-- Location: LCCOMB_X65_Y28_N10
\Mod1|auto_generated|divider|divider|StageOut[155]~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[155]~303_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[155]~303_combout\);

-- Location: LCCOMB_X63_Y29_N6
\Mod1|auto_generated|divider|divider|StageOut[136]~305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[136]~305_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & sub_count(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => sub_count(8),
	combout => \Mod1|auto_generated|divider|divider|StageOut[136]~305_combout\);

-- Location: LCCOMB_X63_Y29_N16
\Mod1|auto_generated|divider|divider|StageOut[136]~306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[136]~306_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & sub_count(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => sub_count(8),
	combout => \Mod1|auto_generated|divider|divider|StageOut[136]~306_combout\);

-- Location: LCCOMB_X63_Y29_N30
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[136]~305_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[136]~306_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[136]~305_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[136]~306_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X63_Y28_N16
\Mod1|auto_generated|divider|divider|StageOut[154]~307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~307_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~307_combout\);

-- Location: LCCOMB_X63_Y29_N28
\Mod1|auto_generated|divider|divider|StageOut[154]~304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~304_combout\ = (sub_count(8) & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(8),
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~304_combout\);

-- Location: LCCOMB_X64_Y28_N6
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[154]~307_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[154]~304_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[154]~307_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[154]~304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[154]~307_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[154]~304_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X64_Y28_N8
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[155]~491_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[155]~303_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[155]~491_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[155]~303_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[155]~491_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[155]~303_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[155]~491_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[155]~303_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X64_Y28_N10
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[156]~420_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~302_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[156]~420_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[156]~302_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[156]~420_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[156]~302_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[156]~420_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[156]~302_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X64_Y28_N12
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[157]~419_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[157]~419_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[157]~301_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[157]~301_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[157]~419_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[157]~301_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[157]~419_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[157]~301_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X64_Y28_N14
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[158]~418_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[158]~300_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[158]~418_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[158]~300_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~418_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[158]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[158]~418_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[158]~300_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X64_Y28_N16
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[159]~417_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[159]~299_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~417_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[159]~299_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[159]~417_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~299_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[159]~417_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[159]~299_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X64_Y28_N18
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[160]~416_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[160]~298_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[160]~416_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[160]~298_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[160]~416_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[160]~298_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[160]~416_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[160]~298_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X64_Y28_N20
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[161]~415_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[161]~297_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[161]~415_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[161]~297_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[161]~415_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[161]~297_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[161]~415_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[161]~297_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X64_Y28_N22
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[162]~414_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[162]~296_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[162]~414_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[162]~296_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[162]~414_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[162]~296_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[162]~414_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[162]~296_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X64_Y28_N24
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X65_Y28_N8
\Mod1|auto_generated|divider|divider|StageOut[180]~421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~421_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[162]~414_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[162]~414_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~421_combout\);

-- Location: LCCOMB_X64_Y29_N28
\Mod1|auto_generated|divider|divider|StageOut[180]~308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~308_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~308_combout\);

-- Location: LCCOMB_X64_Y29_N30
\Mod1|auto_generated|divider|divider|StageOut[179]~309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~309_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~309_combout\);

-- Location: LCCOMB_X63_Y28_N18
\Mod1|auto_generated|divider|divider|StageOut[179]~422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~422_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[161]~415_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[161]~415_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~422_combout\);

-- Location: LCCOMB_X63_Y30_N20
\Mod1|auto_generated|divider|divider|StageOut[178]~310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~310_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~310_combout\);

-- Location: LCCOMB_X63_Y28_N4
\Mod1|auto_generated|divider|divider|StageOut[178]~423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~423_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[160]~416_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[160]~416_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~423_combout\);

-- Location: LCCOMB_X64_Y29_N2
\Mod1|auto_generated|divider|divider|StageOut[177]~311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~311_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~311_combout\);

-- Location: LCCOMB_X64_Y28_N0
\Mod1|auto_generated|divider|divider|StageOut[177]~424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~424_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[159]~417_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[159]~417_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~424_combout\);

-- Location: LCCOMB_X65_Y28_N16
\Mod1|auto_generated|divider|divider|StageOut[176]~312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~312_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~312_combout\);

-- Location: LCCOMB_X65_Y28_N22
\Mod1|auto_generated|divider|divider|StageOut[176]~425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~425_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~418_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[158]~418_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~425_combout\);

-- Location: LCCOMB_X65_Y28_N0
\Mod1|auto_generated|divider|divider|StageOut[175]~426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~426_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[157]~419_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[157]~419_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~426_combout\);

-- Location: LCCOMB_X65_Y28_N14
\Mod1|auto_generated|divider|divider|StageOut[175]~313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~313_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~313_combout\);

-- Location: LCCOMB_X63_Y29_N26
\Mod1|auto_generated|divider|divider|StageOut[174]~314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~314_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~314_combout\);

-- Location: LCCOMB_X64_Y28_N26
\Mod1|auto_generated|divider|divider|StageOut[174]~427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~427_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[156]~420_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[156]~420_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~427_combout\);

-- Location: LCCOMB_X63_Y29_N0
\Mod1|auto_generated|divider|divider|StageOut[173]~315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[173]~315_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[173]~315_combout\);

-- Location: LCCOMB_X65_Y28_N2
\Mod1|auto_generated|divider|divider|StageOut[173]~428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[173]~428_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[155]~491_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[155]~491_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[173]~428_combout\);

-- Location: LCCOMB_X63_Y29_N14
\Mod1|auto_generated|divider|divider|StageOut[172]~316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~316_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~316_combout\);

-- Location: LCCOMB_X63_Y29_N18
\Mod1|auto_generated|divider|divider|StageOut[172]~492\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~492_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (sub_count(8))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(8),
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~492_combout\);

-- Location: LCCOMB_X63_Y29_N12
\Mod1|auto_generated|divider|divider|StageOut[171]~317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~317_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & sub_count(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => sub_count(7),
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~317_combout\);

-- Location: LCCOMB_X63_Y28_N22
\Mod1|auto_generated|divider|divider|StageOut[153]~318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[153]~318_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & sub_count(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => sub_count(7),
	combout => \Mod1|auto_generated|divider|divider|StageOut[153]~318_combout\);

-- Location: LCCOMB_X63_Y28_N12
\Mod1|auto_generated|divider|divider|StageOut[153]~319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[153]~319_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & sub_count(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => sub_count(7),
	combout => \Mod1|auto_generated|divider|divider|StageOut[153]~319_combout\);

-- Location: LCCOMB_X63_Y28_N0
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[153]~318_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[153]~319_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[153]~318_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[153]~319_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X63_Y29_N22
\Mod1|auto_generated|divider|divider|StageOut[171]~320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~320_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~320_combout\);

-- Location: LCCOMB_X64_Y29_N4
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[171]~317_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[171]~320_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[171]~317_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[171]~320_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[171]~317_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[171]~320_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X64_Y29_N6
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[172]~316_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[172]~492_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[172]~316_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[172]~492_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[172]~316_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[172]~492_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[172]~316_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[172]~492_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X64_Y29_N8
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[173]~315_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[173]~428_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[173]~315_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[173]~428_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[173]~315_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[173]~428_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[173]~315_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[173]~428_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X64_Y29_N10
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[174]~314_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[174]~314_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[174]~427_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[174]~427_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[174]~314_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[174]~427_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[174]~314_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[174]~427_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X64_Y29_N12
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[175]~426_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[175]~313_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[175]~426_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[175]~313_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[175]~426_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[175]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[175]~426_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[175]~313_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X64_Y29_N14
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[176]~312_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[176]~425_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[176]~312_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[176]~425_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[176]~312_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[176]~425_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[176]~312_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[176]~425_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X64_Y29_N16
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[177]~311_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[177]~424_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[177]~311_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[177]~424_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[177]~311_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[177]~424_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[177]~311_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[177]~424_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X64_Y29_N18
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[178]~310_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[178]~423_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[178]~310_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[178]~423_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[178]~310_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[178]~423_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[178]~310_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[178]~423_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X64_Y29_N20
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[179]~309_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[179]~422_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[179]~309_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[179]~422_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[179]~309_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[179]~422_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[179]~309_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[179]~422_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X64_Y29_N22
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[180]~421_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[180]~308_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[180]~421_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[180]~308_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[180]~421_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[180]~308_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[180]~421_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[180]~308_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X64_Y29_N24
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X65_Y30_N4
\Mod1|auto_generated|divider|divider|StageOut[198]~321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[198]~321_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[198]~321_combout\);

-- Location: LCCOMB_X64_Y29_N0
\Mod1|auto_generated|divider|divider|StageOut[198]~429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[198]~429_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[180]~421_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[180]~421_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[198]~429_combout\);

-- Location: LCCOMB_X63_Y30_N24
\Mod1|auto_generated|divider|divider|StageOut[197]~430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[197]~430_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[179]~422_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[179]~422_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[197]~430_combout\);

-- Location: LCCOMB_X65_Y30_N26
\Mod1|auto_generated|divider|divider|StageOut[197]~322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[197]~322_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[197]~322_combout\);

-- Location: LCCOMB_X63_Y30_N26
\Mod1|auto_generated|divider|divider|StageOut[196]~323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[196]~323_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[196]~323_combout\);

-- Location: LCCOMB_X63_Y30_N6
\Mod1|auto_generated|divider|divider|StageOut[196]~431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[196]~431_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[178]~423_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[178]~423_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[196]~431_combout\);

-- Location: LCCOMB_X64_Y29_N26
\Mod1|auto_generated|divider|divider|StageOut[195]~432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[195]~432_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[177]~424_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[177]~424_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[195]~432_combout\);

-- Location: LCCOMB_X64_Y30_N4
\Mod1|auto_generated|divider|divider|StageOut[195]~324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[195]~324_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[195]~324_combout\);

-- Location: LCCOMB_X65_Y30_N20
\Mod1|auto_generated|divider|divider|StageOut[194]~325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[194]~325_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[194]~325_combout\);

-- Location: LCCOMB_X65_Y28_N28
\Mod1|auto_generated|divider|divider|StageOut[194]~433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[194]~433_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[176]~425_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[176]~425_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[194]~433_combout\);

-- Location: LCCOMB_X65_Y30_N6
\Mod1|auto_generated|divider|divider|StageOut[193]~326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[193]~326_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[193]~326_combout\);

-- Location: LCCOMB_X65_Y28_N18
\Mod1|auto_generated|divider|divider|StageOut[193]~434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[193]~434_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[175]~426_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[175]~426_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[193]~434_combout\);

-- Location: LCCOMB_X63_Y30_N8
\Mod1|auto_generated|divider|divider|StageOut[192]~327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[192]~327_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[192]~327_combout\);

-- Location: LCCOMB_X63_Y30_N28
\Mod1|auto_generated|divider|divider|StageOut[192]~435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[192]~435_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[174]~427_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[174]~427_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[192]~435_combout\);

-- Location: LCCOMB_X63_Y30_N14
\Mod1|auto_generated|divider|divider|StageOut[191]~328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[191]~328_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[191]~328_combout\);

-- Location: LCCOMB_X63_Y31_N30
\Mod1|auto_generated|divider|divider|StageOut[191]~436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[191]~436_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[173]~428_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[173]~428_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[191]~436_combout\);

-- Location: LCCOMB_X63_Y30_N16
\Mod1|auto_generated|divider|divider|StageOut[190]~329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[190]~329_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[190]~329_combout\);

-- Location: LCCOMB_X63_Y29_N20
\Mod1|auto_generated|divider|divider|StageOut[190]~437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[190]~437_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[172]~492_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[172]~492_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[190]~437_combout\);

-- Location: LCCOMB_X63_Y29_N4
\Mod1|auto_generated|divider|divider|StageOut[189]~493\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[189]~493_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (sub_count(7))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => sub_count(7),
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[189]~493_combout\);

-- Location: LCCOMB_X65_Y30_N28
\Mod1|auto_generated|divider|divider|StageOut[189]~330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[189]~330_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[189]~330_combout\);

-- Location: LCCOMB_X63_Y31_N10
\Mod1|auto_generated|divider|divider|StageOut[170]~332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~332_combout\ = (sub_count(6) & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(6),
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~332_combout\);

-- Location: LCCOMB_X63_Y31_N12
\Mod1|auto_generated|divider|divider|StageOut[170]~333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\ = (sub_count(6) & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(6),
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\);

-- Location: LCCOMB_X63_Y31_N24
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[170]~332_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[170]~332_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X63_Y30_N12
\Mod1|auto_generated|divider|divider|StageOut[188]~334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[188]~334_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[188]~334_combout\);

-- Location: LCCOMB_X63_Y30_N30
\Mod1|auto_generated|divider|divider|StageOut[188]~331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[188]~331_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & sub_count(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => sub_count(6),
	combout => \Mod1|auto_generated|divider|divider|StageOut[188]~331_combout\);

-- Location: LCCOMB_X64_Y30_N6
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[188]~334_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[188]~331_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[188]~334_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[188]~331_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[188]~334_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[188]~331_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X64_Y30_N8
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[189]~493_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[189]~330_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[189]~493_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[189]~330_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[189]~493_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[189]~330_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[189]~493_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[189]~330_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X64_Y30_N10
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[190]~329_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[190]~437_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[190]~329_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[190]~437_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[190]~329_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[190]~437_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[190]~329_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[190]~437_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X64_Y30_N12
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[191]~328_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[191]~328_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[191]~436_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[191]~436_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[191]~328_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[191]~436_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[191]~328_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[191]~436_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X64_Y30_N14
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[192]~327_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[192]~435_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[192]~327_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[192]~435_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[192]~327_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[192]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[192]~327_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[192]~435_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X64_Y30_N16
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[193]~326_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[193]~434_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[193]~326_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[193]~434_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[193]~326_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[193]~434_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[193]~326_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[193]~434_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X64_Y30_N18
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[194]~325_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[194]~433_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[194]~325_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[194]~433_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[194]~325_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[194]~433_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[194]~325_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[194]~433_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X64_Y30_N20
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[195]~432_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[195]~324_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[195]~432_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[195]~324_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[195]~432_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[195]~324_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[195]~432_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[195]~324_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X64_Y30_N22
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[196]~323_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[196]~431_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[196]~323_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[196]~431_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[196]~323_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[196]~431_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[196]~323_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[196]~431_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X64_Y30_N24
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[197]~430_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[197]~322_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[197]~430_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[197]~322_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[197]~430_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[197]~322_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[197]~430_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[197]~322_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X64_Y30_N26
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[198]~321_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[198]~429_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[198]~321_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[198]~429_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[198]~321_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[198]~429_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[198]~321_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[198]~429_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X64_Y30_N28
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X65_Y31_N4
\Mod1|auto_generated|divider|divider|StageOut[216]~335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[216]~335_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[216]~335_combout\);

-- Location: LCCOMB_X65_Y31_N26
\Mod1|auto_generated|divider|divider|StageOut[216]~438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[216]~438_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[198]~429_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[198]~429_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[216]~438_combout\);

-- Location: LCCOMB_X65_Y30_N0
\Mod1|auto_generated|divider|divider|StageOut[215]~439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[215]~439_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[197]~430_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[197]~430_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[215]~439_combout\);

-- Location: LCCOMB_X65_Y30_N30
\Mod1|auto_generated|divider|divider|StageOut[215]~336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[215]~336_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[215]~336_combout\);

-- Location: LCCOMB_X63_Y30_N2
\Mod1|auto_generated|divider|divider|StageOut[214]~440\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[214]~440_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[196]~431_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[196]~431_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[214]~440_combout\);

-- Location: LCCOMB_X64_Y30_N2
\Mod1|auto_generated|divider|divider|StageOut[214]~337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[214]~337_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[214]~337_combout\);

-- Location: LCCOMB_X64_Y31_N0
\Mod1|auto_generated|divider|divider|StageOut[213]~338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[213]~338_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[213]~338_combout\);

-- Location: LCCOMB_X64_Y30_N0
\Mod1|auto_generated|divider|divider|StageOut[213]~441\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[213]~441_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[195]~432_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[195]~432_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[213]~441_combout\);

-- Location: LCCOMB_X65_Y30_N10
\Mod1|auto_generated|divider|divider|StageOut[212]~442\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[212]~442_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[194]~433_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[194]~433_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[212]~442_combout\);

-- Location: LCCOMB_X65_Y30_N24
\Mod1|auto_generated|divider|divider|StageOut[212]~339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[212]~339_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[212]~339_combout\);

-- Location: LCCOMB_X65_Y31_N20
\Mod1|auto_generated|divider|divider|StageOut[211]~443\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[211]~443_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[193]~434_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[193]~434_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[211]~443_combout\);

-- Location: LCCOMB_X65_Y30_N22
\Mod1|auto_generated|divider|divider|StageOut[211]~340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[211]~340_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[211]~340_combout\);

-- Location: LCCOMB_X63_Y30_N0
\Mod1|auto_generated|divider|divider|StageOut[210]~444\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[210]~444_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[192]~435_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[192]~435_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[210]~444_combout\);

-- Location: LCCOMB_X63_Y30_N18
\Mod1|auto_generated|divider|divider|StageOut[210]~341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[210]~341_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[210]~341_combout\);

-- Location: LCCOMB_X63_Y31_N16
\Mod1|auto_generated|divider|divider|StageOut[209]~445\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[209]~445_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[191]~436_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[191]~436_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[209]~445_combout\);

-- Location: LCCOMB_X63_Y31_N22
\Mod1|auto_generated|divider|divider|StageOut[209]~342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[209]~342_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[209]~342_combout\);

-- Location: LCCOMB_X63_Y30_N10
\Mod1|auto_generated|divider|divider|StageOut[208]~446\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[208]~446_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[190]~437_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[190]~437_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[208]~446_combout\);

-- Location: LCCOMB_X64_Y31_N28
\Mod1|auto_generated|divider|divider|StageOut[208]~343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[208]~343_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[208]~343_combout\);

-- Location: LCCOMB_X65_Y31_N2
\Mod1|auto_generated|divider|divider|StageOut[207]~447\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[207]~447_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[189]~493_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[189]~493_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[207]~447_combout\);

-- Location: LCCOMB_X65_Y31_N22
\Mod1|auto_generated|divider|divider|StageOut[207]~344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[207]~344_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[207]~344_combout\);

-- Location: LCCOMB_X63_Y31_N18
\Mod1|auto_generated|divider|divider|StageOut[206]~494\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[206]~494_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & (sub_count(6))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => sub_count(6),
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[206]~494_combout\);

-- Location: LCCOMB_X63_Y31_N28
\Mod1|auto_generated|divider|divider|StageOut[206]~345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[206]~345_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[206]~345_combout\);

-- Location: LCCOMB_X66_Y31_N18
\Mod1|auto_generated|divider|divider|StageOut[187]~348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[187]~348_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & sub_count(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => sub_count(5),
	combout => \Mod1|auto_generated|divider|divider|StageOut[187]~348_combout\);

-- Location: LCCOMB_X66_Y31_N28
\Mod1|auto_generated|divider|divider|StageOut[187]~347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[187]~347_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & sub_count(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => sub_count(5),
	combout => \Mod1|auto_generated|divider|divider|StageOut[187]~347_combout\);

-- Location: LCCOMB_X66_Y31_N12
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[187]~348_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[187]~347_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[187]~348_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[187]~347_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X66_Y31_N4
\Mod1|auto_generated|divider|divider|StageOut[205]~349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[205]~349_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[205]~349_combout\);

-- Location: LCCOMB_X66_Y31_N6
\Mod1|auto_generated|divider|divider|StageOut[205]~346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[205]~346_combout\ = (sub_count(5) & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(5),
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[205]~346_combout\);

-- Location: LCCOMB_X64_Y31_N2
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[205]~349_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[205]~346_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[205]~349_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[205]~346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[205]~349_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[205]~346_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X64_Y31_N4
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[206]~494_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[206]~345_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[206]~494_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[206]~345_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[206]~494_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[206]~345_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[206]~494_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[206]~345_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X64_Y31_N6
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[207]~447_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[207]~344_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[207]~447_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[207]~344_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[207]~447_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[207]~344_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[207]~447_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[207]~344_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X64_Y31_N8
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[208]~446_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[208]~446_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[208]~343_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[208]~343_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[208]~446_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[208]~343_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[208]~446_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[208]~343_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X64_Y31_N10
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[209]~445_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[209]~342_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[209]~445_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[209]~342_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[209]~445_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[209]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[209]~445_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[209]~342_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X64_Y31_N12
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[210]~444_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[210]~341_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[210]~444_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[210]~341_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[210]~444_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[210]~341_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[210]~444_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[210]~341_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\);

-- Location: LCCOMB_X64_Y31_N14
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[211]~443_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[211]~340_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[211]~443_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[211]~340_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[211]~443_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[211]~340_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[211]~443_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[211]~340_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\);

-- Location: LCCOMB_X64_Y31_N16
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[212]~442_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[212]~339_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[212]~442_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[212]~339_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[212]~442_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[212]~339_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[212]~442_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[212]~339_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\);

-- Location: LCCOMB_X64_Y31_N18
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[213]~338_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[213]~441_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[213]~338_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[213]~441_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[213]~338_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[213]~441_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[213]~338_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[213]~441_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\);

-- Location: LCCOMB_X64_Y31_N20
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[214]~440_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[214]~337_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[214]~440_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[214]~337_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[214]~440_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[214]~337_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[214]~440_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[214]~337_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\);

-- Location: LCCOMB_X64_Y31_N22
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[215]~439_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[215]~336_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[215]~439_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[215]~336_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[215]~439_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[215]~336_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[215]~439_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[215]~336_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\);

-- Location: LCCOMB_X64_Y31_N24
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (((\Mod1|auto_generated|divider|divider|StageOut[216]~335_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[216]~438_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (!\Mod1|auto_generated|divider|divider|StageOut[216]~335_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[216]~438_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[216]~335_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[216]~438_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[216]~335_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[216]~438_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\);

-- Location: LCCOMB_X64_Y31_N26
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ = \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\);

-- Location: LCCOMB_X65_Y31_N28
\Mod1|auto_generated|divider|divider|StageOut[234]~448\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[234]~448_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[216]~438_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[216]~438_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[234]~448_combout\);

-- Location: LCCOMB_X65_Y31_N0
\Mod1|auto_generated|divider|divider|StageOut[234]~350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[234]~350_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[234]~350_combout\);

-- Location: LCCOMB_X64_Y32_N16
\Mod1|auto_generated|divider|divider|StageOut[233]~351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[233]~351_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[233]~351_combout\);

-- Location: LCCOMB_X65_Y30_N16
\Mod1|auto_generated|divider|divider|StageOut[233]~449\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[233]~449_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[215]~439_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[215]~439_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[233]~449_combout\);

-- Location: LCCOMB_X64_Y32_N14
\Mod1|auto_generated|divider|divider|StageOut[232]~352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[232]~352_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[232]~352_combout\);

-- Location: LCCOMB_X63_Y30_N4
\Mod1|auto_generated|divider|divider|StageOut[232]~450\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[232]~450_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[214]~440_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[214]~440_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[232]~450_combout\);

-- Location: LCCOMB_X64_Y30_N30
\Mod1|auto_generated|divider|divider|StageOut[231]~451\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[231]~451_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[213]~441_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[213]~441_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[231]~451_combout\);

-- Location: LCCOMB_X64_Y32_N4
\Mod1|auto_generated|divider|divider|StageOut[231]~353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[231]~353_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[231]~353_combout\);

-- Location: LCCOMB_X66_Y32_N30
\Mod1|auto_generated|divider|divider|StageOut[230]~354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[230]~354_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[230]~354_combout\);

-- Location: LCCOMB_X65_Y30_N14
\Mod1|auto_generated|divider|divider|StageOut[230]~452\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[230]~452_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[212]~442_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[212]~442_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[230]~452_combout\);

-- Location: LCCOMB_X65_Y31_N6
\Mod1|auto_generated|divider|divider|StageOut[229]~453\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[229]~453_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[211]~443_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[211]~443_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[229]~453_combout\);

-- Location: LCCOMB_X64_Y32_N6
\Mod1|auto_generated|divider|divider|StageOut[229]~355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[229]~355_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[229]~355_combout\);

-- Location: LCCOMB_X63_Y30_N22
\Mod1|auto_generated|divider|divider|StageOut[228]~454\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[228]~454_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[210]~444_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[210]~444_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[228]~454_combout\);

-- Location: LCCOMB_X64_Y32_N20
\Mod1|auto_generated|divider|divider|StageOut[228]~356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[228]~356_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[228]~356_combout\);

-- Location: LCCOMB_X66_Y32_N20
\Mod1|auto_generated|divider|divider|StageOut[227]~357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[227]~357_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[227]~357_combout\);

-- Location: LCCOMB_X63_Y31_N6
\Mod1|auto_generated|divider|divider|StageOut[227]~455\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[227]~455_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[209]~445_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[209]~445_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[227]~455_combout\);

-- Location: LCCOMB_X64_Y32_N26
\Mod1|auto_generated|divider|divider|StageOut[226]~358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[226]~358_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[226]~358_combout\);

-- Location: LCCOMB_X64_Y31_N30
\Mod1|auto_generated|divider|divider|StageOut[226]~456\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[226]~456_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[208]~446_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[208]~446_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[226]~456_combout\);

-- Location: LCCOMB_X65_Y31_N8
\Mod1|auto_generated|divider|divider|StageOut[225]~457\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[225]~457_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[207]~447_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[207]~447_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[225]~457_combout\);

-- Location: LCCOMB_X65_Y31_N30
\Mod1|auto_generated|divider|divider|StageOut[225]~359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[225]~359_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[225]~359_combout\);

-- Location: LCCOMB_X64_Y32_N28
\Mod1|auto_generated|divider|divider|StageOut[224]~360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[224]~360_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[224]~360_combout\);

-- Location: LCCOMB_X63_Y31_N0
\Mod1|auto_generated|divider|divider|StageOut[224]~458\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[224]~458_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[206]~494_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[206]~494_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[224]~458_combout\);

-- Location: LCCOMB_X66_Y31_N22
\Mod1|auto_generated|divider|divider|StageOut[223]~495\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[223]~495_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (sub_count(5))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => sub_count(5),
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[223]~495_combout\);

-- Location: LCCOMB_X65_Y35_N10
\Mod1|auto_generated|divider|divider|StageOut[223]~361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[223]~361_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[223]~361_combout\);

-- Location: LCCOMB_X66_Y32_N2
\Mod1|auto_generated|divider|divider|StageOut[222]~362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[222]~362_combout\ = (sub_count(4) & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(4),
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[222]~362_combout\);

-- Location: LCCOMB_X66_Y32_N4
\Mod1|auto_generated|divider|divider|StageOut[204]~363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[204]~363_combout\ = (sub_count(4) & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(4),
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[204]~363_combout\);

-- Location: LCCOMB_X66_Y32_N14
\Mod1|auto_generated|divider|divider|StageOut[204]~364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[204]~364_combout\ = (sub_count(4) & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(4),
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[204]~364_combout\);

-- Location: LCCOMB_X66_Y32_N12
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[204]~363_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[204]~364_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[204]~363_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[204]~364_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\);

-- Location: LCCOMB_X66_Y32_N24
\Mod1|auto_generated|divider|divider|StageOut[222]~365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[222]~365_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[222]~365_combout\);

-- Location: LCCOMB_X65_Y32_N0
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[222]~362_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[222]~365_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[222]~362_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[222]~365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[222]~362_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[222]~365_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\);

-- Location: LCCOMB_X65_Y32_N2
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[223]~495_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[223]~361_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[223]~495_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[223]~361_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[223]~495_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[223]~361_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[223]~495_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[223]~361_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\);

-- Location: LCCOMB_X65_Y32_N4
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[224]~360_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[224]~458_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[224]~360_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[224]~458_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[224]~360_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[224]~458_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[224]~360_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[224]~458_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\);

-- Location: LCCOMB_X65_Y32_N6
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[225]~457_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[225]~457_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[225]~359_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[225]~359_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[225]~457_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[225]~359_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[225]~457_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[225]~359_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\);

-- Location: LCCOMB_X65_Y32_N8
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[226]~358_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[226]~456_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[226]~358_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[226]~456_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[226]~358_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[226]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[226]~358_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[226]~456_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\);

-- Location: LCCOMB_X65_Y32_N10
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[227]~357_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[227]~455_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[227]~357_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[227]~455_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[227]~357_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[227]~455_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[227]~357_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[227]~455_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\);

-- Location: LCCOMB_X65_Y32_N12
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[228]~454_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[228]~356_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[228]~454_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[228]~356_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[228]~454_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[228]~356_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[228]~454_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[228]~356_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\);

-- Location: LCCOMB_X65_Y32_N14
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[229]~453_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[229]~355_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[229]~453_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[229]~355_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[229]~453_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[229]~355_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[229]~453_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[229]~355_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\);

-- Location: LCCOMB_X65_Y32_N16
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[230]~354_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[230]~452_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[230]~354_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[230]~452_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[230]~354_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[230]~452_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[230]~354_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[230]~452_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\);

-- Location: LCCOMB_X65_Y32_N18
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[231]~451_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[231]~353_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[231]~451_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[231]~353_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[231]~451_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[231]~353_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[231]~451_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[231]~353_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\);

-- Location: LCCOMB_X65_Y32_N20
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[232]~352_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[232]~450_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[232]~352_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[232]~450_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[232]~352_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[232]~450_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[232]~352_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[232]~450_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\);

-- Location: LCCOMB_X65_Y32_N22
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (((\Mod1|auto_generated|divider|divider|StageOut[233]~351_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[233]~449_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (!\Mod1|auto_generated|divider|divider|StageOut[233]~351_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[233]~449_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[233]~351_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[233]~449_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[233]~351_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[233]~449_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\);

-- Location: LCCOMB_X65_Y32_N24
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ & ((((\Mod1|auto_generated|divider|divider|StageOut[234]~448_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[234]~350_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ & ((\Mod1|auto_generated|divider|divider|StageOut[234]~448_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[234]~350_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[234]~448_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[234]~350_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[234]~448_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[234]~350_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\);

-- Location: LCCOMB_X65_Y32_N26
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\);

-- Location: LCCOMB_X65_Y31_N14
\Mod1|auto_generated|divider|divider|StageOut[252]~459\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[252]~459_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[234]~448_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[234]~448_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[252]~459_combout\);

-- Location: LCCOMB_X65_Y31_N12
\Mod1|auto_generated|divider|divider|StageOut[252]~366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[252]~366_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[252]~366_combout\);

-- Location: LCCOMB_X64_Y32_N10
\Mod1|auto_generated|divider|divider|StageOut[251]~460\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[251]~460_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[233]~449_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[233]~449_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[251]~460_combout\);

-- Location: LCCOMB_X64_Y32_N22
\Mod1|auto_generated|divider|divider|StageOut[251]~367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[251]~367_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[251]~367_combout\);

-- Location: LCCOMB_X64_Y32_N0
\Mod1|auto_generated|divider|divider|StageOut[250]~461\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[250]~461_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[232]~450_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[232]~450_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[250]~461_combout\);

-- Location: LCCOMB_X65_Y32_N28
\Mod1|auto_generated|divider|divider|StageOut[250]~368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[250]~368_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[250]~368_combout\);

-- Location: LCCOMB_X64_Y33_N16
\Mod1|auto_generated|divider|divider|StageOut[249]~462\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[249]~462_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[231]~451_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[231]~451_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[249]~462_combout\);

-- Location: LCCOMB_X64_Y33_N24
\Mod1|auto_generated|divider|divider|StageOut[249]~369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[249]~369_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[249]~369_combout\);

-- Location: LCCOMB_X66_Y32_N6
\Mod1|auto_generated|divider|divider|StageOut[248]~370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[248]~370_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[248]~370_combout\);

-- Location: LCCOMB_X66_Y32_N16
\Mod1|auto_generated|divider|divider|StageOut[248]~463\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[248]~463_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[230]~452_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[230]~452_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[248]~463_combout\);

-- Location: LCCOMB_X64_Y33_N14
\Mod1|auto_generated|divider|divider|StageOut[247]~464\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[247]~464_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[229]~453_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[229]~453_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[247]~464_combout\);

-- Location: LCCOMB_X64_Y33_N6
\Mod1|auto_generated|divider|divider|StageOut[247]~371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[247]~371_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[247]~371_combout\);

-- Location: LCCOMB_X64_Y33_N20
\Mod1|auto_generated|divider|divider|StageOut[246]~465\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[246]~465_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[228]~454_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[228]~454_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[246]~465_combout\);

-- Location: LCCOMB_X64_Y33_N4
\Mod1|auto_generated|divider|divider|StageOut[246]~372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[246]~372_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[246]~372_combout\);

-- Location: LCCOMB_X66_Y32_N10
\Mod1|auto_generated|divider|divider|StageOut[245]~466\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[245]~466_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[227]~455_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[227]~455_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[245]~466_combout\);

-- Location: LCCOMB_X66_Y32_N0
\Mod1|auto_generated|divider|divider|StageOut[245]~373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[245]~373_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[245]~373_combout\);

-- Location: LCCOMB_X64_Y32_N24
\Mod1|auto_generated|divider|divider|StageOut[244]~374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[244]~374_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[244]~374_combout\);

-- Location: LCCOMB_X64_Y32_N30
\Mod1|auto_generated|divider|divider|StageOut[244]~467\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[244]~467_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[226]~456_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[226]~456_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[244]~467_combout\);

-- Location: LCCOMB_X65_Y31_N24
\Mod1|auto_generated|divider|divider|StageOut[243]~468\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[243]~468_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[225]~457_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[225]~457_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[243]~468_combout\);

-- Location: LCCOMB_X65_Y32_N30
\Mod1|auto_generated|divider|divider|StageOut[243]~375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[243]~375_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[243]~375_combout\);

-- Location: LCCOMB_X64_Y32_N8
\Mod1|auto_generated|divider|divider|StageOut[242]~469\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[242]~469_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[224]~458_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[224]~458_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[242]~469_combout\);

-- Location: LCCOMB_X63_Y35_N4
\Mod1|auto_generated|divider|divider|StageOut[242]~376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[242]~376_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[242]~376_combout\);

-- Location: LCCOMB_X64_Y33_N2
\Mod1|auto_generated|divider|divider|StageOut[241]~377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[241]~377_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[241]~377_combout\);

-- Location: LCCOMB_X65_Y35_N18
\Mod1|auto_generated|divider|divider|StageOut[241]~470\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[241]~470_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[223]~495_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[223]~495_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[241]~470_combout\);

-- Location: LCCOMB_X66_Y32_N26
\Mod1|auto_generated|divider|divider|StageOut[240]~378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[240]~378_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[240]~378_combout\);

-- Location: LCCOMB_X66_Y32_N22
\Mod1|auto_generated|divider|divider|StageOut[240]~496\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[240]~496_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & (sub_count(4))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => sub_count(4),
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[240]~496_combout\);

-- Location: LCCOMB_X65_Y33_N30
\Mod1|auto_generated|divider|divider|StageOut[239]~379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[239]~379_combout\ = (sub_count(3) & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(3),
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[239]~379_combout\);

-- Location: LCCOMB_X65_Y35_N14
\Mod1|auto_generated|divider|divider|StageOut[221]~381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[221]~381_combout\ = (sub_count(3) & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(3),
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[221]~381_combout\);

-- Location: LCCOMB_X65_Y35_N8
\Mod1|auto_generated|divider|divider|StageOut[221]~380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[221]~380_combout\ = (sub_count(3) & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(3),
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[221]~380_combout\);

-- Location: LCCOMB_X65_Y35_N20
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[221]~381_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[221]~380_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[221]~381_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[221]~380_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\);

-- Location: LCCOMB_X65_Y35_N16
\Mod1|auto_generated|divider|divider|StageOut[239]~382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[239]~382_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[239]~382_combout\);

-- Location: LCCOMB_X65_Y33_N0
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[239]~379_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[239]~382_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[239]~379_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[239]~382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[239]~379_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[239]~382_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\);

-- Location: LCCOMB_X65_Y33_N2
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[240]~378_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[240]~496_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[240]~378_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[240]~496_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[240]~378_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[240]~496_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[240]~378_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[240]~496_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\);

-- Location: LCCOMB_X65_Y33_N4
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[241]~377_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[241]~470_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[241]~377_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[241]~470_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[241]~377_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[241]~470_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[241]~377_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[241]~470_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\);

-- Location: LCCOMB_X65_Y33_N6
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[242]~469_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[242]~469_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[242]~376_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[242]~376_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[242]~469_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[242]~376_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[242]~469_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[242]~376_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\);

-- Location: LCCOMB_X65_Y33_N8
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[243]~468_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[243]~375_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[243]~468_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[243]~375_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[243]~468_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[243]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[243]~468_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[243]~375_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\);

-- Location: LCCOMB_X65_Y33_N10
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[244]~374_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[244]~467_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[244]~374_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[244]~467_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[244]~374_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[244]~467_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[244]~374_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[244]~467_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~11\);

-- Location: LCCOMB_X65_Y33_N12
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[245]~466_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[245]~373_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[245]~466_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[245]~373_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[245]~466_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[245]~373_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[245]~466_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[245]~373_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~13\);

-- Location: LCCOMB_X65_Y33_N14
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[246]~465_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[246]~372_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[246]~465_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[246]~372_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[246]~465_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[246]~372_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[246]~465_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[246]~372_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~15\);

-- Location: LCCOMB_X65_Y33_N16
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[247]~464_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[247]~371_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[247]~464_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[247]~371_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[247]~464_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[247]~371_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[247]~464_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[247]~371_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~17\);

-- Location: LCCOMB_X65_Y33_N18
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[248]~370_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[248]~463_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[248]~370_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[248]~463_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[248]~370_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[248]~463_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[248]~370_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[248]~463_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~19\);

-- Location: LCCOMB_X65_Y33_N20
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[249]~462_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[249]~369_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[249]~462_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[249]~369_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[249]~462_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[249]~369_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[249]~462_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[249]~369_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~21\);

-- Location: LCCOMB_X65_Y33_N22
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~22_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~21\ & (((\Mod1|auto_generated|divider|divider|StageOut[250]~461_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[250]~368_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~21\ & (!\Mod1|auto_generated|divider|divider|StageOut[250]~461_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[250]~368_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~23\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[250]~461_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[250]~368_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[250]~461_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[250]~368_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~23\);

-- Location: LCCOMB_X65_Y33_N24
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~24_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~23\ & ((((\Mod1|auto_generated|divider|divider|StageOut[251]~460_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[251]~367_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~23\ & ((\Mod1|auto_generated|divider|divider|StageOut[251]~460_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[251]~367_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~25\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[251]~460_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[251]~367_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[251]~460_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[251]~367_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~24_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~25\);

-- Location: LCCOMB_X65_Y33_N26
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~26_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~25\ & (((\Mod1|auto_generated|divider|divider|StageOut[252]~459_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[252]~366_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~25\ & (!\Mod1|auto_generated|divider|divider|StageOut[252]~459_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[252]~366_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~27\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[252]~459_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[252]~366_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[252]~459_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[252]~366_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~25\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~26_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~27\);

-- Location: LCCOMB_X65_Y33_N28
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ = \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~27\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\);

-- Location: LCCOMB_X65_Y35_N30
\Mod1|auto_generated|divider|divider|StageOut[270]~391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[270]~391_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[270]~391_combout\);

-- Location: LCCOMB_X65_Y31_N18
\Mod1|auto_generated|divider|divider|StageOut[270]~474\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[270]~474_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[252]~459_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[252]~459_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[270]~474_combout\);

-- Location: LCCOMB_X65_Y35_N4
\Mod1|auto_generated|divider|divider|StageOut[269]~392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[269]~392_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[269]~392_combout\);

-- Location: LCCOMB_X64_Y32_N18
\Mod1|auto_generated|divider|divider|StageOut[269]~475\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[269]~475_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[251]~460_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[251]~460_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[269]~475_combout\);

-- Location: LCCOMB_X64_Y32_N12
\Mod1|auto_generated|divider|divider|StageOut[268]~476\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[268]~476_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[250]~461_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[250]~461_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[268]~476_combout\);

-- Location: LCCOMB_X64_Y33_N10
\Mod1|auto_generated|divider|divider|StageOut[268]~393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[268]~393_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[268]~393_combout\);

-- Location: LCCOMB_X64_Y33_N22
\Mod1|auto_generated|divider|divider|StageOut[267]~477\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[267]~477_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[249]~462_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[249]~462_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[267]~477_combout\);

-- Location: LCCOMB_X64_Y33_N12
\Mod1|auto_generated|divider|divider|StageOut[267]~394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[267]~394_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[267]~394_combout\);

-- Location: LCCOMB_X66_Y32_N18
\Mod1|auto_generated|divider|divider|StageOut[266]~478\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[266]~478_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[248]~463_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[248]~463_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[266]~478_combout\);

-- Location: LCCOMB_X65_Y35_N22
\Mod1|auto_generated|divider|divider|StageOut[266]~395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[266]~395_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[266]~395_combout\);

-- Location: LCCOMB_X64_Y33_N0
\Mod1|auto_generated|divider|divider|StageOut[265]~479\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[265]~479_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[247]~464_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[247]~464_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[265]~479_combout\);

-- Location: LCCOMB_X65_Y35_N28
\Mod1|auto_generated|divider|divider|StageOut[265]~396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[265]~396_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[265]~396_combout\);

-- Location: LCCOMB_X64_Y33_N30
\Mod1|auto_generated|divider|divider|StageOut[264]~480\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[264]~480_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[246]~465_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[246]~465_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[264]~480_combout\);

-- Location: LCCOMB_X64_Y33_N18
\Mod1|auto_generated|divider|divider|StageOut[264]~397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[264]~397_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[264]~397_combout\);

-- Location: LCCOMB_X66_Y32_N8
\Mod1|auto_generated|divider|divider|StageOut[263]~481\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[263]~481_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[245]~466_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[245]~466_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[263]~481_combout\);

-- Location: LCCOMB_X63_Y33_N16
\Mod1|auto_generated|divider|divider|StageOut[263]~398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[263]~398_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[263]~398_combout\);

-- Location: LCCOMB_X64_Y32_N2
\Mod1|auto_generated|divider|divider|StageOut[262]~482\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[262]~482_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[244]~467_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[244]~467_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[262]~482_combout\);

-- Location: LCCOMB_X64_Y33_N28
\Mod1|auto_generated|divider|divider|StageOut[262]~399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[262]~399_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[262]~399_combout\);

-- Location: LCCOMB_X64_Y33_N26
\Mod1|auto_generated|divider|divider|StageOut[261]~400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[261]~400_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[261]~400_combout\);

-- Location: LCCOMB_X65_Y31_N16
\Mod1|auto_generated|divider|divider|StageOut[261]~483\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[261]~483_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[243]~468_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[243]~468_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[261]~483_combout\);

-- Location: LCCOMB_X64_Y33_N8
\Mod1|auto_generated|divider|divider|StageOut[260]~383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[260]~383_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[260]~383_combout\);

-- Location: LCCOMB_X63_Y35_N20
\Mod1|auto_generated|divider|divider|StageOut[260]~471\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[260]~471_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[242]~469_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[242]~469_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[260]~471_combout\);

-- Location: LCCOMB_X65_Y35_N26
\Mod1|auto_generated|divider|divider|StageOut[259]~384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[259]~384_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[259]~384_combout\);

-- Location: LCCOMB_X65_Y35_N12
\Mod1|auto_generated|divider|divider|StageOut[259]~472\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[259]~472_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[241]~470_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[241]~470_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[259]~472_combout\);

-- Location: LCCOMB_X66_Y32_N28
\Mod1|auto_generated|divider|divider|StageOut[258]~473\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[258]~473_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[240]~496_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[240]~496_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[258]~473_combout\);

-- Location: LCCOMB_X63_Y35_N22
\Mod1|auto_generated|divider|divider|StageOut[258]~385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[258]~385_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[258]~385_combout\);

-- Location: LCCOMB_X65_Y35_N2
\Mod1|auto_generated|divider|divider|StageOut[257]~497\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[257]~497_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (sub_count(3))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => sub_count(3),
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[257]~497_combout\);

-- Location: LCCOMB_X65_Y35_N24
\Mod1|auto_generated|divider|divider|StageOut[257]~386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[257]~386_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[257]~386_combout\);

-- Location: LCCOMB_X63_Y35_N16
\Mod1|auto_generated|divider|divider|StageOut[256]~387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[256]~387_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & sub_count(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datac => sub_count(2),
	combout => \Mod1|auto_generated|divider|divider|StageOut[256]~387_combout\);

-- Location: LCCOMB_X63_Y35_N24
\Mod1|auto_generated|divider|divider|StageOut[238]~389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[238]~389_combout\ = (sub_count(2) & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(2),
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[238]~389_combout\);

-- Location: LCCOMB_X63_Y35_N10
\Mod1|auto_generated|divider|divider|StageOut[238]~388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[238]~388_combout\ = (sub_count(2) & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(2),
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[238]~388_combout\);

-- Location: LCCOMB_X63_Y35_N0
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~30_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[238]~389_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[238]~388_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[238]~389_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[238]~388_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~30_combout\);

-- Location: LCCOMB_X63_Y35_N6
\Mod1|auto_generated|divider|divider|StageOut[256]~390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[256]~390_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[256]~390_combout\);

-- Location: LCCOMB_X64_Y35_N0
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[256]~387_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[256]~390_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[256]~387_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[256]~390_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[256]~387_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[256]~390_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~1\);

-- Location: LCCOMB_X64_Y35_N2
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[257]~497_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[257]~386_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[257]~497_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[257]~386_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[257]~497_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[257]~386_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[257]~497_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[257]~386_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~3\);

-- Location: LCCOMB_X64_Y35_N4
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[258]~473_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[258]~385_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[258]~473_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[258]~385_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[258]~473_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[258]~385_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[258]~473_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[258]~385_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~5\);

-- Location: LCCOMB_X64_Y35_N6
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[259]~384_combout\ & (((!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~5\)))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[259]~384_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[259]~472_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~5\)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[259]~472_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~5\) # (GND)))))
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[259]~384_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[259]~472_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[259]~384_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[259]~472_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~7\);

-- Location: LCCOMB_X64_Y35_N8
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ & (((\Mod1|auto_generated|divider|divider|StageOut[260]~383_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[260]~471_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[260]~383_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[260]~471_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~9\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[260]~383_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[260]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[260]~383_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[260]~471_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~9\);

-- Location: LCCOMB_X64_Y35_N10
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[261]~400_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[261]~483_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[261]~400_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[261]~483_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~9\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\);

-- Location: LCCOMB_X64_Y35_N12
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~13_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[262]~482_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[262]~399_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[262]~482_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[262]~399_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~13_cout\);

-- Location: LCCOMB_X64_Y35_N14
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~15_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[263]~481_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[263]~398_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[263]~481_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[263]~398_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~13_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~15_cout\);

-- Location: LCCOMB_X64_Y35_N16
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~17_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[264]~480_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[264]~397_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[264]~480_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[264]~397_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~15_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~17_cout\);

-- Location: LCCOMB_X64_Y35_N18
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~19_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[265]~479_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[265]~396_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[265]~479_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[265]~396_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~17_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~19_cout\);

-- Location: LCCOMB_X64_Y35_N20
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~21_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[266]~478_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[266]~395_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[266]~478_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[266]~395_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~19_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~21_cout\);

-- Location: LCCOMB_X64_Y35_N22
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~23_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[267]~477_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[267]~394_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[267]~477_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[267]~394_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~21_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~23_cout\);

-- Location: LCCOMB_X64_Y35_N24
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~25_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[268]~476_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[268]~393_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[268]~476_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[268]~393_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~23_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~25_cout\);

-- Location: LCCOMB_X64_Y35_N26
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~27_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[269]~392_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[269]~475_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[269]~392_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[269]~475_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~25_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~27_cout\);

-- Location: LCCOMB_X64_Y35_N28
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~29_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[270]~391_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[270]~474_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[270]~391_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[270]~474_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~27_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~29_cout\);

-- Location: LCCOMB_X64_Y35_N30
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~29_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\);

-- Location: LCCOMB_X63_Y35_N8
\Mod1|auto_generated|divider|divider|StageOut[278]~401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[260]~383_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[260]~471_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[260]~383_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[260]~471_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\);

-- Location: LCCOMB_X70_Y34_N4
\LessThan5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan5~0_combout\ = (sub_count(5)) # ((sub_count(4)) # ((sub_count(7)) # (sub_count(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(5),
	datab => sub_count(4),
	datac => sub_count(7),
	datad => sub_count(6),
	combout => \LessThan5~0_combout\);

-- Location: LCCOMB_X70_Y33_N22
\LessThan5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan5~1_combout\ = (\LessThan5~0_combout\ & (sub_count(9) & (sub_count(10) & sub_count(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~0_combout\,
	datab => sub_count(9),
	datac => sub_count(10),
	datad => sub_count(8),
	combout => \LessThan5~1_combout\);

-- Location: LCCOMB_X70_Y33_N28
\LessThan5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan5~2_combout\ = (sub_count(13) & ((sub_count(12)) # ((\LessThan5~1_combout\) # (sub_count(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(13),
	datab => sub_count(12),
	datac => \LessThan5~1_combout\,
	datad => sub_count(11),
	combout => \LessThan5~2_combout\);

-- Location: LCCOMB_X70_Y33_N30
\LessThan5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan5~3_combout\ = (sub_count(15)) # ((\LessThan5~2_combout\) # ((sub_count(14)) # (sub_count(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(15),
	datab => \LessThan5~2_combout\,
	datac => sub_count(14),
	datad => sub_count(16),
	combout => \LessThan5~3_combout\);

-- Location: LCCOMB_X65_Y35_N6
\Mod1|auto_generated|divider|divider|StageOut[277]~402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[259]~384_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[259]~472_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[259]~384_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[259]~472_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\);

-- Location: LCCOMB_X63_Y35_N30
\Mod1|auto_generated|divider|divider|StageOut[276]~403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[258]~385_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[258]~473_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[258]~385_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[258]~473_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\);

-- Location: LCCOMB_X62_Y37_N12
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\ & !\LessThan5~3_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\ & !\LessThan5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\,
	datab => \LessThan5~3_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X62_Y37_N14
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\LessThan5~3_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\LessThan5~3_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\LessThan5~3_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X62_Y37_N16
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\) # (\LessThan5~3_combout\)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\) # (\LessThan5~3_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\) # (\LessThan5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\,
	datab => \LessThan5~3_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X62_Y37_N18
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X62_Y37_N26
\Mod3|auto_generated|divider|divider|StageOut[24]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[24]~18_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\) # (\LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[24]~18_combout\);

-- Location: LCCOMB_X62_Y37_N4
\Mod3|auto_generated|divider|divider|StageOut[24]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[24]~19_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[24]~19_combout\);

-- Location: LCCOMB_X62_Y37_N22
\Mod3|auto_generated|divider|divider|StageOut[23]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[23]~20_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\) # (\LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[23]~20_combout\);

-- Location: LCCOMB_X62_Y37_N28
\Mod3|auto_generated|divider|divider|StageOut[23]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[23]~21_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[23]~21_combout\);

-- Location: LCCOMB_X62_Y37_N10
\Mod3|auto_generated|divider|divider|StageOut[22]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[22]~22_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\LessThan5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[22]~22_combout\);

-- Location: LCCOMB_X62_Y37_N20
\Mod3|auto_generated|divider|divider|StageOut[22]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[22]~23_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[22]~23_combout\);

-- Location: LCCOMB_X65_Y35_N0
\Mod1|auto_generated|divider|divider|StageOut[275]~404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[257]~497_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[257]~386_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[257]~497_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[257]~386_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\);

-- Location: LCCOMB_X62_Y37_N30
\Mod3|auto_generated|divider|divider|StageOut[21]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\ & !\LessThan5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X62_Y37_N0
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\ & !\LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X62_Y37_N24
\Mod3|auto_generated|divider|divider|StageOut[21]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X63_Y37_N0
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X63_Y37_N2
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[22]~22_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[22]~23_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[22]~22_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[22]~23_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[22]~22_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[22]~23_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[22]~22_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[22]~23_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X63_Y37_N4
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[23]~20_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[23]~21_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[23]~20_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[23]~21_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[23]~20_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[23]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[23]~20_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[23]~21_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X63_Y37_N6
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[24]~18_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[24]~19_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[24]~18_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[24]~19_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[24]~18_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[24]~19_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[24]~18_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[24]~19_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X63_Y37_N8
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y37_N2
\Mod3|auto_generated|divider|divider|StageOut[29]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[29]~46_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[29]~46_combout\);

-- Location: LCCOMB_X63_Y37_N26
\Mod3|auto_generated|divider|divider|StageOut[32]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[32]~43_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[24]~18_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[24]~18_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[32]~43_combout\);

-- Location: LCCOMB_X64_Y37_N18
\Mod3|auto_generated|divider|divider|StageOut[32]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[32]~26_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: LCCOMB_X62_Y37_N6
\Mod3|auto_generated|divider|divider|StageOut[31]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[31]~44_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[23]~20_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[23]~20_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[31]~44_combout\);

-- Location: LCCOMB_X64_Y37_N12
\Mod3|auto_generated|divider|divider|StageOut[31]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[31]~27_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[31]~27_combout\);

-- Location: LCCOMB_X62_Y37_N8
\Mod3|auto_generated|divider|divider|StageOut[30]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[30]~45_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[22]~22_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[22]~22_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[30]~45_combout\);

-- Location: LCCOMB_X63_Y37_N10
\Mod3|auto_generated|divider|divider|StageOut[30]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[30]~28_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[30]~28_combout\);

-- Location: LCCOMB_X63_Y37_N28
\Mod3|auto_generated|divider|divider|StageOut[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[29]~29_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[29]~29_combout\);

-- Location: LCCOMB_X63_Y35_N12
\Mod1|auto_generated|divider|divider|StageOut[274]~405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[256]~387_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[256]~390_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[256]~387_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[256]~390_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\);

-- Location: LCCOMB_X64_Y37_N16
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\ & !\LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X64_Y37_N4
\Mod3|auto_generated|divider|divider|StageOut[28]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[28]~31_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[28]~31_combout\);

-- Location: LCCOMB_X64_Y37_N10
\Mod3|auto_generated|divider|divider|StageOut[28]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[28]~30_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\ & (!\LessThan5~3_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\,
	datab => \LessThan5~3_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X63_Y37_N14
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[28]~31_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[28]~30_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[28]~31_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[28]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[28]~31_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X63_Y37_N16
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[29]~46_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[29]~29_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[29]~46_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[29]~29_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[29]~46_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[29]~29_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[29]~46_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[29]~29_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X63_Y37_N18
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[30]~45_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[30]~28_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[30]~45_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[30]~28_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[30]~45_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[30]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[30]~45_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[30]~28_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X63_Y37_N20
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[31]~44_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[31]~27_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[31]~44_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[31]~27_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[31]~44_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[31]~27_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[31]~44_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[31]~27_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X63_Y37_N22
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod3|auto_generated|divider|divider|StageOut[32]~43_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[32]~26_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod3|auto_generated|divider|divider|StageOut[32]~43_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[32]~26_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[32]~43_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[32]~26_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[32]~43_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[32]~26_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X63_Y37_N24
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X63_Y37_N30
\Mod3|auto_generated|divider|divider|StageOut[37]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[37]~50_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[29]~46_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[29]~46_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[37]~50_combout\);

-- Location: LCCOMB_X64_Y37_N28
\Mod3|auto_generated|divider|divider|StageOut[37]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[37]~35_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[37]~35_combout\);

-- Location: LCCOMB_X64_Y37_N14
\Mod3|auto_generated|divider|divider|StageOut[36]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[36]~36_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[36]~36_combout\);

-- Location: LCCOMB_X64_Y37_N24
\Mod3|auto_generated|divider|divider|StageOut[36]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[36]~51_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[28]~30_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[36]~51_combout\);

-- Location: LCCOMB_X63_Y35_N28
\Mod1|auto_generated|divider|divider|StageOut[255]~407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[255]~407_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & sub_count(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => sub_count(1),
	combout => \Mod1|auto_generated|divider|divider|StageOut[255]~407_combout\);

-- Location: LCCOMB_X63_Y35_N18
\Mod1|auto_generated|divider|divider|StageOut[255]~406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[255]~406_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\ & sub_count(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~28_combout\,
	datad => sub_count(1),
	combout => \Mod1|auto_generated|divider|divider|StageOut[255]~406_combout\);

-- Location: LCCOMB_X63_Y35_N2
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~32_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[255]~407_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[255]~406_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[255]~407_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[255]~406_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~32_combout\);

-- Location: LCCOMB_X63_Y35_N14
\Mod1|auto_generated|divider|divider|StageOut[273]~408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & (sub_count(1))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\ & 
-- ((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(1),
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~30_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~32_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\);

-- Location: LCCOMB_X65_Y37_N30
\Mod3|auto_generated|divider|divider|StageOut[35]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[35]~37_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\) # (\LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[35]~37_combout\);

-- Location: LCCOMB_X65_Y37_N20
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\) # (\LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X65_Y37_N16
\Mod3|auto_generated|divider|divider|StageOut[35]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[35]~38_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[35]~38_combout\);

-- Location: LCCOMB_X65_Y37_N0
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[35]~37_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[35]~38_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[35]~37_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[35]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[35]~37_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[35]~38_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X65_Y37_N2
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[36]~36_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[36]~51_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ & (!\Mod3|auto_generated|divider|divider|StageOut[36]~36_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[36]~51_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[36]~36_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[36]~51_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[36]~36_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[36]~51_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X65_Y37_N4
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[37]~50_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[37]~35_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & ((((\Mod3|auto_generated|divider|divider|StageOut[37]~50_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[37]~35_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & ((\Mod3|auto_generated|divider|divider|StageOut[37]~50_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[37]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[37]~50_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[37]~35_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X64_Y37_N0
\Mod3|auto_generated|divider|divider|StageOut[40]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[40]~47_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[32]~43_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[32]~43_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[40]~47_combout\);

-- Location: LCCOMB_X64_Y37_N6
\Mod3|auto_generated|divider|divider|StageOut[40]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[40]~32_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[40]~32_combout\);

-- Location: LCCOMB_X64_Y37_N2
\Mod3|auto_generated|divider|divider|StageOut[39]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[39]~48_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[31]~44_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[31]~44_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[39]~48_combout\);

-- Location: LCCOMB_X64_Y37_N20
\Mod3|auto_generated|divider|divider|StageOut[39]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[39]~33_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[39]~33_combout\);

-- Location: LCCOMB_X63_Y37_N12
\Mod3|auto_generated|divider|divider|StageOut[38]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[38]~49_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[30]~45_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[30]~45_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[38]~49_combout\);

-- Location: LCCOMB_X64_Y37_N22
\Mod3|auto_generated|divider|divider|StageOut[38]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[38]~34_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[38]~34_combout\);

-- Location: LCCOMB_X65_Y37_N6
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[38]~49_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[38]~34_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[38]~49_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[38]~34_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\);

-- Location: LCCOMB_X65_Y37_N8
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[39]~48_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[39]~33_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[39]~48_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[39]~33_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\);

-- Location: LCCOMB_X65_Y37_N10
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[40]~47_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[40]~32_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[40]~47_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[40]~32_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\);

-- Location: LCCOMB_X65_Y37_N12
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X65_Y37_N24
\Mod3|auto_generated|divider|divider|StageOut[45]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[37]~50_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[37]~35_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[37]~50_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[37]~35_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\);

-- Location: LCCOMB_X65_Y37_N26
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\LessThan5~3_combout\) # (sub_count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan5~3_combout\,
	datad => sub_count(0),
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\);

-- Location: LCCOMB_X65_Y37_N18
\Mod3|auto_generated|divider|divider|StageOut[42]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\LessThan5~3_combout\) # ((sub_count(0))))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \LessThan5~3_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datad => sub_count(0),
	combout => \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\);

-- Location: LCCOMB_X65_Y37_N28
\Mod3|auto_generated|divider|divider|StageOut[43]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[35]~37_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[35]~38_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[35]~37_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[35]~38_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\);

-- Location: LCCOMB_X65_Y37_N22
\Mod3|auto_generated|divider|divider|StageOut[44]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[36]~51_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[36]~36_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[36]~51_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[36]~36_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\);

-- Location: LCCOMB_X67_Y38_N0
\Mux55~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux55~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ $ 
-- (\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\)))) # (!\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ & 
-- (\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ $ (\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\,
	combout => \Mux55~0_combout\);

-- Location: LCCOMB_X67_Y38_N2
\Selector152~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector152~0_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.WAIT_HIGH~q\ & ((\Mux55~0_combout\))) # (!\main_state.WAIT_HIGH~q\ & (\Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux55~0_combout\,
	combout => \Selector152~0_combout\);

-- Location: LCCOMB_X67_Y38_N8
\Mux54~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\)) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\))))) # (!\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & 
-- (\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ $ (\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\,
	combout => \Mux54~0_combout\);

-- Location: LCCOMB_X66_Y38_N30
\Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\SW[3]~input_o\))) # (!\SW[0]~input_o\ & (\SW[2]~input_o\)))) # (!\SW[1]~input_o\ & (\SW[2]~input_o\ & (\SW[0]~input_o\ $ (\SW[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X67_Y38_N10
\Selector151~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector151~0_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.WAIT_HIGH~q\ & (\Mux54~0_combout\)) # (!\main_state.WAIT_HIGH~q\ & ((\Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \Mux54~0_combout\,
	datad => \Mux12~0_combout\,
	combout => \Selector151~0_combout\);

-- Location: LCCOMB_X67_Y38_N12
\Mux53~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux53~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\)))) # (!\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & 
-- (\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\,
	combout => \Mux53~0_combout\);

-- Location: LCCOMB_X66_Y38_N6
\Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\SW[2]~input_o\ & (\SW[3]~input_o\ & ((\SW[1]~input_o\) # (!\SW[0]~input_o\)))) # (!\SW[2]~input_o\ & (!\SW[0]~input_o\ & (\SW[1]~input_o\ & !\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X67_Y38_N6
\Selector150~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector150~0_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.WAIT_HIGH~q\ & (\Mux53~0_combout\)) # (!\main_state.WAIT_HIGH~q\ & ((\Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux53~0_combout\,
	datab => \Mux11~0_combout\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \main_state.WAIT_HIGH~q\,
	combout => \Selector150~0_combout\);

-- Location: LCCOMB_X67_Y38_N4
\Mux52~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux52~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\))) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\)))) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ $ 
-- (\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\,
	combout => \Mux52~0_combout\);

-- Location: LCCOMB_X66_Y38_N20
\Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & (\SW[2]~input_o\)) # (!\SW[0]~input_o\ & (!\SW[2]~input_o\ & \SW[3]~input_o\)))) # (!\SW[1]~input_o\ & (!\SW[3]~input_o\ & (\SW[0]~input_o\ $ (\SW[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X67_Y38_N30
\Selector149~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector149~0_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.WAIT_HIGH~q\ & (\Mux52~0_combout\)) # (!\main_state.WAIT_HIGH~q\ & ((\Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \Mux52~0_combout\,
	datad => \Mux10~0_combout\,
	combout => \Selector149~0_combout\);

-- Location: LCCOMB_X66_Y38_N26
\Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\ & ((!\SW[3]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[2]~input_o\ & ((!\SW[3]~input_o\))) # (!\SW[2]~input_o\ & (\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X67_Y38_N16
\Mux51~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux51~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\))) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\)) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\,
	combout => \Mux51~0_combout\);

-- Location: LCCOMB_X67_Y38_N14
\Selector148~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector148~0_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.WAIT_HIGH~q\ & ((\Mux51~0_combout\))) # (!\main_state.WAIT_HIGH~q\ & (\Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \Mux9~0_combout\,
	datad => \Mux51~0_combout\,
	combout => \Selector148~0_combout\);

-- Location: LCCOMB_X66_Y38_N10
\Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\SW[0]~input_o\ & (\SW[3]~input_o\ $ (((\SW[1]~input_o\) # (!\SW[2]~input_o\))))) # (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (!\SW[2]~input_o\ & !\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X67_Y38_N24
\Mux50~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux50~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ $ (((\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\))))) # (!\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ & 
-- (\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\,
	combout => \Mux50~0_combout\);

-- Location: LCCOMB_X67_Y38_N22
\Selector147~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector147~0_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.WAIT_HIGH~q\ & ((\Mux50~0_combout\))) # (!\main_state.WAIT_HIGH~q\ & (\Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux50~0_combout\,
	combout => \Selector147~0_combout\);

-- Location: LCCOMB_X66_Y38_N14
\Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\SW[0]~input_o\ & ((\SW[3]~input_o\) # (\SW[1]~input_o\ $ (\SW[2]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\) # (\SW[2]~input_o\ $ (\SW[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X67_Y38_N20
\Mux49~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\ $ 
-- (\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\)))) # (!\Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\ $ (\Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[43]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[44]~41_combout\,
	combout => \Mux49~0_combout\);

-- Location: LCCOMB_X67_Y38_N18
\Selector146~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector146~0_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.WAIT_HIGH~q\ & ((!\Mux49~0_combout\))) # (!\main_state.WAIT_HIGH~q\ & (!\Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux49~0_combout\,
	combout => \Selector146~0_combout\);

-- Location: LCCOMB_X64_Y42_N20
\Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (data_high(3) & (data_high(0) & (data_high(2) $ (data_high(1))))) # (!data_high(3) & (!data_high(1) & (data_high(0) $ (data_high(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(3),
	datab => data_high(0),
	datac => data_high(2),
	datad => data_high(1),
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X63_Y38_N16
\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\ & !\LessThan5~3_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\ & !\LessThan5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\,
	datab => \LessThan5~3_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X63_Y38_N18
\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\LessThan5~3_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\)))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\LessThan5~3_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\LessThan5~3_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X63_Y38_N20
\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\) # (\LessThan5~3_combout\)))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\) # (\LessThan5~3_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\) # (\LessThan5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\,
	datab => \LessThan5~3_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X63_Y38_N22
\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X63_Y38_N0
\Div3|auto_generated|divider|divider|StageOut[17]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~14_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\) # (\LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[277]~402_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~14_combout\);

-- Location: LCCOMB_X63_Y38_N4
\Div3|auto_generated|divider|divider|StageOut[18]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~12_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\) # (\LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[278]~401_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~12_combout\);

-- Location: LCCOMB_X63_Y38_N14
\Div3|auto_generated|divider|divider|StageOut[18]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~13_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~13_combout\);

-- Location: LCCOMB_X63_Y38_N26
\Div3|auto_generated|divider|divider|StageOut[17]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~15_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~15_combout\);

-- Location: LCCOMB_X63_Y40_N22
\Div3|auto_generated|divider|divider|StageOut[16]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~17_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~17_combout\);

-- Location: LCCOMB_X63_Y38_N12
\Div3|auto_generated|divider|divider|StageOut[16]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~16_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\ & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\LessThan5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[276]~403_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~16_combout\);

-- Location: LCCOMB_X63_Y40_N28
\Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\ & !\LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X63_Y40_N30
\Div3|auto_generated|divider|divider|StageOut[15]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~19_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~19_combout\);

-- Location: LCCOMB_X63_Y40_N24
\Div3|auto_generated|divider|divider|StageOut[15]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~18_combout\ = (!\LessThan5~3_combout\ & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan5~3_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[275]~404_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~18_combout\);

-- Location: LCCOMB_X63_Y40_N10
\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[15]~19_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~18_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[15]~19_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[15]~19_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[15]~18_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X63_Y40_N12
\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[16]~17_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[16]~16_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~17_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[16]~16_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[16]~17_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~16_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[16]~17_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[16]~16_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X63_Y40_N14
\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[17]~15_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~14_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[17]~15_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~14_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~15_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[17]~15_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[17]~14_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X63_Y40_N16
\Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~12_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[18]~13_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[18]~12_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[18]~13_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X63_Y40_N18
\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y40_N20
\Div3|auto_generated|divider|divider|StageOut[23]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~14_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[17]~14_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X63_Y40_N0
\Div3|auto_generated|divider|divider|StageOut[23]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~20_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~20_combout\);

-- Location: LCCOMB_X63_Y40_N8
\Div3|auto_generated|divider|divider|StageOut[22]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~21_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~21_combout\);

-- Location: LCCOMB_X63_Y40_N26
\Div3|auto_generated|divider|divider|StageOut[22]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~31_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[16]~16_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[16]~16_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: LCCOMB_X63_Y40_N4
\Div3|auto_generated|divider|divider|StageOut[21]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~32_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[15]~18_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[15]~18_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~32_combout\);

-- Location: LCCOMB_X62_Y40_N0
\Div3|auto_generated|divider|divider|StageOut[21]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~22_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~22_combout\);

-- Location: LCCOMB_X63_Y38_N24
\Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\ & !\LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X63_Y40_N2
\Div3|auto_generated|divider|divider|StageOut[20]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~24_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~24_combout\);

-- Location: LCCOMB_X63_Y38_N2
\Div3|auto_generated|divider|divider|StageOut[20]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~23_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\ & !\LessThan5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[274]~405_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~23_combout\);

-- Location: LCCOMB_X62_Y40_N18
\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[20]~24_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~23_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[20]~24_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[20]~24_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X62_Y40_N20
\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[21]~32_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[21]~22_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~32_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[21]~22_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[21]~32_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~22_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[21]~32_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[21]~22_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X62_Y40_N22
\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[22]~21_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~31_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[22]~21_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~31_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~21_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[22]~21_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X62_Y40_N24
\Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[23]~30_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[23]~20_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[23]~20_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X62_Y40_N26
\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y40_N16
\Div3|auto_generated|divider|divider|StageOut[28]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~33_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~31_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[22]~31_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X62_Y40_N2
\Div3|auto_generated|divider|divider|StageOut[28]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~25_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~25_combout\);

-- Location: LCCOMB_X62_Y40_N30
\Div3|auto_generated|divider|divider|StageOut[27]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~34_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[21]~32_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[21]~32_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~34_combout\);

-- Location: LCCOMB_X62_Y40_N28
\Div3|auto_generated|divider|divider|StageOut[27]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~26_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~26_combout\);

-- Location: LCCOMB_X63_Y38_N28
\Div3|auto_generated|divider|divider|StageOut[26]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~35_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[20]~23_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~35_combout\);

-- Location: LCCOMB_X62_Y40_N4
\Div3|auto_generated|divider|divider|StageOut[26]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~27_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: LCCOMB_X63_Y38_N10
\Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\) # (\LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X63_Y38_N30
\Div3|auto_generated|divider|divider|StageOut[25]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~29_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~29_combout\);

-- Location: LCCOMB_X63_Y38_N8
\Div3|auto_generated|divider|divider|StageOut[25]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~28_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\) # (\LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[273]~408_combout\,
	datad => \LessThan5~3_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~28_combout\);

-- Location: LCCOMB_X62_Y40_N6
\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[25]~29_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[25]~29_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[25]~28_combout\,
	datad => VCC,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X62_Y40_N8
\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[26]~35_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[26]~27_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[26]~35_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[26]~27_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X62_Y40_N10
\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div3|auto_generated|divider|divider|StageOut[27]~34_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[27]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[27]~34_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[27]~26_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X62_Y40_N12
\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[28]~33_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[28]~25_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[28]~25_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X62_Y40_N14
\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y42_N0
\Mux48~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux48~0_combout\);

-- Location: LCCOMB_X62_Y42_N28
\Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\SW[7]~input_o\ & (\SW[4]~input_o\ & (\SW[6]~input_o\ $ (\SW[5]~input_o\)))) # (!\SW[7]~input_o\ & (!\SW[5]~input_o\ & (\SW[6]~input_o\ $ (\SW[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \SW[6]~input_o\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X62_Y42_N14
\Selector145~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector145~0_combout\ = (!\main_state.WAIT_LOW~q\ & ((\main_state.WAIT_HIGH~q\ & (\Mux48~0_combout\)) # (!\main_state.WAIT_HIGH~q\ & ((\Mux6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \Mux48~0_combout\,
	datad => \Mux6~0_combout\,
	combout => \Selector145~0_combout\);

-- Location: LCCOMB_X63_Y42_N18
\Selector145~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector145~1_combout\ = (\Selector145~0_combout\) # ((\main_state.WAIT_LOW~q\ & \Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datac => \Mux27~0_combout\,
	datad => \Selector145~0_combout\,
	combout => \Selector145~1_combout\);

-- Location: LCCOMB_X62_Y42_N8
\Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\SW[7]~input_o\ & ((\SW[4]~input_o\ & ((\SW[5]~input_o\))) # (!\SW[4]~input_o\ & (\SW[6]~input_o\)))) # (!\SW[7]~input_o\ & (\SW[6]~input_o\ & (\SW[5]~input_o\ $ (\SW[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \SW[6]~input_o\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X63_Y42_N28
\Mux47~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ 
-- (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux47~0_combout\);

-- Location: LCCOMB_X63_Y42_N14
\Selector144~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector144~0_combout\ = (!\main_state.WAIT_LOW~q\ & ((\main_state.WAIT_HIGH~q\ & ((\Mux47~0_combout\))) # (!\main_state.WAIT_HIGH~q\ & (\Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux47~0_combout\,
	combout => \Selector144~0_combout\);

-- Location: LCCOMB_X64_Y42_N18
\Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (data_high(3) & ((data_high(0) & ((data_high(1)))) # (!data_high(0) & (data_high(2))))) # (!data_high(3) & (data_high(2) & (data_high(0) $ (data_high(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(3),
	datab => data_high(0),
	datac => data_high(2),
	datad => data_high(1),
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X64_Y42_N4
\Selector144~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector144~1_combout\ = (\Selector144~0_combout\) # ((\main_state.WAIT_LOW~q\ & \Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector144~0_combout\,
	datab => \main_state.WAIT_LOW~q\,
	datad => \Mux26~0_combout\,
	combout => \Selector144~1_combout\);

-- Location: LCCOMB_X62_Y42_N10
\Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\SW[7]~input_o\ & (\SW[6]~input_o\ & ((\SW[5]~input_o\) # (!\SW[4]~input_o\)))) # (!\SW[7]~input_o\ & (!\SW[6]~input_o\ & (\SW[5]~input_o\ & !\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \SW[6]~input_o\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X63_Y42_N24
\Mux46~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux46~0_combout\);

-- Location: LCCOMB_X63_Y42_N30
\Selector143~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector143~0_combout\ = (!\main_state.WAIT_LOW~q\ & ((\main_state.WAIT_HIGH~q\ & ((\Mux46~0_combout\))) # (!\main_state.WAIT_HIGH~q\ & (\Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux46~0_combout\,
	combout => \Selector143~0_combout\);

-- Location: LCCOMB_X64_Y42_N22
\Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (data_high(3) & (data_high(2) & ((data_high(1)) # (!data_high(0))))) # (!data_high(3) & (!data_high(0) & (!data_high(2) & data_high(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(3),
	datab => data_high(0),
	datac => data_high(2),
	datad => data_high(1),
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X63_Y42_N16
\Selector143~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector143~1_combout\ = (\Selector143~0_combout\) # ((\main_state.WAIT_LOW~q\ & \Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector143~0_combout\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux25~0_combout\,
	combout => \Selector143~1_combout\);

-- Location: LCCOMB_X63_Y42_N10
\Mux45~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ 
-- (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux45~0_combout\);

-- Location: LCCOMB_X62_Y42_N20
\Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\SW[5]~input_o\ & ((\SW[6]~input_o\ & ((\SW[4]~input_o\))) # (!\SW[6]~input_o\ & (\SW[7]~input_o\ & !\SW[4]~input_o\)))) # (!\SW[5]~input_o\ & (!\SW[7]~input_o\ & (\SW[6]~input_o\ $ (\SW[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \SW[6]~input_o\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X63_Y42_N8
\Selector142~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector142~0_combout\ = (!\main_state.WAIT_LOW~q\ & ((\main_state.WAIT_HIGH~q\ & (\Mux45~0_combout\)) # (!\main_state.WAIT_HIGH~q\ & ((\Mux3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux3~0_combout\,
	combout => \Selector142~0_combout\);

-- Location: LCCOMB_X64_Y42_N16
\Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (data_high(1) & ((data_high(0) & ((data_high(2)))) # (!data_high(0) & (data_high(3) & !data_high(2))))) # (!data_high(1) & (!data_high(3) & (data_high(0) $ (data_high(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(3),
	datab => data_high(0),
	datac => data_high(2),
	datad => data_high(1),
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X63_Y42_N2
\Selector142~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector142~1_combout\ = (\Selector142~0_combout\) # ((\main_state.WAIT_LOW~q\ & \Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector142~0_combout\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux24~0_combout\,
	combout => \Selector142~1_combout\);

-- Location: LCCOMB_X62_Y42_N2
\Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\SW[5]~input_o\ & (!\SW[7]~input_o\ & ((\SW[4]~input_o\)))) # (!\SW[5]~input_o\ & ((\SW[6]~input_o\ & (!\SW[7]~input_o\)) # (!\SW[6]~input_o\ & ((\SW[4]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \SW[6]~input_o\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X63_Y42_N20
\Mux44~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux44~0_combout\);

-- Location: LCCOMB_X63_Y42_N22
\Selector141~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector141~0_combout\ = (!\main_state.WAIT_LOW~q\ & ((\main_state.WAIT_HIGH~q\ & ((\Mux44~0_combout\))) # (!\main_state.WAIT_HIGH~q\ & (\Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux44~0_combout\,
	combout => \Selector141~0_combout\);

-- Location: LCCOMB_X64_Y42_N26
\Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (data_high(1) & (!data_high(3) & (data_high(0)))) # (!data_high(1) & ((data_high(2) & (!data_high(3))) # (!data_high(2) & ((data_high(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(3),
	datab => data_high(0),
	datac => data_high(2),
	datad => data_high(1),
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X63_Y42_N12
\Selector141~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector141~1_combout\ = (\Selector141~0_combout\) # ((\main_state.WAIT_LOW~q\ & \Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector141~0_combout\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux23~0_combout\,
	combout => \Selector141~1_combout\);

-- Location: LCCOMB_X63_Y42_N6
\Mux43~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux43~0_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ 
-- (((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux43~0_combout\);

-- Location: LCCOMB_X62_Y42_N24
\Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\SW[6]~input_o\ & (\SW[4]~input_o\ & (\SW[7]~input_o\ $ (\SW[5]~input_o\)))) # (!\SW[6]~input_o\ & (!\SW[7]~input_o\ & ((\SW[5]~input_o\) # (\SW[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \SW[6]~input_o\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X63_Y42_N4
\Selector140~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector140~0_combout\ = (!\main_state.WAIT_LOW~q\ & ((\main_state.WAIT_HIGH~q\ & (\Mux43~0_combout\)) # (!\main_state.WAIT_HIGH~q\ & ((\Mux1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux1~0_combout\,
	combout => \Selector140~0_combout\);

-- Location: LCCOMB_X64_Y42_N28
\Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (data_high(0) & (data_high(3) $ (((data_high(1)) # (!data_high(2)))))) # (!data_high(0) & (!data_high(3) & (!data_high(2) & data_high(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(3),
	datab => data_high(0),
	datac => data_high(2),
	datad => data_high(1),
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X64_Y42_N14
\Selector140~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector140~1_combout\ = (\Selector140~0_combout\) # ((\main_state.WAIT_LOW~q\ & \Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_LOW~q\,
	datac => \Selector140~0_combout\,
	datad => \Mux22~0_combout\,
	combout => \Selector140~1_combout\);

-- Location: LCCOMB_X62_Y42_N6
\Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\SW[4]~input_o\ & ((\SW[7]~input_o\) # (\SW[6]~input_o\ $ (\SW[5]~input_o\)))) # (!\SW[4]~input_o\ & ((\SW[5]~input_o\) # (\SW[7]~input_o\ $ (\SW[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \SW[6]~input_o\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X63_Y42_N26
\Mux42~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ 
-- (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux42~0_combout\);

-- Location: LCCOMB_X62_Y42_N12
\Selector139~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector139~0_combout\ = (!\main_state.WAIT_LOW~q\ & ((\main_state.WAIT_HIGH~q\ & ((\Mux42~0_combout\))) # (!\main_state.WAIT_HIGH~q\ & (\Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux42~0_combout\,
	combout => \Selector139~0_combout\);

-- Location: LCCOMB_X64_Y42_N8
\Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (data_high(0) & ((data_high(3)) # (data_high(2) $ (data_high(1))))) # (!data_high(0) & ((data_high(1)) # (data_high(3) $ (data_high(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(3),
	datab => data_high(0),
	datac => data_high(2),
	datad => data_high(1),
	combout => \Mux21~0_combout\);

-- Location: LCCOMB_X62_Y42_N22
\Selector139~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector139~1_combout\ = (\Selector139~0_combout\) # ((\main_state.WAIT_LOW~q\ & \Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector139~0_combout\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux21~0_combout\,
	combout => \Selector139~1_combout\);

-- Location: LCCOMB_X67_Y39_N10
\Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (data_high(6) & (!data_high(5) & (data_high(4) $ (!data_high(7))))) # (!data_high(6) & (data_high(4) & (data_high(5) $ (!data_high(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(6),
	datab => data_high(4),
	datac => data_high(5),
	datad => data_high(7),
	combout => \Mux20~0_combout\);

-- Location: LCCOMB_X72_Y31_N18
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = sub_count(12) $ (VCC)
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(sub_count(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(12),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X72_Y31_N20
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (sub_count(13) & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!sub_count(13) & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!sub_count(13) & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(13),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X72_Y31_N22
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (sub_count(14) & ((GND) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!sub_count(14) & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ 
-- (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((sub_count(14)) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(14),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X72_Y31_N24
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (sub_count(15) & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!sub_count(15) & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!sub_count(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(15),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X72_Y31_N26
\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (sub_count(16) & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!sub_count(16) & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- VCC))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((sub_count(16) & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(16),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X72_Y31_N28
\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X72_Y31_N12
\Div1|auto_generated|divider|divider|StageOut[54]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~167_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~167_combout\);

-- Location: LCCOMB_X71_Y31_N0
\Div1|auto_generated|divider|divider|StageOut[54]~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~166_combout\ = (sub_count(16) & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(16),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~166_combout\);

-- Location: LCCOMB_X71_Y31_N30
\Div1|auto_generated|divider|divider|StageOut[53]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~168_combout\ = (sub_count(15) & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(15),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~168_combout\);

-- Location: LCCOMB_X72_Y31_N10
\Div1|auto_generated|divider|divider|StageOut[53]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~169_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~169_combout\);

-- Location: LCCOMB_X71_Y31_N12
\Div1|auto_generated|divider|divider|StageOut[52]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~170_combout\ = (sub_count(14) & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(14),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~170_combout\);

-- Location: LCCOMB_X72_Y31_N0
\Div1|auto_generated|divider|divider|StageOut[52]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~171_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~171_combout\);

-- Location: LCCOMB_X72_Y31_N2
\Div1|auto_generated|divider|divider|StageOut[51]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~173_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~173_combout\);

-- Location: LCCOMB_X71_Y31_N14
\Div1|auto_generated|divider|divider|StageOut[51]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~172_combout\ = (sub_count(13) & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(13),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~172_combout\);

-- Location: LCCOMB_X71_Y31_N8
\Div1|auto_generated|divider|divider|StageOut[50]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~174_combout\ = (sub_count(12) & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(12),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~174_combout\);

-- Location: LCCOMB_X72_Y31_N8
\Div1|auto_generated|divider|divider|StageOut[50]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~175_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~175_combout\);

-- Location: LCCOMB_X71_Y31_N6
\Div1|auto_generated|divider|divider|StageOut[49]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~176_combout\ = (sub_count(11) & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(11),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~176_combout\);

-- Location: LCCOMB_X71_Y31_N4
\Div1|auto_generated|divider|divider|StageOut[49]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~177_combout\ = (sub_count(11) & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(11),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~177_combout\);

-- Location: LCCOMB_X71_Y31_N16
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[49]~176_combout\) # (\Div1|auto_generated|divider|divider|StageOut[49]~177_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~176_combout\) # (\Div1|auto_generated|divider|divider|StageOut[49]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[49]~176_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[49]~177_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X71_Y31_N18
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[50]~174_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[50]~175_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[50]~174_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[50]~175_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[50]~174_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[50]~175_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~174_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~175_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X71_Y31_N20
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[51]~173_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[51]~172_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[51]~173_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[51]~172_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[51]~173_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[51]~172_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~173_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~172_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X71_Y31_N22
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[52]~170_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[52]~170_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[52]~171_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[52]~171_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[52]~170_combout\ & !\Div1|auto_generated|divider|divider|StageOut[52]~171_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~170_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~171_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X71_Y31_N24
\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[53]~168_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[53]~169_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[53]~168_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[53]~169_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[53]~168_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[53]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[53]~168_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[53]~169_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X71_Y31_N26
\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[54]~167_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[54]~166_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[54]~167_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[54]~166_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X71_Y31_N28
\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X71_Y31_N2
\Div1|auto_generated|divider|divider|StageOut[62]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~178_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~178_combout\);

-- Location: LCCOMB_X72_Y31_N4
\Div1|auto_generated|divider|divider|StageOut[62]~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~291_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((sub_count(15)))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => sub_count(15),
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~291_combout\);

-- Location: LCCOMB_X72_Y31_N6
\Div1|auto_generated|divider|divider|StageOut[61]~292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~292_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (sub_count(14))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(14),
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~292_combout\);

-- Location: LCCOMB_X71_Y33_N8
\Div1|auto_generated|divider|divider|StageOut[61]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~179_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~179_combout\);

-- Location: LCCOMB_X71_Y33_N10
\Div1|auto_generated|divider|divider|StageOut[60]~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~180_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~180_combout\);

-- Location: LCCOMB_X72_Y31_N16
\Div1|auto_generated|divider|divider|StageOut[60]~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~293_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((sub_count(13)))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => sub_count(13),
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~293_combout\);

-- Location: LCCOMB_X72_Y31_N14
\Div1|auto_generated|divider|divider|StageOut[59]~294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[59]~294_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (sub_count(12))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(12),
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[59]~294_combout\);

-- Location: LCCOMB_X71_Y33_N28
\Div1|auto_generated|divider|divider|StageOut[59]~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[59]~181_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[59]~181_combout\);

-- Location: LCCOMB_X74_Y33_N28
\Div1|auto_generated|divider|divider|StageOut[58]~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~182_combout\ = (sub_count(11) & \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(11),
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~182_combout\);

-- Location: LCCOMB_X74_Y33_N2
\Div1|auto_generated|divider|divider|StageOut[58]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~183_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~183_combout\);

-- Location: LCCOMB_X74_Y33_N12
\Div1|auto_generated|divider|divider|StageOut[48]~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~186_combout\ = (sub_count(10) & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(10),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~186_combout\);

-- Location: LCCOMB_X74_Y33_N10
\Div1|auto_generated|divider|divider|StageOut[48]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~185_combout\ = (sub_count(10) & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(10),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~185_combout\);

-- Location: LCCOMB_X74_Y33_N20
\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[48]~186_combout\) # (\Div1|auto_generated|divider|divider|StageOut[48]~185_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[48]~186_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[48]~185_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X74_Y33_N22
\Div1|auto_generated|divider|divider|StageOut[57]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~187_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~187_combout\);

-- Location: LCCOMB_X74_Y33_N4
\Div1|auto_generated|divider|divider|StageOut[57]~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~184_combout\ = (sub_count(10) & \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(10),
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~184_combout\);

-- Location: LCCOMB_X71_Y33_N14
\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[57]~187_combout\) # (\Div1|auto_generated|divider|divider|StageOut[57]~184_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[57]~187_combout\) # (\Div1|auto_generated|divider|divider|StageOut[57]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[57]~187_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[57]~184_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X71_Y33_N16
\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[58]~182_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[58]~183_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[58]~182_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[58]~183_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[58]~182_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[58]~183_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[58]~182_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[58]~183_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X71_Y33_N18
\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[59]~294_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[59]~181_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[59]~294_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[59]~181_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[59]~294_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[59]~181_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[59]~294_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[59]~181_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X71_Y33_N20
\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[60]~180_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[60]~180_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[60]~293_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[60]~293_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[60]~180_combout\ & !\Div1|auto_generated|divider|divider|StageOut[60]~293_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[60]~180_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[60]~293_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X71_Y33_N22
\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[61]~292_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[61]~179_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[61]~292_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[61]~179_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[61]~292_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[61]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[61]~292_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[61]~179_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X71_Y33_N24
\Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[62]~178_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[62]~291_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[62]~178_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[62]~291_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X71_Y33_N26
\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X71_Y33_N12
\Div1|auto_generated|divider|divider|StageOut[69]~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[69]~261_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[60]~293_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[60]~293_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[69]~261_combout\);

-- Location: LCCOMB_X72_Y33_N0
\Div1|auto_generated|divider|divider|StageOut[69]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[69]~189_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[69]~189_combout\);

-- Location: LCCOMB_X71_Y33_N0
\Div1|auto_generated|divider|divider|StageOut[68]~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[68]~262_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[59]~294_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[59]~294_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[68]~262_combout\);

-- Location: LCCOMB_X71_Y33_N4
\Div1|auto_generated|divider|divider|StageOut[68]~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[68]~190_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[68]~190_combout\);

-- Location: LCCOMB_X74_Y33_N8
\Div1|auto_generated|divider|divider|StageOut[67]~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[67]~295_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((sub_count(11)))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => sub_count(11),
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[67]~295_combout\);

-- Location: LCCOMB_X72_Y33_N10
\Div1|auto_generated|divider|divider|StageOut[67]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[67]~191_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[67]~191_combout\);

-- Location: LCCOMB_X72_Y33_N12
\Div1|auto_generated|divider|divider|StageOut[66]~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[66]~192_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[66]~192_combout\);

-- Location: LCCOMB_X74_Y33_N26
\Div1|auto_generated|divider|divider|StageOut[66]~296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[66]~296_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (sub_count(10))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(10),
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[66]~296_combout\);

-- Location: LCCOMB_X72_Y33_N6
\Div1|auto_generated|divider|divider|StageOut[65]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~193_combout\ = (sub_count(9) & \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(9),
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~193_combout\);

-- Location: LCCOMB_X74_Y33_N6
\Div1|auto_generated|divider|divider|StageOut[56]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~195_combout\ = (sub_count(9) & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(9),
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~195_combout\);

-- Location: LCCOMB_X74_Y33_N24
\Div1|auto_generated|divider|divider|StageOut[56]~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~194_combout\ = (sub_count(9) & \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(9),
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~194_combout\);

-- Location: LCCOMB_X74_Y33_N18
\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[56]~195_combout\) # (\Div1|auto_generated|divider|divider|StageOut[56]~194_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[56]~195_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[56]~194_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X72_Y33_N28
\Div1|auto_generated|divider|divider|StageOut[65]~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~196_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~196_combout\);

-- Location: LCCOMB_X72_Y33_N14
\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[65]~193_combout\) # (\Div1|auto_generated|divider|divider|StageOut[65]~196_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[65]~193_combout\) # (\Div1|auto_generated|divider|divider|StageOut[65]~196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[65]~193_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[65]~196_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X72_Y33_N16
\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[66]~192_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[66]~296_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[66]~192_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[66]~296_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[66]~192_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[66]~296_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[66]~192_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[66]~296_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X72_Y33_N18
\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[67]~295_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[67]~191_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[67]~295_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[67]~191_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[67]~295_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[67]~191_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[67]~295_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[67]~191_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X72_Y33_N20
\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[68]~262_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[68]~262_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[68]~190_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[68]~190_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[68]~262_combout\ & !\Div1|auto_generated|divider|divider|StageOut[68]~190_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[68]~262_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[68]~190_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X72_Y33_N22
\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[69]~261_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[69]~189_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[69]~261_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[69]~189_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[69]~261_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[69]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[69]~261_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[69]~189_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X71_Y33_N2
\Div1|auto_generated|divider|divider|StageOut[70]~260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[70]~260_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[61]~292_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[61]~292_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[70]~260_combout\);

-- Location: LCCOMB_X71_Y33_N6
\Div1|auto_generated|divider|divider|StageOut[70]~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[70]~188_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[70]~188_combout\);

-- Location: LCCOMB_X72_Y33_N24
\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[70]~260_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[70]~188_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[70]~260_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[70]~188_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X72_Y33_N26
\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X72_Y32_N30
\Div1|auto_generated|divider|divider|StageOut[78]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[78]~197_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[78]~197_combout\);

-- Location: LCCOMB_X72_Y33_N30
\Div1|auto_generated|divider|divider|StageOut[78]~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[78]~263_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[69]~261_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[69]~261_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[78]~263_combout\);

-- Location: LCCOMB_X71_Y33_N30
\Div1|auto_generated|divider|divider|StageOut[77]~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[77]~264_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[68]~262_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[68]~262_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[77]~264_combout\);

-- Location: LCCOMB_X72_Y32_N16
\Div1|auto_generated|divider|divider|StageOut[77]~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[77]~198_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[77]~198_combout\);

-- Location: LCCOMB_X72_Y33_N8
\Div1|auto_generated|divider|divider|StageOut[76]~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~265_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[67]~295_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[67]~295_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~265_combout\);

-- Location: LCCOMB_X72_Y32_N14
\Div1|auto_generated|divider|divider|StageOut[76]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~199_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~199_combout\);

-- Location: LCCOMB_X72_Y33_N4
\Div1|auto_generated|divider|divider|StageOut[75]~266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[75]~266_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[66]~296_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[66]~296_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[75]~266_combout\);

-- Location: LCCOMB_X72_Y32_N24
\Div1|auto_generated|divider|divider|StageOut[75]~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[75]~200_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[75]~200_combout\);

-- Location: LCCOMB_X72_Y33_N2
\Div1|auto_generated|divider|divider|StageOut[74]~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[74]~297_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (sub_count(9))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => sub_count(9),
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[74]~297_combout\);

-- Location: LCCOMB_X72_Y32_N22
\Div1|auto_generated|divider|divider|StageOut[74]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[74]~201_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[74]~201_combout\);

-- Location: LCCOMB_X71_Y32_N16
\Div1|auto_generated|divider|divider|StageOut[73]~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[73]~202_combout\ = (sub_count(8) & \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(8),
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[73]~202_combout\);

-- Location: LCCOMB_X71_Y32_N22
\Div1|auto_generated|divider|divider|StageOut[64]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~203_combout\ = (sub_count(8) & \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(8),
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~203_combout\);

-- Location: LCCOMB_X71_Y32_N12
\Div1|auto_generated|divider|divider|StageOut[64]~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~204_combout\ = (sub_count(8) & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(8),
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~204_combout\);

-- Location: LCCOMB_X71_Y32_N24
\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[64]~203_combout\) # (\Div1|auto_generated|divider|divider|StageOut[64]~204_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|StageOut[64]~203_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[64]~204_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X71_Y32_N6
\Div1|auto_generated|divider|divider|StageOut[73]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[73]~205_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[73]~205_combout\);

-- Location: LCCOMB_X72_Y32_N0
\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[73]~202_combout\) # (\Div1|auto_generated|divider|divider|StageOut[73]~205_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[73]~202_combout\) # (\Div1|auto_generated|divider|divider|StageOut[73]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[73]~202_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[73]~205_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X72_Y32_N2
\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[74]~297_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[74]~201_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[74]~297_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[74]~201_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[74]~297_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[74]~201_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[74]~297_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[74]~201_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X72_Y32_N4
\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[75]~266_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[75]~200_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[75]~266_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[75]~200_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[75]~266_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[75]~200_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[75]~266_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[75]~200_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X72_Y32_N6
\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[76]~265_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[76]~265_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[76]~199_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[76]~199_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[76]~265_combout\ & !\Div1|auto_generated|divider|divider|StageOut[76]~199_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[76]~265_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[76]~199_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X72_Y32_N8
\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[77]~264_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[77]~198_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[77]~264_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[77]~198_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[77]~264_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[77]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[77]~264_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[77]~198_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X72_Y32_N10
\Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[78]~197_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[78]~263_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[78]~197_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[78]~263_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X72_Y32_N12
\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X72_Y32_N28
\Div1|auto_generated|divider|divider|StageOut[86]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[86]~267_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[77]~264_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[77]~264_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[86]~267_combout\);

-- Location: LCCOMB_X72_Y30_N24
\Div1|auto_generated|divider|divider|StageOut[86]~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[86]~206_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[86]~206_combout\);

-- Location: LCCOMB_X72_Y30_N22
\Div1|auto_generated|divider|divider|StageOut[85]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[85]~207_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[85]~207_combout\);

-- Location: LCCOMB_X72_Y32_N26
\Div1|auto_generated|divider|divider|StageOut[85]~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[85]~268_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[76]~265_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[76]~265_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[85]~268_combout\);

-- Location: LCCOMB_X72_Y30_N28
\Div1|auto_generated|divider|divider|StageOut[84]~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[84]~208_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[84]~208_combout\);

-- Location: LCCOMB_X72_Y32_N20
\Div1|auto_generated|divider|divider|StageOut[84]~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[84]~269_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[75]~266_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[75]~266_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[84]~269_combout\);

-- Location: LCCOMB_X72_Y32_N18
\Div1|auto_generated|divider|divider|StageOut[83]~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[83]~270_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[74]~297_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[74]~297_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[83]~270_combout\);

-- Location: LCCOMB_X72_Y30_N0
\Div1|auto_generated|divider|divider|StageOut[83]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[83]~209_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[83]~209_combout\);

-- Location: LCCOMB_X71_Y32_N20
\Div1|auto_generated|divider|divider|StageOut[82]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[82]~210_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[82]~210_combout\);

-- Location: LCCOMB_X71_Y32_N28
\Div1|auto_generated|divider|divider|StageOut[82]~298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[82]~298_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (sub_count(8))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(8),
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[82]~298_combout\);

-- Location: LCCOMB_X71_Y32_N8
\Div1|auto_generated|divider|divider|StageOut[72]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[72]~212_combout\ = (sub_count(7) & \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(7),
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[72]~212_combout\);

-- Location: LCCOMB_X71_Y32_N26
\Div1|auto_generated|divider|divider|StageOut[72]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[72]~213_combout\ = (sub_count(7) & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(7),
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[72]~213_combout\);

-- Location: LCCOMB_X71_Y32_N18
\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[72]~212_combout\) # (\Div1|auto_generated|divider|divider|StageOut[72]~213_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[72]~212_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[72]~213_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X71_Y32_N4
\Div1|auto_generated|divider|divider|StageOut[81]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[81]~214_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[81]~214_combout\);

-- Location: LCCOMB_X71_Y32_N10
\Div1|auto_generated|divider|divider|StageOut[81]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[81]~211_combout\ = (sub_count(7) & \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(7),
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[81]~211_combout\);

-- Location: LCCOMB_X72_Y30_N6
\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[81]~214_combout\) # (\Div1|auto_generated|divider|divider|StageOut[81]~211_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[81]~214_combout\) # (\Div1|auto_generated|divider|divider|StageOut[81]~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[81]~214_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[81]~211_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X72_Y30_N8
\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[82]~210_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[82]~298_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[82]~210_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[82]~298_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[82]~210_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[82]~298_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[82]~210_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[82]~298_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X72_Y30_N10
\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[83]~270_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[83]~209_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[83]~270_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[83]~209_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[83]~270_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[83]~209_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[83]~270_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[83]~209_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X72_Y30_N12
\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[84]~208_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[84]~208_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[84]~269_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[84]~269_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[84]~208_combout\ & !\Div1|auto_generated|divider|divider|StageOut[84]~269_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[84]~208_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[84]~269_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X72_Y30_N14
\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[85]~207_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[85]~268_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[85]~207_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[85]~268_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[85]~207_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[85]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[85]~207_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[85]~268_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X72_Y30_N16
\Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[86]~267_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[86]~206_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[86]~267_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[86]~206_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X72_Y30_N18
\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X72_Y31_N30
\Div1|auto_generated|divider|divider|StageOut[94]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[94]~215_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[94]~215_combout\);

-- Location: LCCOMB_X72_Y30_N26
\Div1|auto_generated|divider|divider|StageOut[94]~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[94]~271_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[85]~268_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[85]~268_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[94]~271_combout\);

-- Location: LCCOMB_X72_Y30_N20
\Div1|auto_generated|divider|divider|StageOut[93]~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[93]~272_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[84]~269_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[84]~269_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[93]~272_combout\);

-- Location: LCCOMB_X71_Y30_N14
\Div1|auto_generated|divider|divider|StageOut[93]~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[93]~216_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[93]~216_combout\);

-- Location: LCCOMB_X72_Y30_N2
\Div1|auto_generated|divider|divider|StageOut[92]~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[92]~273_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[83]~270_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[83]~270_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[92]~273_combout\);

-- Location: LCCOMB_X71_Y30_N16
\Div1|auto_generated|divider|divider|StageOut[92]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[92]~217_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[92]~217_combout\);

-- Location: LCCOMB_X71_Y32_N14
\Div1|auto_generated|divider|divider|StageOut[91]~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[91]~274_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[82]~298_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[82]~298_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[91]~274_combout\);

-- Location: LCCOMB_X71_Y30_N18
\Div1|auto_generated|divider|divider|StageOut[91]~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[91]~218_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[91]~218_combout\);

-- Location: LCCOMB_X71_Y32_N30
\Div1|auto_generated|divider|divider|StageOut[90]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[90]~299_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (sub_count(7))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(7),
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[90]~299_combout\);

-- Location: LCCOMB_X71_Y30_N24
\Div1|auto_generated|divider|divider|StageOut[90]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[90]~219_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[90]~219_combout\);

-- Location: LCCOMB_X71_Y30_N30
\Div1|auto_generated|divider|divider|StageOut[89]~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[89]~220_combout\ = (sub_count(6) & \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(6),
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[89]~220_combout\);

-- Location: LCCOMB_X70_Y31_N28
\Div1|auto_generated|divider|divider|StageOut[80]~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[80]~222_combout\ = (sub_count(6) & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(6),
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[80]~222_combout\);

-- Location: LCCOMB_X70_Y31_N18
\Div1|auto_generated|divider|divider|StageOut[80]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[80]~221_combout\ = (sub_count(6) & \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(6),
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[80]~221_combout\);

-- Location: LCCOMB_X70_Y31_N8
\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[80]~222_combout\) # (\Div1|auto_generated|divider|divider|StageOut[80]~221_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[80]~222_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[80]~221_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X71_Y30_N20
\Div1|auto_generated|divider|divider|StageOut[89]~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[89]~223_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[89]~223_combout\);

-- Location: LCCOMB_X71_Y30_N0
\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[89]~220_combout\) # (\Div1|auto_generated|divider|divider|StageOut[89]~223_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[89]~220_combout\) # (\Div1|auto_generated|divider|divider|StageOut[89]~223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[89]~220_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[89]~223_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X71_Y30_N2
\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[90]~299_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[90]~219_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[90]~299_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[90]~219_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[90]~299_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[90]~219_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[90]~299_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[90]~219_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X71_Y30_N4
\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[91]~274_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[91]~218_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[91]~274_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[91]~218_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[91]~274_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[91]~218_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[91]~274_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[91]~218_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X71_Y30_N6
\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[92]~273_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[92]~273_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[92]~217_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[92]~217_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[92]~273_combout\ & !\Div1|auto_generated|divider|divider|StageOut[92]~217_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[92]~273_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[92]~217_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X71_Y30_N8
\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[93]~272_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[93]~216_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[93]~272_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[93]~216_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[93]~272_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[93]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[93]~272_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[93]~216_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X71_Y30_N10
\Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[94]~215_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[94]~271_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[94]~215_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[94]~271_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X71_Y30_N12
\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X74_Y36_N8
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\LessThan5~3_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\LessThan5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \LessThan5~3_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X74_Y36_N10
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (!\LessThan5~3_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (!\LessThan5~3_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \LessThan5~3_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X74_Y36_N12
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \LessThan5~3_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X74_Y36_N14
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X74_Y36_N6
\Mod2|auto_generated|divider|divider|StageOut[24]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[24]~18_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[24]~18_combout\);

-- Location: LCCOMB_X75_Y36_N12
\Mod2|auto_generated|divider|divider|StageOut[24]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[24]~19_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[24]~19_combout\);

-- Location: LCCOMB_X74_Y36_N16
\Mod2|auto_generated|divider|divider|StageOut[23]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[23]~20_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[23]~20_combout\);

-- Location: LCCOMB_X74_Y36_N22
\Mod2|auto_generated|divider|divider|StageOut[23]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[23]~21_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[23]~21_combout\);

-- Location: LCCOMB_X74_Y36_N2
\Mod2|auto_generated|divider|divider|StageOut[22]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[22]~23_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[22]~23_combout\);

-- Location: LCCOMB_X74_Y36_N28
\Mod2|auto_generated|divider|divider|StageOut[22]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[22]~22_combout\ = (!\LessThan5~3_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[22]~22_combout\);

-- Location: LCCOMB_X72_Y30_N4
\Div1|auto_generated|divider|divider|StageOut[102]~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[102]~275_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[93]~272_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[93]~272_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[102]~275_combout\);

-- Location: LCCOMB_X77_Y33_N8
\Div1|auto_generated|divider|divider|StageOut[102]~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[102]~224_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[102]~224_combout\);

-- Location: LCCOMB_X72_Y30_N30
\Div1|auto_generated|divider|divider|StageOut[101]~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[101]~276_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[92]~273_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[92]~273_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[101]~276_combout\);

-- Location: LCCOMB_X77_Y33_N2
\Div1|auto_generated|divider|divider|StageOut[101]~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[101]~225_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[101]~225_combout\);

-- Location: LCCOMB_X71_Y30_N26
\Div1|auto_generated|divider|divider|StageOut[100]~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[100]~277_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[91]~274_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[91]~274_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[100]~277_combout\);

-- Location: LCCOMB_X77_Y33_N0
\Div1|auto_generated|divider|divider|StageOut[100]~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[100]~226_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[100]~226_combout\);

-- Location: LCCOMB_X71_Y30_N28
\Div1|auto_generated|divider|divider|StageOut[99]~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~278_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[90]~299_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[90]~299_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~278_combout\);

-- Location: LCCOMB_X77_Y33_N14
\Div1|auto_generated|divider|divider|StageOut[99]~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~227_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~227_combout\);

-- Location: LCCOMB_X77_Y33_N12
\Div1|auto_generated|divider|divider|StageOut[98]~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[98]~228_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[98]~228_combout\);

-- Location: LCCOMB_X71_Y30_N22
\Div1|auto_generated|divider|divider|StageOut[98]~300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[98]~300_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((sub_count(6)))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => sub_count(6),
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[98]~300_combout\);

-- Location: LCCOMB_X75_Y33_N20
\Div1|auto_generated|divider|divider|StageOut[97]~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[97]~229_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & sub_count(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => sub_count(5),
	combout => \Div1|auto_generated|divider|divider|StageOut[97]~229_combout\);

-- Location: LCCOMB_X75_Y33_N8
\Div1|auto_generated|divider|divider|StageOut[88]~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[88]~231_combout\ = (sub_count(5) & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(5),
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[88]~231_combout\);

-- Location: LCCOMB_X75_Y33_N10
\Div1|auto_generated|divider|divider|StageOut[88]~230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[88]~230_combout\ = (sub_count(5) & \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sub_count(5),
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[88]~230_combout\);

-- Location: LCCOMB_X75_Y33_N0
\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[88]~231_combout\) # (\Div1|auto_generated|divider|divider|StageOut[88]~230_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|StageOut[88]~231_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[88]~230_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\);

-- Location: LCCOMB_X75_Y33_N26
\Div1|auto_generated|divider|divider|StageOut[97]~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[97]~232_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[97]~232_combout\);

-- Location: LCCOMB_X77_Y33_N16
\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[97]~229_combout\) # (\Div1|auto_generated|divider|divider|StageOut[97]~232_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[97]~229_combout\) # (\Div1|auto_generated|divider|divider|StageOut[97]~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[97]~229_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[97]~232_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X77_Y33_N18
\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[98]~228_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[98]~300_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[98]~228_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[98]~300_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[98]~228_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[98]~300_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[98]~228_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[98]~300_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X77_Y33_N20
\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[99]~278_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[99]~227_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[99]~278_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[99]~227_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[99]~278_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[99]~227_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[99]~278_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[99]~227_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X77_Y33_N22
\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[100]~277_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[100]~277_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[100]~226_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[100]~226_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[100]~277_combout\ & !\Div1|auto_generated|divider|divider|StageOut[100]~226_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[100]~277_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[100]~226_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X77_Y33_N24
\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[101]~276_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[101]~225_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[101]~276_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[101]~225_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[101]~276_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[101]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[101]~276_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[101]~225_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X77_Y33_N26
\Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[102]~275_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[102]~224_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[102]~275_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[102]~224_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X77_Y33_N28
\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X74_Y36_N24
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (!\LessThan5~3_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan5~3_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X75_Y36_N10
\Mod2|auto_generated|divider|divider|StageOut[21]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X74_Y36_N20
\Mod2|auto_generated|divider|divider|StageOut[21]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\ = (!\LessThan5~3_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X75_Y36_N14
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X75_Y36_N16
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[22]~23_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[22]~22_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[22]~23_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[22]~22_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[22]~23_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[22]~22_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[22]~23_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[22]~22_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X75_Y36_N18
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[23]~20_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[23]~21_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[23]~20_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[23]~21_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[23]~20_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[23]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[23]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[23]~21_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X75_Y36_N20
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[24]~19_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[24]~18_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[24]~19_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[24]~18_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[24]~19_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[24]~18_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[24]~19_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[24]~18_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X75_Y36_N22
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y36_N30
\Mod2|auto_generated|divider|divider|StageOut[32]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[32]~43_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[24]~18_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[24]~18_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[32]~43_combout\);

-- Location: LCCOMB_X75_Y36_N8
\Mod2|auto_generated|divider|divider|StageOut[32]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[32]~26_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: LCCOMB_X75_Y36_N28
\Mod2|auto_generated|divider|divider|StageOut[31]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[31]~44_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[23]~20_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[23]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[31]~44_combout\);

-- Location: LCCOMB_X75_Y36_N26
\Mod2|auto_generated|divider|divider|StageOut[31]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[31]~27_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[31]~27_combout\);

-- Location: LCCOMB_X75_Y36_N0
\Mod2|auto_generated|divider|divider|StageOut[30]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[30]~45_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[22]~22_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[22]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[30]~45_combout\);

-- Location: LCCOMB_X75_Y36_N24
\Mod2|auto_generated|divider|divider|StageOut[30]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[30]~28_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[30]~28_combout\);

-- Location: LCCOMB_X75_Y36_N30
\Mod2|auto_generated|divider|divider|StageOut[29]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[29]~46_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[29]~46_combout\);

-- Location: LCCOMB_X75_Y36_N2
\Mod2|auto_generated|divider|divider|StageOut[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[29]~29_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[29]~29_combout\);

-- Location: LCCOMB_X77_Y33_N6
\Div1|auto_generated|divider|divider|StageOut[110]~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[110]~279_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[101]~276_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[101]~276_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[110]~279_combout\);

-- Location: LCCOMB_X76_Y33_N0
\Div1|auto_generated|divider|divider|StageOut[110]~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[110]~233_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[110]~233_combout\);

-- Location: LCCOMB_X77_Y33_N4
\Div1|auto_generated|divider|divider|StageOut[109]~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[109]~280_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[100]~277_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[100]~277_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[109]~280_combout\);

-- Location: LCCOMB_X76_Y33_N2
\Div1|auto_generated|divider|divider|StageOut[109]~234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[109]~234_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[109]~234_combout\);

-- Location: LCCOMB_X77_Y33_N30
\Div1|auto_generated|divider|divider|StageOut[108]~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[108]~281_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[99]~278_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[99]~278_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[108]~281_combout\);

-- Location: LCCOMB_X76_Y33_N28
\Div1|auto_generated|divider|divider|StageOut[108]~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[108]~235_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[108]~235_combout\);

-- Location: LCCOMB_X76_Y33_N24
\Div1|auto_generated|divider|divider|StageOut[107]~236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[107]~236_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[107]~236_combout\);

-- Location: LCCOMB_X77_Y33_N10
\Div1|auto_generated|divider|divider|StageOut[107]~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[107]~282_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[98]~300_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[98]~300_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[107]~282_combout\);

-- Location: LCCOMB_X76_Y33_N22
\Div1|auto_generated|divider|divider|StageOut[106]~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[106]~237_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[106]~237_combout\);

-- Location: LCCOMB_X75_Y33_N18
\Div1|auto_generated|divider|divider|StageOut[106]~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[106]~301_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (sub_count(5))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => sub_count(5),
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[106]~301_combout\);

-- Location: LCCOMB_X75_Y33_N16
\Div1|auto_generated|divider|divider|StageOut[105]~238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[105]~238_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & sub_count(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => sub_count(4),
	combout => \Div1|auto_generated|divider|divider|StageOut[105]~238_combout\);

-- Location: LCCOMB_X75_Y33_N24
\Div1|auto_generated|divider|divider|StageOut[96]~240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[96]~240_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & sub_count(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => sub_count(4),
	combout => \Div1|auto_generated|divider|divider|StageOut[96]~240_combout\);

-- Location: LCCOMB_X75_Y33_N2
\Div1|auto_generated|divider|divider|StageOut[96]~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[96]~239_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & sub_count(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => sub_count(4),
	combout => \Div1|auto_generated|divider|divider|StageOut[96]~239_combout\);

-- Location: LCCOMB_X75_Y33_N14
\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[96]~240_combout\) # (\Div1|auto_generated|divider|divider|StageOut[96]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[96]~240_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[96]~239_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\);

-- Location: LCCOMB_X76_Y33_N4
\Div1|auto_generated|divider|divider|StageOut[105]~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[105]~241_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[105]~241_combout\);

-- Location: LCCOMB_X76_Y33_N6
\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[105]~238_combout\) # (\Div1|auto_generated|divider|divider|StageOut[105]~241_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[105]~238_combout\) # (\Div1|auto_generated|divider|divider|StageOut[105]~241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[105]~238_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[105]~241_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\);

-- Location: LCCOMB_X76_Y33_N8
\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[106]~237_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[106]~301_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[106]~237_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[106]~301_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[106]~237_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[106]~301_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[106]~237_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[106]~301_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\);

-- Location: LCCOMB_X76_Y33_N10
\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[107]~236_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[107]~282_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[107]~236_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[107]~282_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[107]~236_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[107]~282_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[107]~236_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[107]~282_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\);

-- Location: LCCOMB_X76_Y33_N12
\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[108]~281_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[108]~281_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[108]~235_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[108]~235_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[108]~281_combout\ & !\Div1|auto_generated|divider|divider|StageOut[108]~235_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[108]~281_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[108]~235_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\);

-- Location: LCCOMB_X76_Y33_N14
\Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[109]~280_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[109]~234_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[109]~280_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[109]~234_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[109]~280_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[109]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[109]~280_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[109]~234_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\);

-- Location: LCCOMB_X76_Y33_N16
\Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[110]~279_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[110]~233_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[110]~279_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[110]~233_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\);

-- Location: LCCOMB_X76_Y33_N18
\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\);

-- Location: LCCOMB_X75_Y35_N22
\Mod2|auto_generated|divider|divider|StageOut[28]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[28]~30_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & (!\LessThan5~3_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \LessThan5~3_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X75_Y35_N20
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & !\LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \LessThan5~3_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X75_Y35_N28
\Mod2|auto_generated|divider|divider|StageOut[28]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[28]~31_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[28]~31_combout\);

-- Location: LCCOMB_X75_Y35_N6
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[28]~30_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[28]~31_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[28]~30_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[28]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[28]~31_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X75_Y35_N8
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[29]~46_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[29]~29_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[29]~46_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[29]~29_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[29]~46_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[29]~29_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[29]~46_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[29]~29_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X75_Y35_N10
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[30]~45_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[30]~28_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[30]~45_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[30]~28_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[30]~45_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[30]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[30]~45_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[30]~28_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X75_Y35_N12
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[31]~44_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[31]~27_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[31]~44_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[31]~27_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[31]~44_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[31]~27_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[31]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[31]~27_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X75_Y35_N14
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[32]~43_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[32]~26_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[32]~43_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[32]~26_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[32]~43_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[32]~26_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[32]~43_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[32]~26_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X75_Y35_N16
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X74_Y36_N4
\Mod2|auto_generated|divider|divider|StageOut[40]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[40]~47_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[32]~43_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[32]~43_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[40]~47_combout\);

-- Location: LCCOMB_X75_Y35_N18
\Mod2|auto_generated|divider|divider|StageOut[40]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[40]~32_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[40]~32_combout\);

-- Location: LCCOMB_X75_Y35_N4
\Mod2|auto_generated|divider|divider|StageOut[39]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[39]~48_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[31]~44_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[31]~44_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[39]~48_combout\);

-- Location: LCCOMB_X75_Y35_N0
\Mod2|auto_generated|divider|divider|StageOut[39]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[39]~33_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[39]~33_combout\);

-- Location: LCCOMB_X75_Y35_N2
\Mod2|auto_generated|divider|divider|StageOut[38]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[38]~34_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[38]~34_combout\);

-- Location: LCCOMB_X75_Y36_N4
\Mod2|auto_generated|divider|divider|StageOut[38]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[38]~49_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[30]~45_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[30]~45_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[38]~49_combout\);

-- Location: LCCOMB_X75_Y36_N6
\Mod2|auto_generated|divider|divider|StageOut[37]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[37]~50_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[29]~46_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[29]~46_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[37]~50_combout\);

-- Location: LCCOMB_X75_Y35_N24
\Mod2|auto_generated|divider|divider|StageOut[37]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[37]~35_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[37]~35_combout\);

-- Location: LCCOMB_X75_Y35_N30
\Mod2|auto_generated|divider|divider|StageOut[36]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[36]~36_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[36]~36_combout\);

-- Location: LCCOMB_X75_Y35_N26
\Mod2|auto_generated|divider|divider|StageOut[36]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[36]~51_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[28]~30_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[36]~51_combout\);

-- Location: LCCOMB_X75_Y33_N30
\Div1|auto_generated|divider|divider|StageOut[118]~242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[118]~242_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[118]~242_combout\);

-- Location: LCCOMB_X76_Y33_N30
\Div1|auto_generated|divider|divider|StageOut[118]~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[118]~283_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[109]~280_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[109]~280_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[118]~283_combout\);

-- Location: LCCOMB_X75_Y33_N4
\Div1|auto_generated|divider|divider|StageOut[117]~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[117]~243_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[117]~243_combout\);

-- Location: LCCOMB_X76_Y33_N20
\Div1|auto_generated|divider|divider|StageOut[117]~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[117]~284_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[108]~281_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[108]~281_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[117]~284_combout\);

-- Location: LCCOMB_X76_Y32_N4
\Div1|auto_generated|divider|divider|StageOut[116]~244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[116]~244_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[116]~244_combout\);

-- Location: LCCOMB_X76_Y33_N26
\Div1|auto_generated|divider|divider|StageOut[116]~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[116]~285_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[107]~282_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[107]~282_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[116]~285_combout\);

-- Location: LCCOMB_X75_Y32_N22
\Div1|auto_generated|divider|divider|StageOut[115]~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[115]~245_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[115]~245_combout\);

-- Location: LCCOMB_X75_Y33_N22
\Div1|auto_generated|divider|divider|StageOut[115]~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[115]~286_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[106]~301_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[106]~301_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[115]~286_combout\);

-- Location: LCCOMB_X75_Y33_N12
\Div1|auto_generated|divider|divider|StageOut[114]~302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[114]~302_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (sub_count(4))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => sub_count(4),
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[114]~302_combout\);

-- Location: LCCOMB_X75_Y32_N24
\Div1|auto_generated|divider|divider|StageOut[114]~246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[114]~246_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[114]~246_combout\);

-- Location: LCCOMB_X74_Y37_N28
\Div1|auto_generated|divider|divider|StageOut[104]~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[104]~249_combout\ = (sub_count(3) & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(3),
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[104]~249_combout\);

-- Location: LCCOMB_X74_Y37_N18
\Div1|auto_generated|divider|divider|StageOut[104]~248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[104]~248_combout\ = (sub_count(3) & \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(3),
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[104]~248_combout\);

-- Location: LCCOMB_X74_Y37_N16
\Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[104]~249_combout\) # (\Div1|auto_generated|divider|divider|StageOut[104]~248_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[104]~249_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[104]~248_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\);

-- Location: LCCOMB_X74_Y32_N26
\Div1|auto_generated|divider|divider|StageOut[113]~250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[113]~250_combout\ = (\Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[113]~250_combout\);

-- Location: LCCOMB_X74_Y32_N22
\Div1|auto_generated|divider|divider|StageOut[113]~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[113]~247_combout\ = (sub_count(3) & \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => sub_count(3),
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[113]~247_combout\);

-- Location: LCCOMB_X75_Y32_N0
\Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[113]~250_combout\) # (\Div1|auto_generated|divider|divider|StageOut[113]~247_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[113]~250_combout\) # (\Div1|auto_generated|divider|divider|StageOut[113]~247_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[113]~250_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[113]~247_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\);

-- Location: LCCOMB_X75_Y32_N2
\Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[114]~302_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[114]~246_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[114]~302_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[114]~246_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[114]~302_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[114]~246_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[114]~302_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[114]~246_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\);

-- Location: LCCOMB_X75_Y32_N4
\Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[115]~245_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[115]~286_combout\))))) # (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[115]~245_combout\) # 
-- ((\Div1|auto_generated|divider|divider|StageOut[115]~286_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[115]~245_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[115]~286_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[115]~245_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[115]~286_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\);

-- Location: LCCOMB_X75_Y32_N6
\Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[116]~244_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[116]~244_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[116]~285_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[116]~285_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\) # (GND)))))
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[116]~244_combout\ & !\Div1|auto_generated|divider|divider|StageOut[116]~285_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[116]~244_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[116]~285_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\);

-- Location: LCCOMB_X75_Y32_N8
\Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & (((\Div1|auto_generated|divider|divider|StageOut[117]~243_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[117]~284_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & ((((\Div1|auto_generated|divider|divider|StageOut[117]~243_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[117]~284_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & ((\Div1|auto_generated|divider|divider|StageOut[117]~243_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[117]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[117]~243_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[117]~284_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\);

-- Location: LCCOMB_X75_Y32_N10
\Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[118]~242_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[118]~283_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[118]~242_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[118]~283_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\);

-- Location: LCCOMB_X75_Y32_N12
\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\);

-- Location: LCCOMB_X74_Y35_N22
\Mod2|auto_generated|divider|divider|StageOut[35]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[35]~37_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan5~3_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[35]~37_combout\);

-- Location: LCCOMB_X74_Y35_N28
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan5~3_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X74_Y35_N16
\Mod2|auto_generated|divider|divider|StageOut[35]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[35]~38_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[35]~38_combout\);

-- Location: LCCOMB_X74_Y35_N0
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[35]~37_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[35]~38_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[35]~37_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[35]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[35]~37_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[35]~38_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X74_Y35_N2
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[36]~36_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[36]~51_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ & (!\Mod2|auto_generated|divider|divider|StageOut[36]~36_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[36]~51_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[36]~36_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[36]~51_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[36]~36_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[36]~51_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X74_Y35_N4
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[37]~50_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[37]~35_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & ((((\Mod2|auto_generated|divider|divider|StageOut[37]~50_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[37]~35_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & ((\Mod2|auto_generated|divider|divider|StageOut[37]~50_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[37]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[37]~50_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[37]~35_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X74_Y35_N6
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[38]~34_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[38]~49_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[38]~34_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[38]~49_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\);

-- Location: LCCOMB_X74_Y35_N8
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[39]~48_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[39]~33_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[39]~48_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[39]~33_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\);

-- Location: LCCOMB_X74_Y35_N10
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[40]~47_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[40]~32_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[40]~47_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[40]~32_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\);

-- Location: LCCOMB_X74_Y35_N12
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~13_cout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X74_Y35_N30
\Mod2|auto_generated|divider|divider|StageOut[44]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[36]~36_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[36]~51_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[36]~36_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[36]~51_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\);

-- Location: LCCOMB_X74_Y35_N24
\Mod2|auto_generated|divider|divider|StageOut[45]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[37]~35_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[37]~50_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[37]~35_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[37]~50_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\);

-- Location: LCCOMB_X75_Y32_N26
\Div1|auto_generated|divider|divider|StageOut[126]~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[126]~251_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[126]~251_combout\);

-- Location: LCCOMB_X75_Y33_N28
\Div1|auto_generated|divider|divider|StageOut[126]~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[126]~287_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[117]~284_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[117]~284_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[126]~287_combout\);

-- Location: LCCOMB_X75_Y32_N14
\Div1|auto_generated|divider|divider|StageOut[125]~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[125]~288_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[116]~285_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[116]~285_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[125]~288_combout\);

-- Location: LCCOMB_X75_Y32_N16
\Div1|auto_generated|divider|divider|StageOut[125]~252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[125]~252_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[125]~252_combout\);

-- Location: LCCOMB_X75_Y32_N28
\Div1|auto_generated|divider|divider|StageOut[124]~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[124]~289_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[115]~286_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[115]~286_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[124]~289_combout\);

-- Location: LCCOMB_X75_Y32_N18
\Div1|auto_generated|divider|divider|StageOut[124]~253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[124]~253_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[124]~253_combout\);

-- Location: LCCOMB_X75_Y32_N30
\Div1|auto_generated|divider|divider|StageOut[123]~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[123]~290_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[114]~302_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[114]~302_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[123]~290_combout\);

-- Location: LCCOMB_X74_Y32_N20
\Div1|auto_generated|divider|divider|StageOut[123]~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[123]~254_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[123]~254_combout\);

-- Location: LCCOMB_X75_Y32_N20
\Div1|auto_generated|divider|divider|StageOut[122]~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[122]~255_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[122]~255_combout\);

-- Location: LCCOMB_X74_Y32_N2
\Div1|auto_generated|divider|divider|StageOut[122]~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[122]~303_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & (sub_count(3))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(3),
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[122]~303_combout\);

-- Location: LCCOMB_X74_Y32_N30
\Div1|auto_generated|divider|divider|StageOut[121]~256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[121]~256_combout\ = (\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & sub_count(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => sub_count(2),
	combout => \Div1|auto_generated|divider|divider|StageOut[121]~256_combout\);

-- Location: LCCOMB_X74_Y32_N18
\Div1|auto_generated|divider|divider|StageOut[112]~258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[112]~258_combout\ = (sub_count(2) & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(2),
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[112]~258_combout\);

-- Location: LCCOMB_X74_Y32_N28
\Div1|auto_generated|divider|divider|StageOut[112]~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[112]~257_combout\ = (sub_count(2) & \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sub_count(2),
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[112]~257_combout\);

-- Location: LCCOMB_X74_Y32_N24
\Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\ = (\Div1|auto_generated|divider|divider|StageOut[112]~258_combout\) # (\Div1|auto_generated|divider|divider|StageOut[112]~257_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[112]~258_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[112]~257_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\);

-- Location: LCCOMB_X74_Y32_N0
\Div1|auto_generated|divider|divider|StageOut[121]~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[121]~259_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[121]~259_combout\);

-- Location: LCCOMB_X74_Y32_N4
\Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[121]~256_combout\) # (\Div1|auto_generated|divider|divider|StageOut[121]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[121]~256_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[121]~259_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1_cout\);

-- Location: LCCOMB_X74_Y32_N6
\Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[122]~255_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[122]~303_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[122]~255_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[122]~303_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3_cout\);

-- Location: LCCOMB_X74_Y32_N8
\Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[123]~290_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[123]~254_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[123]~290_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[123]~254_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5_cout\);

-- Location: LCCOMB_X74_Y32_N10
\Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7_cout\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[124]~289_combout\ & !\Div1|auto_generated|divider|divider|StageOut[124]~253_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[124]~289_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[124]~253_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7_cout\);

-- Location: LCCOMB_X74_Y32_N12
\Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[125]~288_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[125]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[125]~288_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[125]~252_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9_cout\);

-- Location: LCCOMB_X74_Y32_N14
\Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[126]~251_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[126]~287_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[126]~251_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[126]~287_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\);

-- Location: LCCOMB_X74_Y32_N16
\Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\);

-- Location: LCCOMB_X74_Y35_N14
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datac => \LessThan5~3_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\);

-- Location: LCCOMB_X74_Y35_N26
\Mod2|auto_generated|divider|divider|StageOut[42]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\LessThan5~3_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datac => \LessThan5~3_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\);

-- Location: LCCOMB_X74_Y35_N20
\Mod2|auto_generated|divider|divider|StageOut[43]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[35]~38_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[35]~37_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[35]~38_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[35]~37_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\);

-- Location: LCCOMB_X74_Y39_N8
\Mux41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux41~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ $ 
-- (!\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\)))) # (!\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ & 
-- (\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ $ (!\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\,
	combout => \Mux41~0_combout\);

-- Location: LCCOMB_X74_Y39_N2
\Selector138~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector138~0_combout\ = (\main_state.WAIT_LOW~q\ & (\Mux20~0_combout\)) # (!\main_state.WAIT_LOW~q\ & (((\Mux41~0_combout\) # (!\main_state.WAIT_HIGH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux41~0_combout\,
	combout => \Selector138~0_combout\);

-- Location: LCCOMB_X67_Y39_N8
\Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (data_high(5) & ((data_high(4) & ((data_high(7)))) # (!data_high(4) & (data_high(6))))) # (!data_high(5) & (data_high(6) & (data_high(4) $ (data_high(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(6),
	datab => data_high(4),
	datac => data_high(5),
	datad => data_high(7),
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X74_Y39_N28
\Mux40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux40~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\)))) # (!\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ & 
-- (\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ $ (\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\,
	combout => \Mux40~0_combout\);

-- Location: LCCOMB_X74_Y39_N14
\Selector137~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector137~0_combout\ = (\main_state.WAIT_LOW~q\ & (\Mux19~0_combout\)) # (!\main_state.WAIT_LOW~q\ & (((\Mux40~0_combout\) # (!\main_state.WAIT_HIGH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux40~0_combout\,
	combout => \Selector137~0_combout\);

-- Location: LCCOMB_X67_Y39_N26
\Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (data_high(6) & (data_high(7) & ((data_high(5)) # (!data_high(4))))) # (!data_high(6) & (!data_high(4) & (data_high(5) & !data_high(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(6),
	datab => data_high(4),
	datac => data_high(5),
	datad => data_high(7),
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X74_Y39_N0
\Mux39~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux39~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\)))) # (!\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ & \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\,
	combout => \Mux39~0_combout\);

-- Location: LCCOMB_X74_Y39_N22
\Selector136~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector136~0_combout\ = (\main_state.WAIT_LOW~q\ & (\Mux18~0_combout\)) # (!\main_state.WAIT_LOW~q\ & (((\Mux39~0_combout\) # (!\main_state.WAIT_HIGH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux39~0_combout\,
	combout => \Selector136~0_combout\);

-- Location: LCCOMB_X67_Y39_N0
\Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (data_high(5) & ((data_high(4) & (data_high(6))) # (!data_high(4) & (!data_high(6) & data_high(7))))) # (!data_high(5) & (!data_high(7) & (data_high(4) $ (data_high(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(5),
	datab => data_high(4),
	datac => data_high(6),
	datad => data_high(7),
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X74_Y39_N16
\Mux38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ $ 
-- (\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\,
	combout => \Mux38~0_combout\);

-- Location: LCCOMB_X74_Y39_N30
\Selector135~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector135~0_combout\ = (\main_state.WAIT_LOW~q\ & (\Mux17~0_combout\)) # (!\main_state.WAIT_LOW~q\ & (((\Mux38~0_combout\) # (!\main_state.WAIT_HIGH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux38~0_combout\,
	combout => \Selector135~0_combout\);

-- Location: LCCOMB_X67_Y39_N2
\Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (data_high(5) & (((data_high(4) & !data_high(7))))) # (!data_high(5) & ((data_high(6) & ((!data_high(7)))) # (!data_high(6) & (data_high(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(6),
	datab => data_high(4),
	datac => data_high(5),
	datad => data_high(7),
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X74_Y39_N12
\Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\ & (((!\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ & \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\,
	combout => \Mux37~0_combout\);

-- Location: LCCOMB_X74_Y39_N26
\Selector134~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector134~0_combout\ = (\main_state.WAIT_LOW~q\ & (\Mux16~0_combout\)) # (!\main_state.WAIT_LOW~q\ & (((\Mux37~0_combout\) # (!\main_state.WAIT_HIGH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux37~0_combout\,
	combout => \Selector134~0_combout\);

-- Location: LCCOMB_X67_Y39_N16
\Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (data_high(6) & (data_high(4) & (data_high(5) $ (data_high(7))))) # (!data_high(6) & (!data_high(7) & ((data_high(4)) # (data_high(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(6),
	datab => data_high(4),
	datac => data_high(5),
	datad => data_high(7),
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X74_Y39_N24
\Mux36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ $ 
-- (\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\)))) # (!\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\ & 
-- ((\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\,
	combout => \Mux36~0_combout\);

-- Location: LCCOMB_X74_Y39_N10
\Selector133~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector133~0_combout\ = (\main_state.WAIT_LOW~q\ & (\Mux15~0_combout\)) # (!\main_state.WAIT_LOW~q\ & (((\Mux36~0_combout\) # (!\main_state.WAIT_HIGH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux36~0_combout\,
	combout => \Selector133~0_combout\);

-- Location: LCCOMB_X67_Y39_N30
\Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (data_high(4) & ((data_high(7)) # (data_high(6) $ (data_high(5))))) # (!data_high(4) & ((data_high(5)) # (data_high(6) $ (data_high(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_high(6),
	datab => data_high(4),
	datac => data_high(5),
	datad => data_high(7),
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X74_Y39_N20
\Mux35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ $ 
-- (\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\)))) # (!\Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\ $ (\Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[44]~41_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[45]~42_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[42]~39_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[43]~40_combout\,
	combout => \Mux35~0_combout\);

-- Location: LCCOMB_X74_Y39_N18
\Selector132~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector132~0_combout\ = (\main_state.WAIT_LOW~q\ & (!\Mux14~0_combout\)) # (!\main_state.WAIT_LOW~q\ & (((!\Mux35~0_combout\) # (!\main_state.WAIT_HIGH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~0_combout\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux35~0_combout\,
	combout => \Selector132~0_combout\);

-- Location: LCCOMB_X75_Y34_N6
\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\LessThan5~3_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\LessThan5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \LessThan5~3_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X75_Y34_N8
\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (!\LessThan5~3_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (!\LessThan5~3_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \LessThan5~3_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X75_Y34_N10
\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X75_Y34_N12
\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X75_Y34_N16
\Div2|auto_generated|divider|divider|StageOut[18]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~13_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~13_combout\);

-- Location: LCCOMB_X75_Y34_N30
\Div2|auto_generated|divider|divider|StageOut[18]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~12_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \LessThan5~3_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~12_combout\);

-- Location: LCCOMB_X75_Y34_N26
\Div2|auto_generated|divider|divider|StageOut[17]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~14_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \LessThan5~3_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~14_combout\);

-- Location: LCCOMB_X75_Y34_N20
\Div2|auto_generated|divider|divider|StageOut[17]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~15_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~15_combout\);

-- Location: LCCOMB_X75_Y34_N2
\Div2|auto_generated|divider|divider|StageOut[16]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~16_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\LessThan5~3_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \LessThan5~3_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~16_combout\);

-- Location: LCCOMB_X76_Y34_N20
\Div2|auto_generated|divider|divider|StageOut[16]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~17_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~17_combout\);

-- Location: LCCOMB_X77_Y34_N20
\Div2|auto_generated|divider|divider|StageOut[15]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~18_combout\ = (!\LessThan5~3_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~18_combout\);

-- Location: LCCOMB_X77_Y34_N16
\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & !\LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \LessThan5~3_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X77_Y34_N10
\Div2|auto_generated|divider|divider|StageOut[15]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~19_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~19_combout\);

-- Location: LCCOMB_X76_Y34_N22
\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[15]~18_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~19_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[15]~18_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[15]~18_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[15]~19_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X76_Y34_N24
\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[16]~16_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[16]~17_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~16_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[16]~17_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[16]~16_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~17_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[16]~16_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[16]~17_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X76_Y34_N26
\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[17]~14_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~15_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[17]~14_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~15_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[17]~14_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[17]~14_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[17]~15_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X76_Y34_N28
\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~13_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[18]~12_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[18]~13_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[18]~12_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y34_N30
\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y34_N14
\Div2|auto_generated|divider|divider|StageOut[23]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[17]~14_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[17]~14_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X75_Y34_N28
\Div2|auto_generated|divider|divider|StageOut[23]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~20_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~20_combout\);

-- Location: LCCOMB_X76_Y34_N6
\Div2|auto_generated|divider|divider|StageOut[22]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~21_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~21_combout\);

-- Location: LCCOMB_X75_Y34_N4
\Div2|auto_generated|divider|divider|StageOut[22]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~31_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[16]~16_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[16]~16_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: LCCOMB_X75_Y34_N22
\Div2|auto_generated|divider|divider|StageOut[21]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~22_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~22_combout\);

-- Location: LCCOMB_X77_Y34_N18
\Div2|auto_generated|divider|divider|StageOut[21]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~32_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[15]~18_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[15]~18_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~32_combout\);

-- Location: LCCOMB_X75_Y34_N0
\Div2|auto_generated|divider|divider|StageOut[20]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~23_combout\ = (!\LessThan5~3_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~23_combout\);

-- Location: LCCOMB_X75_Y34_N24
\Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & !\LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \LessThan5~3_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X76_Y34_N4
\Div2|auto_generated|divider|divider|StageOut[20]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~24_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~24_combout\);

-- Location: LCCOMB_X76_Y34_N8
\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div2|auto_generated|divider|divider|StageOut[20]~24_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[20]~23_combout\) # (\Div2|auto_generated|divider|divider|StageOut[20]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[20]~24_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X76_Y34_N10
\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[21]~22_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[21]~32_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[21]~22_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[21]~32_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[21]~22_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[21]~32_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[21]~22_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[21]~32_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X76_Y34_N12
\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[22]~21_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~31_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[22]~21_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~31_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[22]~21_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[22]~21_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X76_Y34_N14
\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[23]~30_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[23]~20_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[23]~20_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y34_N16
\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y34_N2
\Div2|auto_generated|divider|divider|StageOut[28]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~33_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[22]~31_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X77_Y34_N8
\Div2|auto_generated|divider|divider|StageOut[28]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~25_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~25_combout\);

-- Location: LCCOMB_X77_Y34_N6
\Div2|auto_generated|divider|divider|StageOut[27]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~26_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~26_combout\);

-- Location: LCCOMB_X76_Y34_N18
\Div2|auto_generated|divider|divider|StageOut[27]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~34_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[21]~32_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[21]~32_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~34_combout\);

-- Location: LCCOMB_X76_Y34_N0
\Div2|auto_generated|divider|divider|StageOut[26]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~35_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[20]~23_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[20]~23_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~35_combout\);

-- Location: LCCOMB_X77_Y34_N4
\Div2|auto_generated|divider|divider|StageOut[26]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~27_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: LCCOMB_X77_Y34_N2
\Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan5~3_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X77_Y34_N12
\Div2|auto_generated|divider|divider|StageOut[25]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~29_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~29_combout\);

-- Location: LCCOMB_X77_Y34_N14
\Div2|auto_generated|divider|divider|StageOut[25]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~28_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\LessThan5~3_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~3_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~28_combout\);

-- Location: LCCOMB_X77_Y34_N22
\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[25]~29_combout\) # (\Div2|auto_generated|divider|divider|StageOut[25]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[25]~29_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[25]~28_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X77_Y34_N24
\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[26]~35_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[26]~27_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[26]~35_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[26]~27_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X77_Y34_N26
\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[27]~26_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[27]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[27]~26_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[27]~34_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X77_Y34_N28
\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[28]~33_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[28]~25_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[28]~25_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y34_N30
\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y37_N20
\Mux34~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux34~0_combout\);

-- Location: LCCOMB_X77_Y37_N6
\Selector131~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector131~0_combout\ = ((\main_state.WAIT_LOW~q\) # (\Mux34~0_combout\)) # (!\main_state.WAIT_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux34~0_combout\,
	combout => \Selector131~0_combout\);

-- Location: LCCOMB_X77_Y37_N28
\Mux33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ 
-- (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux33~0_combout\);

-- Location: LCCOMB_X77_Y37_N18
\Selector130~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector130~0_combout\ = ((\main_state.WAIT_LOW~q\) # (\Mux33~0_combout\)) # (!\main_state.WAIT_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux33~0_combout\,
	combout => \Selector130~0_combout\);

-- Location: LCCOMB_X77_Y37_N0
\Mux32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux32~0_combout\);

-- Location: LCCOMB_X77_Y37_N14
\Selector129~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector129~0_combout\ = ((\main_state.WAIT_LOW~q\) # (\Mux32~0_combout\)) # (!\main_state.WAIT_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux32~0_combout\,
	combout => \Selector129~0_combout\);

-- Location: LCCOMB_X77_Y37_N4
\Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ 
-- (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X77_Y37_N22
\Selector128~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector128~0_combout\ = (\main_state.WAIT_LOW~q\) # ((\Mux31~0_combout\) # (!\main_state.WAIT_HIGH~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \Mux31~0_combout\,
	combout => \Selector128~0_combout\);

-- Location: LCCOMB_X77_Y37_N12
\Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux30~0_combout\);

-- Location: LCCOMB_X77_Y37_N2
\Selector127~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector127~0_combout\ = ((\main_state.WAIT_LOW~q\) # (\Mux30~0_combout\)) # (!\main_state.WAIT_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux30~0_combout\,
	combout => \Selector127~0_combout\);

-- Location: LCCOMB_X77_Y37_N24
\Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux29~0_combout\);

-- Location: LCCOMB_X77_Y37_N26
\Selector126~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector126~0_combout\ = ((\main_state.WAIT_LOW~q\) # (\Mux29~0_combout\)) # (!\main_state.WAIT_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux29~0_combout\,
	combout => \Selector126~0_combout\);

-- Location: LCCOMB_X77_Y37_N16
\Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ 
-- (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux28~0_combout\);

-- Location: LCCOMB_X77_Y37_N10
\Selector125~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector125~0_combout\ = ((\main_state.WAIT_LOW~q\) # (!\Mux28~0_combout\)) # (!\main_state.WAIT_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.WAIT_LOW~q\,
	datad => \Mux28~0_combout\,
	combout => \Selector125~0_combout\);

-- Location: LCCOMB_X69_Y40_N0
\Add6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~0_combout\ = div_count(0) $ (VCC)
-- \Add6~1\ = CARRY(div_count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(0),
	datad => VCC,
	combout => \Add6~0_combout\,
	cout => \Add6~1\);

-- Location: LCCOMB_X70_Y40_N24
\Selector13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector13~1_combout\ = (\Selector32~1_combout\ & (\Add6~0_combout\)) # (!\Selector32~1_combout\ & (((div_count(0) & !\Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~0_combout\,
	datab => \Selector32~1_combout\,
	datac => div_count(0),
	datad => \Selector13~0_combout\,
	combout => \Selector13~1_combout\);

-- Location: FF_X70_Y40_N25
\div_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(0));

-- Location: LCCOMB_X69_Y40_N2
\Add6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~2_combout\ = (div_count(1) & (!\Add6~1\)) # (!div_count(1) & ((\Add6~1\) # (GND)))
-- \Add6~3\ = CARRY((!\Add6~1\) # (!div_count(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(1),
	datad => VCC,
	cin => \Add6~1\,
	combout => \Add6~2_combout\,
	cout => \Add6~3\);

-- Location: LCCOMB_X71_Y40_N2
\Add2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = div_count(1) $ (VCC)
-- \Add2~1\ = CARRY(div_count(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(1),
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X70_Y40_N6
\Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector12~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (((\Add2~0_combout\)))) # (!\main_state.PARALLEL_DIV23~q\ & (\Add6~2_combout\ & (!\Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~2_combout\,
	datab => \Selector13~0_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Add2~0_combout\,
	combout => \Selector12~0_combout\);

-- Location: LCCOMB_X70_Y38_N22
\WideOr0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr0~4_combout\ = (\Selector32~1_combout\) # ((\main_state.INIT_CHECK~q\) # ((\main_state.PARALLEL_DIV23~q\) # (!\main_state.WAIT_HIGH~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector32~1_combout\,
	datab => \main_state.INIT_CHECK~q\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \main_state.WAIT_HIGH~q\,
	combout => \WideOr0~4_combout\);

-- Location: FF_X70_Y40_N7
\div_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector12~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(1));

-- Location: LCCOMB_X71_Y40_N4
\Add2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (div_count(2) & (!\Add2~1\)) # (!div_count(2) & ((\Add2~1\) # (GND)))
-- \Add2~3\ = CARRY((!\Add2~1\) # (!div_count(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(2),
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X69_Y40_N4
\Add6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~4_combout\ = (div_count(2) & (\Add6~3\ $ (GND))) # (!div_count(2) & (!\Add6~3\ & VCC))
-- \Add6~5\ = CARRY((div_count(2) & !\Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(2),
	datad => VCC,
	cin => \Add6~3\,
	combout => \Add6~4_combout\,
	cout => \Add6~5\);

-- Location: LCCOMB_X70_Y40_N4
\Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector11~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (\Add2~2_combout\)) # (!\main_state.PARALLEL_DIV23~q\ & (((\Add6~4_combout\ & !\Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add6~4_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Selector13~0_combout\,
	combout => \Selector11~0_combout\);

-- Location: FF_X70_Y40_N5
\div_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector11~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(2));

-- Location: LCCOMB_X71_Y40_N6
\Add2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = (div_count(3) & (\Add2~3\ $ (GND))) # (!div_count(3) & (!\Add2~3\ & VCC))
-- \Add2~5\ = CARRY((div_count(3) & !\Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(3),
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X69_Y40_N6
\Add6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~6_combout\ = (div_count(3) & (!\Add6~5\)) # (!div_count(3) & ((\Add6~5\) # (GND)))
-- \Add6~7\ = CARRY((!\Add6~5\) # (!div_count(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(3),
	datad => VCC,
	cin => \Add6~5\,
	combout => \Add6~6_combout\,
	cout => \Add6~7\);

-- Location: LCCOMB_X70_Y40_N30
\Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector10~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (\Add2~4_combout\)) # (!\main_state.PARALLEL_DIV23~q\ & (((\Add6~6_combout\ & !\Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add6~6_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Selector13~0_combout\,
	combout => \Selector10~0_combout\);

-- Location: FF_X70_Y40_N31
\div_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector10~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(3));

-- Location: LCCOMB_X69_Y40_N8
\Add6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~8_combout\ = (div_count(4) & (\Add6~7\ $ (GND))) # (!div_count(4) & (!\Add6~7\ & VCC))
-- \Add6~9\ = CARRY((div_count(4) & !\Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(4),
	datad => VCC,
	cin => \Add6~7\,
	combout => \Add6~8_combout\,
	cout => \Add6~9\);

-- Location: LCCOMB_X71_Y40_N8
\Add2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (div_count(4) & (!\Add2~5\)) # (!div_count(4) & ((\Add2~5\) # (GND)))
-- \Add2~7\ = CARRY((!\Add2~5\) # (!div_count(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(4),
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X70_Y40_N12
\Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector9~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (((\Add2~6_combout\)))) # (!\main_state.PARALLEL_DIV23~q\ & (\Add6~8_combout\ & ((!\Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~8_combout\,
	datab => \Add2~6_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Selector13~0_combout\,
	combout => \Selector9~0_combout\);

-- Location: FF_X70_Y40_N13
\div_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector9~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(4));

-- Location: LCCOMB_X71_Y40_N10
\Add2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = (div_count(5) & (\Add2~7\ $ (GND))) # (!div_count(5) & (!\Add2~7\ & VCC))
-- \Add2~9\ = CARRY((div_count(5) & !\Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(5),
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X69_Y40_N10
\Add6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~10_combout\ = (div_count(5) & (!\Add6~9\)) # (!div_count(5) & ((\Add6~9\) # (GND)))
-- \Add6~11\ = CARRY((!\Add6~9\) # (!div_count(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(5),
	datad => VCC,
	cin => \Add6~9\,
	combout => \Add6~10_combout\,
	cout => \Add6~11\);

-- Location: LCCOMB_X71_Y40_N28
\Selector8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector8~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (\Add2~8_combout\)) # (!\main_state.PARALLEL_DIV23~q\ & (((\Add6~10_combout\ & !\Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \main_state.PARALLEL_DIV23~q\,
	datac => \Add6~10_combout\,
	datad => \Selector13~0_combout\,
	combout => \Selector8~0_combout\);

-- Location: FF_X71_Y40_N29
\div_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector8~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(5));

-- Location: LCCOMB_X69_Y40_N12
\Add6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~12_combout\ = (div_count(6) & (\Add6~11\ $ (GND))) # (!div_count(6) & (!\Add6~11\ & VCC))
-- \Add6~13\ = CARRY((div_count(6) & !\Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(6),
	datad => VCC,
	cin => \Add6~11\,
	combout => \Add6~12_combout\,
	cout => \Add6~13\);

-- Location: LCCOMB_X71_Y40_N12
\Add2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = (div_count(6) & (!\Add2~9\)) # (!div_count(6) & ((\Add2~9\) # (GND)))
-- \Add2~11\ = CARRY((!\Add2~9\) # (!div_count(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(6),
	datad => VCC,
	cin => \Add2~9\,
	combout => \Add2~10_combout\,
	cout => \Add2~11\);

-- Location: LCCOMB_X70_Y40_N10
\Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector7~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (((\Add2~10_combout\)))) # (!\main_state.PARALLEL_DIV23~q\ & (\Add6~12_combout\ & ((!\Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~12_combout\,
	datab => \Add2~10_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Selector13~0_combout\,
	combout => \Selector7~0_combout\);

-- Location: FF_X70_Y40_N11
\div_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector7~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(6));

-- Location: LCCOMB_X69_Y40_N14
\Add6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~14_combout\ = (div_count(7) & (!\Add6~13\)) # (!div_count(7) & ((\Add6~13\) # (GND)))
-- \Add6~15\ = CARRY((!\Add6~13\) # (!div_count(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(7),
	datad => VCC,
	cin => \Add6~13\,
	combout => \Add6~14_combout\,
	cout => \Add6~15\);

-- Location: LCCOMB_X71_Y40_N14
\Add2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~12_combout\ = (div_count(7) & (\Add2~11\ $ (GND))) # (!div_count(7) & (!\Add2~11\ & VCC))
-- \Add2~13\ = CARRY((div_count(7) & !\Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(7),
	datad => VCC,
	cin => \Add2~11\,
	combout => \Add2~12_combout\,
	cout => \Add2~13\);

-- Location: LCCOMB_X70_Y40_N2
\Selector6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector6~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (((\Add2~12_combout\)))) # (!\main_state.PARALLEL_DIV23~q\ & (\Add6~14_combout\ & ((!\Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~14_combout\,
	datab => \Add2~12_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Selector13~0_combout\,
	combout => \Selector6~0_combout\);

-- Location: FF_X70_Y40_N3
\div_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector6~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(7));

-- Location: LCCOMB_X69_Y40_N16
\Add6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~16_combout\ = (div_count(8) & (\Add6~15\ $ (GND))) # (!div_count(8) & (!\Add6~15\ & VCC))
-- \Add6~17\ = CARRY((div_count(8) & !\Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(8),
	datad => VCC,
	cin => \Add6~15\,
	combout => \Add6~16_combout\,
	cout => \Add6~17\);

-- Location: LCCOMB_X71_Y40_N16
\Add2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~14_combout\ = (div_count(8) & (!\Add2~13\)) # (!div_count(8) & ((\Add2~13\) # (GND)))
-- \Add2~15\ = CARRY((!\Add2~13\) # (!div_count(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(8),
	datad => VCC,
	cin => \Add2~13\,
	combout => \Add2~14_combout\,
	cout => \Add2~15\);

-- Location: LCCOMB_X70_Y40_N8
\Selector5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector5~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (((\Add2~14_combout\)))) # (!\main_state.PARALLEL_DIV23~q\ & (\Add6~16_combout\ & (!\Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~16_combout\,
	datab => \Selector13~0_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Add2~14_combout\,
	combout => \Selector5~0_combout\);

-- Location: FF_X70_Y40_N9
\div_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector5~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(8));

-- Location: LCCOMB_X71_Y40_N18
\Add2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~16_combout\ = (div_count(9) & (\Add2~15\ $ (GND))) # (!div_count(9) & (!\Add2~15\ & VCC))
-- \Add2~17\ = CARRY((div_count(9) & !\Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(9),
	datad => VCC,
	cin => \Add2~15\,
	combout => \Add2~16_combout\,
	cout => \Add2~17\);

-- Location: LCCOMB_X69_Y40_N18
\Add6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~18_combout\ = (div_count(9) & (!\Add6~17\)) # (!div_count(9) & ((\Add6~17\) # (GND)))
-- \Add6~19\ = CARRY((!\Add6~17\) # (!div_count(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(9),
	datad => VCC,
	cin => \Add6~17\,
	combout => \Add6~18_combout\,
	cout => \Add6~19\);

-- Location: LCCOMB_X70_Y40_N22
\Selector4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector4~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (\Add2~16_combout\)) # (!\main_state.PARALLEL_DIV23~q\ & (((!\Selector13~0_combout\ & \Add6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~16_combout\,
	datab => \Selector13~0_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Add6~18_combout\,
	combout => \Selector4~0_combout\);

-- Location: FF_X70_Y40_N23
\div_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector4~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(9));

-- Location: LCCOMB_X71_Y40_N20
\Add2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~18_combout\ = (div_count(10) & (!\Add2~17\)) # (!div_count(10) & ((\Add2~17\) # (GND)))
-- \Add2~19\ = CARRY((!\Add2~17\) # (!div_count(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(10),
	datad => VCC,
	cin => \Add2~17\,
	combout => \Add2~18_combout\,
	cout => \Add2~19\);

-- Location: LCCOMB_X69_Y40_N20
\Add6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~20_combout\ = (div_count(10) & (\Add6~19\ $ (GND))) # (!div_count(10) & (!\Add6~19\ & VCC))
-- \Add6~21\ = CARRY((div_count(10) & !\Add6~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(10),
	datad => VCC,
	cin => \Add6~19\,
	combout => \Add6~20_combout\,
	cout => \Add6~21\);

-- Location: LCCOMB_X70_Y40_N28
\Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector3~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (\Add2~18_combout\)) # (!\main_state.PARALLEL_DIV23~q\ & (((!\Selector13~0_combout\ & \Add6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~18_combout\,
	datab => \Selector13~0_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Add6~20_combout\,
	combout => \Selector3~0_combout\);

-- Location: FF_X70_Y40_N29
\div_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector3~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(10));

-- Location: LCCOMB_X69_Y40_N22
\Add6~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~22_combout\ = (div_count(11) & (!\Add6~21\)) # (!div_count(11) & ((\Add6~21\) # (GND)))
-- \Add6~23\ = CARRY((!\Add6~21\) # (!div_count(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(11),
	datad => VCC,
	cin => \Add6~21\,
	combout => \Add6~22_combout\,
	cout => \Add6~23\);

-- Location: LCCOMB_X71_Y40_N22
\Add2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = (div_count(11) & (\Add2~19\ $ (GND))) # (!div_count(11) & (!\Add2~19\ & VCC))
-- \Add2~21\ = CARRY((div_count(11) & !\Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(11),
	datad => VCC,
	cin => \Add2~19\,
	combout => \Add2~20_combout\,
	cout => \Add2~21\);

-- Location: LCCOMB_X70_Y40_N20
\Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (((\Add2~20_combout\)))) # (!\main_state.PARALLEL_DIV23~q\ & (!\Selector13~0_combout\ & (\Add6~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.PARALLEL_DIV23~q\,
	datab => \Selector13~0_combout\,
	datac => \Add6~22_combout\,
	datad => \Add2~20_combout\,
	combout => \Selector2~0_combout\);

-- Location: FF_X70_Y40_N21
\div_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector2~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(11));

-- Location: LCCOMB_X69_Y40_N24
\Add6~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~24_combout\ = (div_count(12) & (\Add6~23\ $ (GND))) # (!div_count(12) & (!\Add6~23\ & VCC))
-- \Add6~25\ = CARRY((div_count(12) & !\Add6~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(12),
	datad => VCC,
	cin => \Add6~23\,
	combout => \Add6~24_combout\,
	cout => \Add6~25\);

-- Location: LCCOMB_X71_Y40_N24
\Add2~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~22_combout\ = (div_count(12) & (!\Add2~21\)) # (!div_count(12) & ((\Add2~21\) # (GND)))
-- \Add2~23\ = CARRY((!\Add2~21\) # (!div_count(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(12),
	datad => VCC,
	cin => \Add2~21\,
	combout => \Add2~22_combout\,
	cout => \Add2~23\);

-- Location: LCCOMB_X70_Y40_N18
\Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (((\Add2~22_combout\)))) # (!\main_state.PARALLEL_DIV23~q\ & (\Add6~24_combout\ & (!\Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~24_combout\,
	datab => \Selector13~0_combout\,
	datac => \main_state.PARALLEL_DIV23~q\,
	datad => \Add2~22_combout\,
	combout => \Selector1~0_combout\);

-- Location: FF_X70_Y40_N19
\div_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector1~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(12));

-- Location: LCCOMB_X71_Y40_N26
\Add2~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~24_combout\ = \Add2~23\ $ (!div_count(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => div_count(13),
	cin => \Add2~23\,
	combout => \Add2~24_combout\);

-- Location: LCCOMB_X69_Y40_N26
\Add6~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~26_combout\ = \Add6~25\ $ (div_count(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => div_count(13),
	cin => \Add6~25\,
	combout => \Add6~26_combout\);

-- Location: LCCOMB_X71_Y40_N0
\Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = (\main_state.PARALLEL_DIV23~q\ & (\Add2~24_combout\)) # (!\main_state.PARALLEL_DIV23~q\ & (((\Add6~26_combout\ & !\Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~24_combout\,
	datab => \main_state.PARALLEL_DIV23~q\,
	datac => \Add6~26_combout\,
	datad => \Selector13~0_combout\,
	combout => \Selector0~0_combout\);

-- Location: FF_X71_Y40_N1
\div_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector0~0_combout\,
	ena => \WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => div_count(13));

-- Location: LCCOMB_X67_Y43_N20
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = div_count(11) $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(div_count(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(11),
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X67_Y43_N22
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (div_count(12) & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!div_count(12) & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!div_count(12) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(12),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X67_Y43_N24
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (div_count(13) & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!div_count(13) & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((div_count(13) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(13),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X67_Y43_N26
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X67_Y43_N6
\Mod0|auto_generated|divider|divider|StageOut[45]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~193_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~193_combout\);

-- Location: LCCOMB_X67_Y43_N12
\Mod0|auto_generated|divider|divider|StageOut[45]~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~192_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & div_count(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => div_count(13),
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~192_combout\);

-- Location: LCCOMB_X66_Y43_N12
\Mod0|auto_generated|divider|divider|StageOut[44]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~195_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~195_combout\);

-- Location: LCCOMB_X66_Y43_N24
\Mod0|auto_generated|divider|divider|StageOut[44]~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~194_combout\ = (div_count(12) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(12),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~194_combout\);

-- Location: LCCOMB_X67_Y43_N4
\Mod0|auto_generated|divider|divider|StageOut[43]~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~196_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & div_count(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => div_count(11),
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~196_combout\);

-- Location: LCCOMB_X67_Y43_N10
\Mod0|auto_generated|divider|divider|StageOut[43]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~197_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~197_combout\);

-- Location: LCCOMB_X66_Y43_N26
\Mod0|auto_generated|divider|divider|StageOut[42]~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~198_combout\ = (div_count(10) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(10),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~198_combout\);

-- Location: LCCOMB_X66_Y43_N20
\Mod0|auto_generated|divider|divider|StageOut[42]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~199_combout\ = (div_count(10) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(10),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~199_combout\);

-- Location: LCCOMB_X66_Y43_N2
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[42]~198_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~199_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[42]~198_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[42]~198_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[42]~199_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X66_Y43_N4
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[43]~196_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[43]~197_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~196_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[43]~197_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[43]~196_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~197_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[43]~196_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[43]~197_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X66_Y43_N6
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[44]~195_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~194_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[44]~195_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~194_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~195_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[44]~195_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~194_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X66_Y43_N8
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[45]~193_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~192_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~193_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[45]~192_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[45]~193_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~192_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~193_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~192_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X66_Y43_N10
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y43_N8
\Mod0|auto_generated|divider|divider|StageOut[60]~351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~351_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((div_count(13)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => div_count(13),
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~351_combout\);

-- Location: LCCOMB_X67_Y43_N16
\Mod0|auto_generated|divider|divider|StageOut[60]~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~200_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~200_combout\);

-- Location: LCCOMB_X66_Y43_N18
\Mod0|auto_generated|divider|divider|StageOut[59]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~201_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~201_combout\);

-- Location: LCCOMB_X66_Y43_N0
\Mod0|auto_generated|divider|divider|StageOut[59]~352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~352_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (div_count(12))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => div_count(12),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~352_combout\);

-- Location: LCCOMB_X66_Y43_N28
\Mod0|auto_generated|divider|divider|StageOut[58]~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~202_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~202_combout\);

-- Location: LCCOMB_X67_Y43_N2
\Mod0|auto_generated|divider|divider|StageOut[58]~353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~353_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((div_count(11)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => div_count(11),
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~353_combout\);

-- Location: LCCOMB_X66_Y43_N22
\Mod0|auto_generated|divider|divider|StageOut[57]~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~204_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~204_combout\);

-- Location: LCCOMB_X69_Y43_N8
\Mod0|auto_generated|divider|divider|StageOut[57]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~203_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & div_count(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => div_count(10),
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~203_combout\);

-- Location: LCCOMB_X69_Y43_N12
\Mod0|auto_generated|divider|divider|StageOut[56]~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~206_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & div_count(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => div_count(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~206_combout\);

-- Location: LCCOMB_X69_Y43_N2
\Mod0|auto_generated|divider|divider|StageOut[56]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~205_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & div_count(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => div_count(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~205_combout\);

-- Location: LCCOMB_X69_Y43_N18
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[56]~206_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[56]~205_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[56]~206_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[56]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~206_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[56]~205_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X69_Y43_N20
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[57]~204_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~203_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~204_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[57]~203_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[57]~204_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~203_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~204_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[57]~203_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X69_Y43_N22
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[58]~202_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~353_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[58]~202_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~353_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~202_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~202_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~353_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X69_Y43_N24
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[59]~201_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[59]~352_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[59]~201_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[59]~352_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[59]~201_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[59]~352_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[59]~201_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[59]~352_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X69_Y43_N26
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[60]~351_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[60]~200_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~351_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[60]~200_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~351_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[60]~200_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~351_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~200_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X69_Y43_N28
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y43_N18
\Mod0|auto_generated|divider|divider|StageOut[75]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~299_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~351_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[60]~351_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~299_combout\);

-- Location: LCCOMB_X70_Y43_N4
\Mod0|auto_generated|divider|divider|StageOut[75]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~207_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~207_combout\);

-- Location: LCCOMB_X66_Y43_N16
\Mod0|auto_generated|divider|divider|StageOut[74]~300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~300_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[59]~352_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[59]~352_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~300_combout\);

-- Location: LCCOMB_X70_Y43_N2
\Mod0|auto_generated|divider|divider|StageOut[74]~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~208_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~208_combout\);

-- Location: LCCOMB_X66_Y43_N30
\Mod0|auto_generated|divider|divider|StageOut[73]~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~301_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~353_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~353_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~301_combout\);

-- Location: LCCOMB_X69_Y43_N6
\Mod0|auto_generated|divider|divider|StageOut[73]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~209_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~209_combout\);

-- Location: LCCOMB_X66_Y43_N14
\Mod0|auto_generated|divider|divider|StageOut[72]~354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~354_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((div_count(10)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => div_count(10),
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~354_combout\);

-- Location: LCCOMB_X69_Y43_N16
\Mod0|auto_generated|divider|divider|StageOut[72]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~210_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~210_combout\);

-- Location: LCCOMB_X69_Y43_N10
\Mod0|auto_generated|divider|divider|StageOut[71]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~211_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & div_count(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => div_count(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~211_combout\);

-- Location: LCCOMB_X69_Y43_N4
\Mod0|auto_generated|divider|divider|StageOut[71]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~212_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~212_combout\);

-- Location: LCCOMB_X69_Y43_N14
\Mod0|auto_generated|divider|divider|StageOut[70]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~213_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & div_count(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => div_count(8),
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~213_combout\);

-- Location: LCCOMB_X70_Y43_N8
\Mod0|auto_generated|divider|divider|StageOut[70]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~214_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & div_count(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => div_count(8),
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~214_combout\);

-- Location: LCCOMB_X70_Y43_N12
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[70]~213_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[70]~214_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[70]~213_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[70]~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~213_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~214_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X70_Y43_N14
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[71]~211_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[71]~212_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~211_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[71]~212_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[71]~211_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~212_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[71]~211_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[71]~212_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X70_Y43_N16
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[72]~354_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~210_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[72]~354_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~210_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~354_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~354_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~210_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X70_Y43_N18
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[73]~301_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[73]~209_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~301_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[73]~209_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[73]~301_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~209_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~301_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[73]~209_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X70_Y43_N20
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[74]~300_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~208_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~300_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[74]~208_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[74]~300_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[74]~208_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~300_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[74]~208_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X70_Y43_N22
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[75]~299_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[75]~207_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~299_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[75]~207_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[75]~299_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~207_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~299_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[75]~207_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X70_Y43_N24
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X70_Y43_N10
\Mod0|auto_generated|divider|divider|StageOut[90]~302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~302_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[75]~299_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~299_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~302_combout\);

-- Location: LCCOMB_X71_Y43_N8
\Mod0|auto_generated|divider|divider|StageOut[90]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~215_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~215_combout\);

-- Location: LCCOMB_X70_Y43_N26
\Mod0|auto_generated|divider|divider|StageOut[89]~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~303_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~300_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[74]~300_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~303_combout\);

-- Location: LCCOMB_X71_Y43_N2
\Mod0|auto_generated|divider|divider|StageOut[89]~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~216_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~216_combout\);

-- Location: LCCOMB_X71_Y43_N28
\Mod0|auto_generated|divider|divider|StageOut[88]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~217_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~217_combout\);

-- Location: LCCOMB_X69_Y43_N0
\Mod0|auto_generated|divider|divider|StageOut[88]~304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~304_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[73]~301_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~301_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~304_combout\);

-- Location: LCCOMB_X70_Y43_N0
\Mod0|auto_generated|divider|divider|StageOut[87]~305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~305_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~354_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[72]~354_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~305_combout\);

-- Location: LCCOMB_X70_Y43_N6
\Mod0|auto_generated|divider|divider|StageOut[87]~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~218_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~218_combout\);

-- Location: LCCOMB_X69_Y43_N30
\Mod0|auto_generated|divider|divider|StageOut[86]~355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~355_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((div_count(9)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => div_count(9),
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~355_combout\);

-- Location: LCCOMB_X70_Y43_N28
\Mod0|auto_generated|divider|divider|StageOut[86]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~219_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~219_combout\);

-- Location: LCCOMB_X71_Y43_N30
\Mod0|auto_generated|divider|divider|StageOut[85]~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~220_combout\ = (div_count(8) & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(8),
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~220_combout\);

-- Location: LCCOMB_X69_Y44_N24
\Mod0|auto_generated|divider|divider|StageOut[85]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~221_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~221_combout\);

-- Location: LCCOMB_X71_Y43_N6
\Mod0|auto_generated|divider|divider|StageOut[84]~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~223_combout\ = (div_count(7) & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(7),
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~223_combout\);

-- Location: LCCOMB_X71_Y43_N4
\Mod0|auto_generated|divider|divider|StageOut[84]~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~222_combout\ = (div_count(7) & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(7),
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~222_combout\);

-- Location: LCCOMB_X71_Y43_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[84]~223_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~222_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[84]~223_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~223_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~222_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X71_Y43_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[85]~220_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[85]~221_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~220_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[85]~221_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[85]~220_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~221_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[85]~220_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~221_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X71_Y43_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[86]~355_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~219_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[86]~355_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~219_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~355_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[86]~355_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[86]~219_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X71_Y43_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[87]~305_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[87]~218_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~305_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[87]~218_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[87]~305_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~218_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[87]~305_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[87]~218_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X71_Y43_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[88]~217_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[88]~304_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[88]~217_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[88]~304_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[88]~217_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[88]~304_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[88]~217_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~304_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X71_Y43_N20
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[89]~303_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[89]~216_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~303_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[89]~216_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[89]~303_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~216_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[89]~303_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[89]~216_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X71_Y43_N22
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[90]~302_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~215_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~302_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[90]~215_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[90]~302_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[90]~215_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~302_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~215_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X71_Y43_N24
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X67_Y45_N20
\Mod0|auto_generated|divider|divider|StageOut[105]~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~224_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~224_combout\);

-- Location: LCCOMB_X70_Y43_N30
\Mod0|auto_generated|divider|divider|StageOut[105]~306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~306_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~302_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~302_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~306_combout\);

-- Location: LCCOMB_X71_Y43_N0
\Mod0|auto_generated|divider|divider|StageOut[104]~307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~307_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[89]~303_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[89]~303_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~307_combout\);

-- Location: LCCOMB_X69_Y44_N18
\Mod0|auto_generated|divider|divider|StageOut[104]~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~225_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~225_combout\);

-- Location: LCCOMB_X69_Y45_N22
\Mod0|auto_generated|divider|divider|StageOut[103]~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~226_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~226_combout\);

-- Location: LCCOMB_X71_Y43_N26
\Mod0|auto_generated|divider|divider|StageOut[103]~308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~308_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[88]~304_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[88]~304_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~308_combout\);

-- Location: LCCOMB_X70_Y44_N28
\Mod0|auto_generated|divider|divider|StageOut[102]~309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~309_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[87]~305_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[87]~305_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~309_combout\);

-- Location: LCCOMB_X69_Y44_N0
\Mod0|auto_generated|divider|divider|StageOut[102]~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~227_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~227_combout\);

-- Location: LCCOMB_X69_Y44_N30
\Mod0|auto_generated|divider|divider|StageOut[101]~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~228_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~228_combout\);

-- Location: LCCOMB_X69_Y44_N6
\Mod0|auto_generated|divider|divider|StageOut[101]~310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~310_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~355_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[86]~355_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~310_combout\);

-- Location: LCCOMB_X69_Y44_N4
\Mod0|auto_generated|divider|divider|StageOut[100]~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~229_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~229_combout\);

-- Location: LCCOMB_X69_Y44_N10
\Mod0|auto_generated|divider|divider|StageOut[100]~356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~356_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (div_count(8))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(8),
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~356_combout\);

-- Location: LCCOMB_X69_Y45_N30
\Mod0|auto_generated|divider|divider|StageOut[99]~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~231_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~231_combout\);

-- Location: LCCOMB_X69_Y45_N24
\Mod0|auto_generated|divider|divider|StageOut[99]~230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~230_combout\ = (div_count(7) & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(7),
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~230_combout\);

-- Location: LCCOMB_X69_Y45_N26
\Mod0|auto_generated|divider|divider|StageOut[98]~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~233_combout\ = (div_count(6) & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(6),
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~233_combout\);

-- Location: LCCOMB_X69_Y45_N20
\Mod0|auto_generated|divider|divider|StageOut[98]~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~232_combout\ = (div_count(6) & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(6),
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~232_combout\);

-- Location: LCCOMB_X69_Y45_N0
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[98]~233_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[98]~232_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[98]~233_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[98]~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~233_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~232_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X69_Y45_N2
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[99]~231_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[99]~230_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~231_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[99]~230_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[99]~231_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~230_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~231_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~230_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X69_Y45_N4
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[100]~229_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~356_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[100]~229_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~356_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~229_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~229_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~356_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X69_Y45_N6
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[101]~228_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~310_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[101]~228_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[101]~310_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[101]~228_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[101]~310_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~228_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~310_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X69_Y45_N8
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[102]~309_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[102]~227_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[102]~309_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[102]~227_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[102]~309_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[102]~227_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~309_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~227_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X69_Y45_N10
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[103]~226_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[103]~308_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~226_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[103]~308_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[103]~226_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~308_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~226_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~308_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X69_Y45_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[104]~307_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~225_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~307_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[104]~225_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[104]~307_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[104]~225_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~307_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~225_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X69_Y45_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[105]~224_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[105]~306_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~224_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[105]~306_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[105]~224_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~306_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[105]~224_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[105]~306_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X69_Y45_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X67_Y45_N10
\Mod0|auto_generated|divider|divider|StageOut[120]~311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~311_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[105]~306_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[105]~306_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~311_combout\);

-- Location: LCCOMB_X66_Y45_N0
\Mod0|auto_generated|divider|divider|StageOut[120]~234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~234_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~234_combout\);

-- Location: LCCOMB_X69_Y44_N12
\Mod0|auto_generated|divider|divider|StageOut[119]~312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~312_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~307_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~307_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~312_combout\);

-- Location: LCCOMB_X66_Y45_N2
\Mod0|auto_generated|divider|divider|StageOut[119]~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~235_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~235_combout\);

-- Location: LCCOMB_X65_Y45_N0
\Mod0|auto_generated|divider|divider|StageOut[118]~236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~236_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~236_combout\);

-- Location: LCCOMB_X69_Y45_N28
\Mod0|auto_generated|divider|divider|StageOut[118]~313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~313_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[103]~308_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~308_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~313_combout\);

-- Location: LCCOMB_X67_Y45_N6
\Mod0|auto_generated|divider|divider|StageOut[117]~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~237_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~237_combout\);

-- Location: LCCOMB_X69_Y44_N22
\Mod0|auto_generated|divider|divider|StageOut[117]~314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~314_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[102]~309_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~309_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~314_combout\);

-- Location: LCCOMB_X67_Y45_N4
\Mod0|auto_generated|divider|divider|StageOut[116]~315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~315_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[101]~310_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~310_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~315_combout\);

-- Location: LCCOMB_X67_Y45_N12
\Mod0|auto_generated|divider|divider|StageOut[116]~238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~238_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~238_combout\);

-- Location: LCCOMB_X66_Y45_N28
\Mod0|auto_generated|divider|divider|StageOut[115]~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~239_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~239_combout\);

-- Location: LCCOMB_X69_Y44_N20
\Mod0|auto_generated|divider|divider|StageOut[115]~316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~316_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~356_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~356_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~316_combout\);

-- Location: LCCOMB_X69_Y45_N18
\Mod0|auto_generated|divider|divider|StageOut[114]~357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~357_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (div_count(7))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(7),
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~357_combout\);

-- Location: LCCOMB_X65_Y45_N6
\Mod0|auto_generated|divider|divider|StageOut[114]~240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~240_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~240_combout\);

-- Location: LCCOMB_X67_Y45_N2
\Mod0|auto_generated|divider|divider|StageOut[113]~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~241_combout\ = (div_count(6) & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(6),
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~241_combout\);

-- Location: LCCOMB_X67_Y45_N0
\Mod0|auto_generated|divider|divider|StageOut[113]~242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~242_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~242_combout\);

-- Location: LCCOMB_X66_Y45_N30
\Mod0|auto_generated|divider|divider|StageOut[112]~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~243_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & div_count(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => div_count(5),
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~243_combout\);

-- Location: LCCOMB_X66_Y45_N4
\Mod0|auto_generated|divider|divider|StageOut[112]~244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~244_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & div_count(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => div_count(5),
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~244_combout\);

-- Location: LCCOMB_X66_Y45_N6
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[112]~243_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[112]~244_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[112]~243_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[112]~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~243_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[112]~244_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X66_Y45_N8
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[113]~241_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[113]~242_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[113]~241_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[113]~242_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[113]~241_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[113]~242_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[113]~241_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[113]~242_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X66_Y45_N10
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[114]~357_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~240_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[114]~357_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~240_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[114]~357_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[114]~357_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[114]~240_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X66_Y45_N12
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[115]~239_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[115]~316_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~239_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[115]~316_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[115]~239_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~316_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[115]~239_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~316_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X66_Y45_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[116]~315_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~238_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~315_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[116]~238_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[116]~315_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[116]~238_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[116]~315_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~238_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X66_Y45_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[117]~237_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[117]~314_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~237_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[117]~314_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[117]~237_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~314_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~237_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[117]~314_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X66_Y45_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[118]~236_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[118]~313_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[118]~236_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[118]~313_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[118]~236_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[118]~313_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[118]~236_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[118]~313_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X66_Y45_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[119]~312_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[119]~235_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[119]~312_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[119]~235_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[119]~312_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[119]~235_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[119]~312_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[119]~235_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X66_Y45_N22
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[120]~311_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[120]~234_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[120]~311_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[120]~234_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[120]~311_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[120]~234_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[120]~311_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[120]~234_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X66_Y45_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X65_Y44_N24
\Mod0|auto_generated|divider|divider|StageOut[135]~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~245_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~245_combout\);

-- Location: LCCOMB_X67_Y45_N30
\Mod0|auto_generated|divider|divider|StageOut[135]~317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~317_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[120]~311_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[120]~311_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~317_combout\);

-- Location: LCCOMB_X66_Y45_N26
\Mod0|auto_generated|divider|divider|StageOut[134]~318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~318_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[119]~312_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[119]~312_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~318_combout\);

-- Location: LCCOMB_X63_Y45_N0
\Mod0|auto_generated|divider|divider|StageOut[134]~246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~246_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~246_combout\);

-- Location: LCCOMB_X64_Y45_N30
\Mod0|auto_generated|divider|divider|StageOut[133]~319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~319_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[118]~313_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[118]~313_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~319_combout\);

-- Location: LCCOMB_X64_Y45_N24
\Mod0|auto_generated|divider|divider|StageOut[133]~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~247_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~247_combout\);

-- Location: LCCOMB_X67_Y45_N16
\Mod0|auto_generated|divider|divider|StageOut[132]~320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~320_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[117]~314_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[117]~314_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~320_combout\);

-- Location: LCCOMB_X67_Y45_N22
\Mod0|auto_generated|divider|divider|StageOut[132]~248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~248_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~248_combout\);

-- Location: LCCOMB_X67_Y45_N14
\Mod0|auto_generated|divider|divider|StageOut[131]~321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~321_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~315_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[116]~315_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~321_combout\);

-- Location: LCCOMB_X63_Y45_N2
\Mod0|auto_generated|divider|divider|StageOut[131]~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~249_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~249_combout\);

-- Location: LCCOMB_X64_Y45_N20
\Mod0|auto_generated|divider|divider|StageOut[130]~322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~322_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[115]~316_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[115]~316_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~322_combout\);

-- Location: LCCOMB_X64_Y45_N6
\Mod0|auto_generated|divider|divider|StageOut[130]~250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~250_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~250_combout\);

-- Location: LCCOMB_X64_Y45_N4
\Mod0|auto_generated|divider|divider|StageOut[129]~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~251_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~251_combout\);

-- Location: LCCOMB_X64_Y45_N14
\Mod0|auto_generated|divider|divider|StageOut[129]~323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~323_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[114]~357_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[114]~357_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~323_combout\);

-- Location: LCCOMB_X67_Y45_N24
\Mod0|auto_generated|divider|divider|StageOut[128]~252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~252_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~252_combout\);

-- Location: LCCOMB_X67_Y45_N8
\Mod0|auto_generated|divider|divider|StageOut[128]~358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~358_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (div_count(6))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => div_count(6),
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~358_combout\);

-- Location: LCCOMB_X65_Y44_N4
\Mod0|auto_generated|divider|divider|StageOut[127]~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~254_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~254_combout\);

-- Location: LCCOMB_X65_Y44_N6
\Mod0|auto_generated|divider|divider|StageOut[127]~253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~253_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & div_count(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => div_count(5),
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~253_combout\);

-- Location: LCCOMB_X63_Y45_N4
\Mod0|auto_generated|divider|divider|StageOut[126]~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~255_combout\ = (div_count(4) & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(4),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~255_combout\);

-- Location: LCCOMB_X63_Y45_N28
\Mod0|auto_generated|divider|divider|StageOut[126]~256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~256_combout\ = (div_count(4) & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(4),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~256_combout\);

-- Location: LCCOMB_X63_Y45_N6
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[126]~255_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~256_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[126]~255_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[126]~255_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[126]~256_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X63_Y45_N8
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[127]~254_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[127]~253_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~254_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[127]~253_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[127]~254_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~253_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[127]~254_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[127]~253_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X63_Y45_N10
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[128]~252_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~358_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[128]~252_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~358_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~252_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~252_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[128]~358_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X63_Y45_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[129]~251_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[129]~323_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~251_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[129]~323_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[129]~251_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~323_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~251_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~323_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X63_Y45_N14
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[130]~322_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[130]~250_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[130]~322_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[130]~250_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[130]~322_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[130]~250_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~322_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[130]~250_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X63_Y45_N16
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[131]~321_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[131]~249_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[131]~321_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[131]~249_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[131]~321_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[131]~249_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[131]~321_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[131]~249_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X63_Y45_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[132]~320_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[132]~248_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[132]~320_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[132]~248_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[132]~320_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[132]~248_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~320_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[132]~248_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X63_Y45_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[133]~319_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[133]~247_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~319_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[133]~247_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[133]~319_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~247_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[133]~319_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[133]~247_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X63_Y45_N22
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[134]~318_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~246_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~318_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[134]~246_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[134]~318_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[134]~246_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[134]~318_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[134]~246_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X63_Y45_N24
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[135]~245_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[135]~317_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~245_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[135]~317_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[135]~245_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~317_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[135]~245_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[135]~317_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X63_Y45_N26
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X65_Y44_N2
\Mod0|auto_generated|divider|divider|StageOut[150]~324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~324_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[135]~317_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[135]~317_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~324_combout\);

-- Location: LCCOMB_X65_Y44_N10
\Mod0|auto_generated|divider|divider|StageOut[150]~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~257_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~257_combout\);

-- Location: LCCOMB_X65_Y44_N16
\Mod0|auto_generated|divider|divider|StageOut[149]~258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~258_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~258_combout\);

-- Location: LCCOMB_X65_Y44_N20
\Mod0|auto_generated|divider|divider|StageOut[149]~325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~325_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~318_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[134]~318_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~325_combout\);

-- Location: LCCOMB_X64_Y45_N16
\Mod0|auto_generated|divider|divider|StageOut[148]~326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~326_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[133]~319_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[133]~319_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~326_combout\);

-- Location: LCCOMB_X64_Y45_N22
\Mod0|auto_generated|divider|divider|StageOut[148]~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~259_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~259_combout\);

-- Location: LCCOMB_X67_Y45_N28
\Mod0|auto_generated|divider|divider|StageOut[147]~327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~327_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[132]~320_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~320_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~327_combout\);

-- Location: LCCOMB_X65_Y47_N24
\Mod0|auto_generated|divider|divider|StageOut[147]~260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~260_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~260_combout\);

-- Location: LCCOMB_X63_Y45_N30
\Mod0|auto_generated|divider|divider|StageOut[146]~328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~328_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[131]~321_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[131]~321_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~328_combout\);

-- Location: LCCOMB_X64_Y46_N8
\Mod0|auto_generated|divider|divider|StageOut[146]~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~261_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~261_combout\);

-- Location: LCCOMB_X64_Y46_N30
\Mod0|auto_generated|divider|divider|StageOut[145]~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~262_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~262_combout\);

-- Location: LCCOMB_X64_Y45_N18
\Mod0|auto_generated|divider|divider|StageOut[145]~329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~329_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[130]~322_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[130]~322_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~329_combout\);

-- Location: LCCOMB_X64_Y45_N12
\Mod0|auto_generated|divider|divider|StageOut[144]~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~263_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~263_combout\);

-- Location: LCCOMB_X64_Y45_N28
\Mod0|auto_generated|divider|divider|StageOut[144]~330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~330_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[129]~323_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~323_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~330_combout\);

-- Location: LCCOMB_X64_Y45_N26
\Mod0|auto_generated|divider|divider|StageOut[143]~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~264_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~264_combout\);

-- Location: LCCOMB_X67_Y45_N26
\Mod0|auto_generated|divider|divider|StageOut[143]~331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~331_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~358_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[128]~358_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~331_combout\);

-- Location: LCCOMB_X64_Y45_N8
\Mod0|auto_generated|divider|divider|StageOut[142]~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~265_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~265_combout\);

-- Location: LCCOMB_X65_Y44_N0
\Mod0|auto_generated|divider|divider|StageOut[142]~359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~359_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (div_count(5))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => div_count(5),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~359_combout\);

-- Location: LCCOMB_X65_Y47_N28
\Mod0|auto_generated|divider|divider|StageOut[141]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~267_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~267_combout\);

-- Location: LCCOMB_X65_Y47_N26
\Mod0|auto_generated|divider|divider|StageOut[141]~266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~266_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & div_count(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => div_count(4),
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~266_combout\);

-- Location: LCCOMB_X65_Y47_N22
\Mod0|auto_generated|divider|divider|StageOut[140]~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~268_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & div_count(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => div_count(3),
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~268_combout\);

-- Location: LCCOMB_X65_Y47_N16
\Mod0|auto_generated|divider|divider|StageOut[140]~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~269_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & div_count(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => div_count(3),
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~269_combout\);

-- Location: LCCOMB_X65_Y45_N8
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[140]~268_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[140]~269_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[140]~268_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[140]~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[140]~268_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~269_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X65_Y45_N10
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[141]~267_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[141]~266_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~267_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[141]~266_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[141]~267_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~266_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[141]~267_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[141]~266_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X65_Y45_N12
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[142]~265_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~359_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[142]~265_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~359_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[142]~265_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[142]~265_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[142]~359_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X65_Y45_N14
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[143]~264_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[143]~331_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[143]~264_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[143]~331_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[143]~264_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[143]~331_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[143]~264_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[143]~331_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X65_Y45_N16
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[144]~263_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[144]~330_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[144]~263_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[144]~330_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[144]~263_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[144]~330_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[144]~263_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~330_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X65_Y45_N18
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[145]~262_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~329_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~262_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[145]~329_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[145]~262_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~329_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~262_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[145]~329_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X65_Y45_N20
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[146]~328_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~261_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~328_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[146]~261_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[146]~328_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[146]~261_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~328_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~261_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X65_Y45_N22
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[147]~327_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[147]~260_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~327_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[147]~260_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[147]~327_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~260_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[147]~327_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~260_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X65_Y45_N24
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[148]~326_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[148]~259_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[148]~326_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[148]~259_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[148]~326_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[148]~259_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[148]~326_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[148]~259_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X65_Y45_N26
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[149]~258_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[149]~325_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[149]~258_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[149]~325_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[149]~258_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[149]~325_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[149]~258_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[149]~325_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X65_Y45_N28
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[150]~324_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[150]~257_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[150]~324_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[150]~257_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[150]~324_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[150]~257_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[150]~324_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[150]~257_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X65_Y45_N30
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X65_Y44_N26
\Mod0|auto_generated|divider|divider|StageOut[165]~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~270_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~270_combout\);

-- Location: LCCOMB_X65_Y44_N30
\Mod0|auto_generated|divider|divider|StageOut[165]~332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~332_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[150]~324_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[150]~324_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~332_combout\);

-- Location: LCCOMB_X65_Y44_N28
\Mod0|auto_generated|divider|divider|StageOut[164]~333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~333_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[149]~325_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[149]~325_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~333_combout\);

-- Location: LCCOMB_X66_Y46_N28
\Mod0|auto_generated|divider|divider|StageOut[164]~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~271_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~271_combout\);

-- Location: LCCOMB_X66_Y46_N30
\Mod0|auto_generated|divider|divider|StageOut[163]~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~272_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~272_combout\);

-- Location: LCCOMB_X64_Y45_N2
\Mod0|auto_generated|divider|divider|StageOut[163]~334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~334_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[148]~326_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[148]~326_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~334_combout\);

-- Location: LCCOMB_X65_Y45_N2
\Mod0|auto_generated|divider|divider|StageOut[162]~335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~335_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[147]~327_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[147]~327_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~335_combout\);

-- Location: LCCOMB_X65_Y47_N30
\Mod0|auto_generated|divider|divider|StageOut[162]~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~273_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~273_combout\);

-- Location: LCCOMB_X64_Y46_N12
\Mod0|auto_generated|divider|divider|StageOut[161]~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~274_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~274_combout\);

-- Location: LCCOMB_X64_Y46_N4
\Mod0|auto_generated|divider|divider|StageOut[161]~336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~336_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~328_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[146]~328_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~336_combout\);

-- Location: LCCOMB_X64_Y46_N14
\Mod0|auto_generated|divider|divider|StageOut[160]~337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~337_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[145]~329_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~329_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~337_combout\);

-- Location: LCCOMB_X64_Y46_N22
\Mod0|auto_generated|divider|divider|StageOut[160]~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~275_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~275_combout\);

-- Location: LCCOMB_X64_Y46_N16
\Mod0|auto_generated|divider|divider|StageOut[159]~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~276_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~276_combout\);

-- Location: LCCOMB_X64_Y45_N0
\Mod0|auto_generated|divider|divider|StageOut[159]~338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~338_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[144]~330_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~330_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~338_combout\);

-- Location: LCCOMB_X64_Y45_N10
\Mod0|auto_generated|divider|divider|StageOut[158]~339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~339_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[143]~331_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[143]~331_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~339_combout\);

-- Location: LCCOMB_X64_Y46_N6
\Mod0|auto_generated|divider|divider|StageOut[158]~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~277_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~277_combout\);

-- Location: LCCOMB_X65_Y44_N8
\Mod0|auto_generated|divider|divider|StageOut[157]~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~278_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~278_combout\);

-- Location: LCCOMB_X65_Y44_N22
\Mod0|auto_generated|divider|divider|StageOut[157]~340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~340_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[142]~359_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[142]~359_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~340_combout\);

-- Location: LCCOMB_X65_Y47_N12
\Mod0|auto_generated|divider|divider|StageOut[156]~360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~360_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((div_count(4)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => div_count(4),
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~360_combout\);

-- Location: LCCOMB_X65_Y47_N20
\Mod0|auto_generated|divider|divider|StageOut[156]~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~279_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~279_combout\);

-- Location: LCCOMB_X65_Y45_N4
\Mod0|auto_generated|divider|divider|StageOut[155]~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[155]~281_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[155]~281_combout\);

-- Location: LCCOMB_X65_Y47_N6
\Mod0|auto_generated|divider|divider|StageOut[155]~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[155]~280_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & div_count(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => div_count(3),
	combout => \Mod0|auto_generated|divider|divider|StageOut[155]~280_combout\);

-- Location: LCCOMB_X66_Y46_N20
\Mod0|auto_generated|divider|divider|StageOut[154]~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~282_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & div_count(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => div_count(2),
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~282_combout\);

-- Location: LCCOMB_X66_Y46_N26
\Mod0|auto_generated|divider|divider|StageOut[154]~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~283_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & div_count(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => div_count(2),
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~283_combout\);

-- Location: LCCOMB_X65_Y46_N6
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[154]~282_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[154]~283_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[154]~282_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[154]~283_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[154]~282_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[154]~283_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X65_Y46_N8
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[155]~281_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[155]~280_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[155]~281_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[155]~280_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[155]~281_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[155]~280_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[155]~281_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[155]~280_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X65_Y46_N10
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[156]~360_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~279_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[156]~360_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~279_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[156]~360_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[156]~360_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[156]~279_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X65_Y46_N12
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[157]~278_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[157]~340_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~278_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[157]~340_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[157]~278_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~340_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~278_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[157]~340_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X65_Y46_N14
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[158]~339_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~277_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~339_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[158]~277_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[158]~339_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[158]~277_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[158]~339_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~277_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X65_Y46_N16
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[159]~276_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[159]~338_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~276_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[159]~338_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[159]~276_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~338_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[159]~276_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[159]~338_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X65_Y46_N18
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[160]~337_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[160]~275_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[160]~337_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[160]~275_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[160]~337_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[160]~275_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[160]~337_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~275_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X65_Y46_N20
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[161]~274_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[161]~336_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[161]~274_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[161]~336_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[161]~274_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[161]~336_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[161]~274_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[161]~336_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X65_Y46_N22
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[162]~335_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[162]~273_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[162]~335_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[162]~273_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[162]~335_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[162]~273_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[162]~335_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[162]~273_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X65_Y46_N24
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[163]~272_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[163]~334_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~272_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[163]~334_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[163]~272_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~334_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~272_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[163]~334_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X65_Y46_N26
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[164]~333_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~271_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~333_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[164]~271_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[164]~333_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[164]~271_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[164]~333_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[164]~271_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X65_Y46_N28
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod0|auto_generated|divider|divider|StageOut[165]~270_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[165]~332_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~270_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[165]~332_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[165]~270_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~332_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~270_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[165]~332_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X65_Y46_N30
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X66_Y46_N8
\Mod0|auto_generated|divider|divider|StageOut[180]~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~286_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~286_combout\);

-- Location: LCCOMB_X65_Y44_N12
\Mod0|auto_generated|divider|divider|StageOut[180]~341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~341_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[165]~332_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[165]~332_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~341_combout\);

-- Location: LCCOMB_X66_Y46_N14
\Mod0|auto_generated|divider|divider|StageOut[179]~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~287_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~287_combout\);

-- Location: LCCOMB_X66_Y46_N6
\Mod0|auto_generated|divider|divider|StageOut[179]~342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~342_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~333_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[164]~333_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~342_combout\);

-- Location: LCCOMB_X65_Y46_N0
\Mod0|auto_generated|divider|divider|StageOut[178]~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~288_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~288_combout\);

-- Location: LCCOMB_X66_Y46_N24
\Mod0|auto_generated|divider|divider|StageOut[178]~343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~343_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[163]~334_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~334_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~343_combout\);

-- Location: LCCOMB_X66_Y46_N12
\Mod0|auto_generated|divider|divider|StageOut[177]~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~289_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~289_combout\);

-- Location: LCCOMB_X65_Y47_N8
\Mod0|auto_generated|divider|divider|StageOut[177]~344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~344_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[162]~335_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[162]~335_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~344_combout\);

-- Location: LCCOMB_X64_Y46_N28
\Mod0|auto_generated|divider|divider|StageOut[176]~345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~345_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[161]~336_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[161]~336_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~345_combout\);

-- Location: LCCOMB_X66_Y46_N18
\Mod0|auto_generated|divider|divider|StageOut[176]~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~290_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~290_combout\);

-- Location: LCCOMB_X64_Y46_N18
\Mod0|auto_generated|divider|divider|StageOut[175]~346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~346_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[160]~337_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~337_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~346_combout\);

-- Location: LCCOMB_X67_Y46_N28
\Mod0|auto_generated|divider|divider|StageOut[175]~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~291_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~291_combout\);

-- Location: LCCOMB_X64_Y46_N24
\Mod0|auto_generated|divider|divider|StageOut[174]~347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~347_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[159]~338_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[159]~338_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~347_combout\);

-- Location: LCCOMB_X65_Y46_N2
\Mod0|auto_generated|divider|divider|StageOut[174]~292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~292_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~292_combout\);

-- Location: LCCOMB_X67_Y46_N30
\Mod0|auto_generated|divider|divider|StageOut[173]~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[173]~293_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[173]~293_combout\);

-- Location: LCCOMB_X64_Y46_N10
\Mod0|auto_generated|divider|divider|StageOut[173]~348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[173]~348_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~339_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~339_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[173]~348_combout\);

-- Location: LCCOMB_X66_Y46_N0
\Mod0|auto_generated|divider|divider|StageOut[172]~294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~294_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~294_combout\);

-- Location: LCCOMB_X65_Y44_N18
\Mod0|auto_generated|divider|divider|StageOut[172]~349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~349_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[157]~340_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~340_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~349_combout\);

-- Location: LCCOMB_X65_Y47_N10
\Mod0|auto_generated|divider|divider|StageOut[171]~350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~350_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[156]~360_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[156]~360_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~350_combout\);

-- Location: LCCOMB_X65_Y46_N4
\Mod0|auto_generated|divider|divider|StageOut[171]~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~295_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~295_combout\);

-- Location: LCCOMB_X66_Y46_N10
\Mod0|auto_generated|divider|divider|StageOut[170]~296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~296_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~296_combout\);

-- Location: LCCOMB_X65_Y47_N18
\Mod0|auto_generated|divider|divider|StageOut[170]~361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~361_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((div_count(3)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => div_count(3),
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~361_combout\);

-- Location: LCCOMB_X66_Y46_N16
\Mod0|auto_generated|divider|divider|StageOut[169]~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~297_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & div_count(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => div_count(2),
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~297_combout\);

-- Location: LCCOMB_X66_Y46_N22
\Mod0|auto_generated|divider|divider|StageOut[169]~298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~298_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~298_combout\);

-- Location: LCCOMB_X64_Y46_N20
\Mod0|auto_generated|divider|divider|StageOut[168]~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~284_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & div_count(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => div_count(1),
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~284_combout\);

-- Location: LCCOMB_X64_Y46_N26
\Mod0|auto_generated|divider|divider|StageOut[168]~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~285_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & div_count(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => div_count(1),
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~285_combout\);

-- Location: LCCOMB_X67_Y46_N0
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[168]~284_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~285_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[168]~284_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[168]~284_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[168]~285_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X67_Y46_N2
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[169]~297_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[169]~298_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~297_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[169]~298_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[169]~297_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~298_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[169]~297_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[169]~298_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X67_Y46_N4
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[170]~296_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~361_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[170]~296_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~361_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~296_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[170]~296_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[170]~361_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X67_Y46_N6
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[171]~350_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[171]~295_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[171]~350_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[171]~295_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y46_N8
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[172]~294_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[172]~349_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[172]~294_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[172]~349_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X67_Y46_N10
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[173]~293_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[173]~348_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[173]~293_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[173]~348_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\);

-- Location: LCCOMB_X67_Y46_N12
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[174]~347_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[174]~292_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[174]~347_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[174]~292_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\);

-- Location: LCCOMB_X67_Y46_N14
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[175]~346_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[175]~291_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[175]~346_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[175]~291_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\);

-- Location: LCCOMB_X67_Y46_N16
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[176]~345_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[176]~290_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[176]~345_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[176]~290_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\);

-- Location: LCCOMB_X67_Y46_N18
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[177]~289_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[177]~344_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[177]~289_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[177]~344_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\);

-- Location: LCCOMB_X67_Y46_N20
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[178]~288_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[178]~343_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[178]~288_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[178]~343_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\);

-- Location: LCCOMB_X67_Y46_N22
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[179]~287_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[179]~342_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[179]~287_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[179]~342_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\);

-- Location: LCCOMB_X67_Y46_N24
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[180]~286_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[180]~341_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[180]~286_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[180]~341_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\);

-- Location: LCCOMB_X67_Y46_N26
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X71_Y42_N18
\div_count_units[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_units[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((div_count(2)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => div_count(2),
	combout => \div_count_units[2]~2_combout\);

-- Location: LCCOMB_X70_Y40_N26
\LessThan4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan4~2_combout\ = (div_count(5) & ((div_count(3)) # ((div_count(2)) # (div_count(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(3),
	datab => div_count(2),
	datac => div_count(4),
	datad => div_count(5),
	combout => \LessThan4~2_combout\);

-- Location: LCCOMB_X70_Y40_N0
\LessThan4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan4~1_combout\ = (div_count(12)) # ((div_count(13)) # (div_count(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(12),
	datac => div_count(13),
	datad => div_count(11),
	combout => \LessThan4~1_combout\);

-- Location: LCCOMB_X70_Y40_N14
\LessThan4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = (div_count(9)) # ((div_count(8)) # ((div_count(10)) # (div_count(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(9),
	datab => div_count(8),
	datac => div_count(10),
	datad => div_count(7),
	combout => \LessThan4~0_combout\);

-- Location: LCCOMB_X70_Y40_N16
\LessThan4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LessThan4~3_combout\ = (\LessThan4~1_combout\) # ((\LessThan4~0_combout\) # ((\LessThan4~2_combout\ & div_count(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~2_combout\,
	datab => \LessThan4~1_combout\,
	datac => \LessThan4~0_combout\,
	datad => div_count(6),
	combout => \LessThan4~3_combout\);

-- Location: LCCOMB_X71_Y42_N28
\div_count_units[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_units[2]~3_combout\ = (!\LessThan4~3_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\div_count_units[2]~2_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \div_count_units[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \LessThan4~3_combout\,
	combout => \div_count_units[2]~3_combout\);

-- Location: LCCOMB_X71_Y42_N12
\div_count_units[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_units[1]~1_combout\ = (!\LessThan4~3_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((div_count(1)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~3_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => div_count(1),
	combout => \div_count_units[1]~1_combout\);

-- Location: LCCOMB_X65_Y43_N4
\div_count_units[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_units[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[155]~281_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[155]~280_combout\)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[155]~281_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[155]~280_combout\,
	combout => \div_count_units[3]~4_combout\);

-- Location: LCCOMB_X71_Y42_N14
\div_count_units[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_units[3]~5_combout\ = (\LessThan4~3_combout\) # ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\div_count_units[3]~4_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datac => \div_count_units[3]~4_combout\,
	datad => \LessThan4~3_combout\,
	combout => \div_count_units[3]~5_combout\);

-- Location: LCCOMB_X72_Y40_N24
\div_count_units[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_units[0]~0_combout\ = (\LessThan4~3_combout\) # (div_count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan4~3_combout\,
	datad => div_count(0),
	combout => \div_count_units[0]~0_combout\);

-- Location: LCCOMB_X77_Y40_N8
\Mux69~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux69~0_combout\ = (\div_count_units[2]~3_combout\ & (!\div_count_units[1]~1_combout\ & (\div_count_units[3]~5_combout\ $ (!\div_count_units[0]~0_combout\)))) # (!\div_count_units[2]~3_combout\ & (\div_count_units[0]~0_combout\ & 
-- (\div_count_units[1]~1_combout\ $ (!\div_count_units[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_units[2]~3_combout\,
	datab => \div_count_units[1]~1_combout\,
	datac => \div_count_units[3]~5_combout\,
	datad => \div_count_units[0]~0_combout\,
	combout => \Mux69~0_combout\);

-- Location: LCCOMB_X77_Y40_N14
\Selector124~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector124~0_combout\ = (\main_state.SHOW_RESULT~q\ & ((\Mux69~0_combout\))) # (!\main_state.SHOW_RESULT~q\ & (!\main_state.WAIT_LOW~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \Mux69~0_combout\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \Selector124~0_combout\);

-- Location: LCCOMB_X77_Y40_N12
\Mux68~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux68~0_combout\ = (\div_count_units[1]~1_combout\ & ((\div_count_units[0]~0_combout\ & ((\div_count_units[3]~5_combout\))) # (!\div_count_units[0]~0_combout\ & (\div_count_units[2]~3_combout\)))) # (!\div_count_units[1]~1_combout\ & 
-- (\div_count_units[2]~3_combout\ & (\div_count_units[3]~5_combout\ $ (\div_count_units[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_units[2]~3_combout\,
	datab => \div_count_units[1]~1_combout\,
	datac => \div_count_units[3]~5_combout\,
	datad => \div_count_units[0]~0_combout\,
	combout => \Mux68~0_combout\);

-- Location: LCCOMB_X77_Y40_N22
\Selector123~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector123~0_combout\ = (\main_state.SHOW_RESULT~q\ & (((\Mux68~0_combout\)))) # (!\main_state.SHOW_RESULT~q\ & (!\main_state.WAIT_LOW~q\ & (\main_state.WAIT_HIGH~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \Mux68~0_combout\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \Selector123~0_combout\);

-- Location: LCCOMB_X77_Y40_N20
\Mux67~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux67~0_combout\ = (\div_count_units[2]~3_combout\ & (\div_count_units[3]~5_combout\ & ((\div_count_units[1]~1_combout\) # (!\div_count_units[0]~0_combout\)))) # (!\div_count_units[2]~3_combout\ & (\div_count_units[1]~1_combout\ & 
-- (!\div_count_units[3]~5_combout\ & !\div_count_units[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_units[2]~3_combout\,
	datab => \div_count_units[1]~1_combout\,
	datac => \div_count_units[3]~5_combout\,
	datad => \div_count_units[0]~0_combout\,
	combout => \Mux67~0_combout\);

-- Location: LCCOMB_X77_Y40_N10
\Selector122~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector122~0_combout\ = (\main_state.SHOW_RESULT~q\ & (((\Mux67~0_combout\)))) # (!\main_state.SHOW_RESULT~q\ & (!\main_state.WAIT_LOW~q\ & ((\main_state.WAIT_HIGH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \Mux67~0_combout\,
	datac => \main_state.WAIT_HIGH~q\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \Selector122~0_combout\);

-- Location: LCCOMB_X77_Y40_N16
\Mux66~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux66~0_combout\ = (\div_count_units[1]~1_combout\ & ((\div_count_units[2]~3_combout\ & ((\div_count_units[0]~0_combout\))) # (!\div_count_units[2]~3_combout\ & (\div_count_units[3]~5_combout\ & !\div_count_units[0]~0_combout\)))) # 
-- (!\div_count_units[1]~1_combout\ & (!\div_count_units[3]~5_combout\ & (\div_count_units[2]~3_combout\ $ (\div_count_units[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_units[2]~3_combout\,
	datab => \div_count_units[1]~1_combout\,
	datac => \div_count_units[3]~5_combout\,
	datad => \div_count_units[0]~0_combout\,
	combout => \Mux66~0_combout\);

-- Location: LCCOMB_X77_Y40_N2
\Selector121~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector121~0_combout\ = (\main_state.SHOW_RESULT~q\ & ((\Mux66~0_combout\))) # (!\main_state.SHOW_RESULT~q\ & (!\main_state.WAIT_LOW~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \Mux66~0_combout\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \Selector121~0_combout\);

-- Location: LCCOMB_X77_Y40_N28
\Mux65~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux65~0_combout\ = (\div_count_units[1]~1_combout\ & (((!\div_count_units[3]~5_combout\ & \div_count_units[0]~0_combout\)))) # (!\div_count_units[1]~1_combout\ & ((\div_count_units[2]~3_combout\ & (!\div_count_units[3]~5_combout\)) # 
-- (!\div_count_units[2]~3_combout\ & ((\div_count_units[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_units[2]~3_combout\,
	datab => \div_count_units[1]~1_combout\,
	datac => \div_count_units[3]~5_combout\,
	datad => \div_count_units[0]~0_combout\,
	combout => \Mux65~0_combout\);

-- Location: LCCOMB_X77_Y40_N6
\Selector120~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector120~0_combout\ = (\main_state.SHOW_RESULT~q\ & ((\Mux65~0_combout\))) # (!\main_state.SHOW_RESULT~q\ & (!\main_state.WAIT_LOW~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \Mux65~0_combout\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \Selector120~0_combout\);

-- Location: LCCOMB_X77_Y40_N0
\Mux64~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux64~0_combout\ = (\div_count_units[2]~3_combout\ & (\div_count_units[0]~0_combout\ & (\div_count_units[1]~1_combout\ $ (\div_count_units[3]~5_combout\)))) # (!\div_count_units[2]~3_combout\ & (!\div_count_units[3]~5_combout\ & 
-- ((\div_count_units[1]~1_combout\) # (\div_count_units[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_units[2]~3_combout\,
	datab => \div_count_units[1]~1_combout\,
	datac => \div_count_units[3]~5_combout\,
	datad => \div_count_units[0]~0_combout\,
	combout => \Mux64~0_combout\);

-- Location: LCCOMB_X77_Y40_N26
\Selector119~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector119~0_combout\ = (\main_state.SHOW_RESULT~q\ & ((\Mux64~0_combout\))) # (!\main_state.SHOW_RESULT~q\ & (!\main_state.WAIT_LOW~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \Mux64~0_combout\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \Selector119~0_combout\);

-- Location: LCCOMB_X77_Y40_N4
\Mux63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux63~0_combout\ = (\div_count_units[0]~0_combout\ & ((\div_count_units[3]~5_combout\) # (\div_count_units[2]~3_combout\ $ (\div_count_units[1]~1_combout\)))) # (!\div_count_units[0]~0_combout\ & ((\div_count_units[1]~1_combout\) # 
-- (\div_count_units[2]~3_combout\ $ (\div_count_units[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_units[2]~3_combout\,
	datab => \div_count_units[1]~1_combout\,
	datac => \div_count_units[3]~5_combout\,
	datad => \div_count_units[0]~0_combout\,
	combout => \Mux63~0_combout\);

-- Location: LCCOMB_X77_Y40_N30
\Selector118~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector118~0_combout\ = (\main_state.WAIT_LOW~q\) # (((!\Mux63~0_combout\ & \main_state.SHOW_RESULT~q\)) # (!\main_state.WAIT_HIGH~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \Mux63~0_combout\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \Selector118~0_combout\);

-- Location: LCCOMB_X66_Y41_N4
\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = div_count(11) $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(div_count(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(11),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X66_Y41_N6
\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (div_count(12) & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!div_count(12) & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!div_count(12) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => div_count(12),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X66_Y41_N8
\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (div_count(13) & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!div_count(13) & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((div_count(13) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => div_count(13),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X66_Y41_N10
\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X66_Y41_N18
\Div0|auto_generated|divider|divider|StageOut[18]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~97_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~97_combout\);

-- Location: LCCOMB_X66_Y41_N0
\Div0|auto_generated|divider|divider|StageOut[18]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~96_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & div_count(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => div_count(13),
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~96_combout\);

-- Location: LCCOMB_X66_Y41_N14
\Div0|auto_generated|divider|divider|StageOut[17]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~99_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~99_combout\);

-- Location: LCCOMB_X66_Y41_N16
\Div0|auto_generated|divider|divider|StageOut[17]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~98_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & div_count(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => div_count(12),
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~98_combout\);

-- Location: LCCOMB_X66_Y41_N12
\Div0|auto_generated|divider|divider|StageOut[16]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~100_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & div_count(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => div_count(11),
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~100_combout\);

-- Location: LCCOMB_X66_Y41_N2
\Div0|auto_generated|divider|divider|StageOut[16]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~101_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~101_combout\);

-- Location: LCCOMB_X65_Y41_N2
\Div0|auto_generated|divider|divider|StageOut[15]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~103_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & div_count(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => div_count(10),
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~103_combout\);

-- Location: LCCOMB_X65_Y41_N28
\Div0|auto_generated|divider|divider|StageOut[15]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~102_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & div_count(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => div_count(10),
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~102_combout\);

-- Location: LCCOMB_X66_Y41_N20
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[15]~103_combout\) # (\Div0|auto_generated|divider|divider|StageOut[15]~102_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~103_combout\) # (\Div0|auto_generated|divider|divider|StageOut[15]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[15]~103_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[15]~102_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X66_Y41_N22
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[16]~100_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[16]~101_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[16]~100_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[16]~101_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~100_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[16]~101_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[16]~100_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[16]~101_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X66_Y41_N24
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[17]~99_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~98_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[17]~99_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~98_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[17]~99_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[17]~99_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[17]~98_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X66_Y41_N26
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~97_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[18]~96_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[18]~97_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~96_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y41_N28
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y41_N24
\Div0|auto_generated|divider|divider|StageOut[22]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~167_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((div_count(11)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => div_count(11),
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~167_combout\);

-- Location: LCCOMB_X66_Y41_N30
\Div0|auto_generated|divider|divider|StageOut[23]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[23]~104_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[23]~104_combout\);

-- Location: LCCOMB_X65_Y41_N18
\Div0|auto_generated|divider|divider|StageOut[23]~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[23]~166_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((div_count(12)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => div_count(12),
	combout => \Div0|auto_generated|divider|divider|StageOut[23]~166_combout\);

-- Location: LCCOMB_X65_Y41_N0
\Div0|auto_generated|divider|divider|StageOut[22]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~105_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~105_combout\);

-- Location: LCCOMB_X65_Y41_N30
\Div0|auto_generated|divider|divider|StageOut[21]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~107_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~107_combout\);

-- Location: LCCOMB_X65_Y41_N16
\Div0|auto_generated|divider|divider|StageOut[21]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~106_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & div_count(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => div_count(10),
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~106_combout\);

-- Location: LCCOMB_X65_Y41_N22
\Div0|auto_generated|divider|divider|StageOut[20]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~109_combout\ = (div_count(9) & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(9),
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~109_combout\);

-- Location: LCCOMB_X65_Y41_N20
\Div0|auto_generated|divider|divider|StageOut[20]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~108_combout\ = (div_count(9) & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(9),
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~108_combout\);

-- Location: LCCOMB_X65_Y41_N6
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[20]~109_combout\) # (\Div0|auto_generated|divider|divider|StageOut[20]~108_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~109_combout\) # (\Div0|auto_generated|divider|divider|StageOut[20]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~109_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~108_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X65_Y41_N8
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[21]~107_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[21]~106_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~107_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[21]~106_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~107_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~106_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[21]~107_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[21]~106_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X65_Y41_N10
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[22]~105_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~167_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[22]~105_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~167_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[22]~105_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[22]~105_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[22]~167_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X65_Y41_N12
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~104_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[23]~166_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[23]~104_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[23]~166_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y41_N14
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y41_N4
\Div0|auto_generated|divider|divider|StageOut[28]~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~158_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[22]~167_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[22]~167_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~158_combout\);

-- Location: LCCOMB_X64_Y41_N18
\Div0|auto_generated|divider|divider|StageOut[28]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~110_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~110_combout\);

-- Location: LCCOMB_X64_Y41_N12
\Div0|auto_generated|divider|divider|StageOut[27]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~111_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~111_combout\);

-- Location: LCCOMB_X65_Y41_N26
\Div0|auto_generated|divider|divider|StageOut[27]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~168_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((div_count(10)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => div_count(10),
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~168_combout\);

-- Location: LCCOMB_X64_Y41_N22
\Div0|auto_generated|divider|divider|StageOut[26]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~112_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & div_count(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => div_count(9),
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~112_combout\);

-- Location: LCCOMB_X64_Y41_N20
\Div0|auto_generated|divider|divider|StageOut[26]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~113_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~113_combout\);

-- Location: LCCOMB_X64_Y41_N26
\Div0|auto_generated|divider|divider|StageOut[25]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~114_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & div_count(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => div_count(8),
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~114_combout\);

-- Location: LCCOMB_X64_Y41_N28
\Div0|auto_generated|divider|divider|StageOut[25]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~115_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & div_count(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => div_count(8),
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~115_combout\);

-- Location: LCCOMB_X64_Y41_N0
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[25]~114_combout\) # (\Div0|auto_generated|divider|divider|StageOut[25]~115_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~114_combout\) # (\Div0|auto_generated|divider|divider|StageOut[25]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~114_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~115_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X64_Y41_N2
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[26]~112_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~113_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[26]~112_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[26]~113_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~112_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[26]~113_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~112_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~113_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X64_Y41_N4
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~168_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~168_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~111_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~168_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X64_Y41_N6
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~158_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[28]~110_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~158_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[28]~110_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X64_Y41_N8
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y42_N22
\Div0|auto_generated|divider|divider|StageOut[30]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~120_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & div_count(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => div_count(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~120_combout\);

-- Location: LCCOMB_X65_Y42_N8
\Div0|auto_generated|divider|divider|StageOut[30]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~121_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & div_count(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => div_count(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~121_combout\);

-- Location: LCCOMB_X65_Y42_N12
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[30]~120_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~121_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~120_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~120_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~121_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X64_Y41_N14
\Div0|auto_generated|divider|divider|StageOut[33]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~116_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~116_combout\);

-- Location: LCCOMB_X64_Y41_N24
\Div0|auto_generated|divider|divider|StageOut[33]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~159_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~168_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[27]~168_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~159_combout\);

-- Location: LCCOMB_X65_Y42_N24
\Div0|auto_generated|divider|divider|StageOut[32]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~117_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~117_combout\);

-- Location: LCCOMB_X64_Y41_N30
\Div0|auto_generated|divider|divider|StageOut[32]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~169_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((div_count(9)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => div_count(9),
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~169_combout\);

-- Location: LCCOMB_X65_Y42_N6
\Div0|auto_generated|divider|divider|StageOut[31]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~118_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & div_count(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => div_count(8),
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~118_combout\);

-- Location: LCCOMB_X65_Y42_N0
\Div0|auto_generated|divider|divider|StageOut[31]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~119_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~119_combout\);

-- Location: LCCOMB_X65_Y42_N14
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[31]~118_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~119_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~118_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[31]~119_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~118_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~119_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~118_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~119_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X65_Y42_N16
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[32]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~169_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[32]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~169_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~117_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~169_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X65_Y42_N18
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~116_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~159_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~116_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~159_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y42_N20
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y42_N30
\Div0|auto_generated|divider|divider|StageOut[36]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~125_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~125_combout\);

-- Location: LCCOMB_X69_Y42_N2
\Div0|auto_generated|divider|divider|StageOut[36]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~124_combout\ = (div_count(7) & \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(7),
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~124_combout\);

-- Location: LCCOMB_X69_Y38_N4
\Div0|auto_generated|divider|divider|StageOut[35]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[35]~126_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & div_count(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => div_count(6),
	combout => \Div0|auto_generated|divider|divider|StageOut[35]~126_combout\);

-- Location: LCCOMB_X69_Y38_N2
\Div0|auto_generated|divider|divider|StageOut[35]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[35]~127_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & div_count(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => div_count(6),
	combout => \Div0|auto_generated|divider|divider|StageOut[35]~127_combout\);

-- Location: LCCOMB_X66_Y42_N20
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[35]~126_combout\) # (\Div0|auto_generated|divider|divider|StageOut[35]~127_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[35]~126_combout\) # (\Div0|auto_generated|divider|divider|StageOut[35]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[35]~126_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[35]~127_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X66_Y42_N22
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[36]~125_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[36]~124_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[36]~125_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[36]~124_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[36]~125_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[36]~124_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~125_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~124_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X69_Y42_N4
\Div0|auto_generated|divider|divider|StageOut[38]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~122_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~122_combout\);

-- Location: LCCOMB_X65_Y42_N4
\Div0|auto_generated|divider|divider|StageOut[38]~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~160_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~169_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~169_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~160_combout\);

-- Location: LCCOMB_X65_Y42_N10
\Div0|auto_generated|divider|divider|StageOut[37]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~123_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~123_combout\);

-- Location: LCCOMB_X65_Y42_N28
\Div0|auto_generated|divider|divider|StageOut[37]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~170_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((div_count(8)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => div_count(8),
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~170_combout\);

-- Location: LCCOMB_X66_Y42_N24
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[37]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~170_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[37]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~170_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~123_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~170_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X66_Y42_N26
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[38]~122_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[38]~160_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~122_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~160_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y42_N28
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y42_N26
\Div0|auto_generated|divider|divider|StageOut[43]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~161_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~170_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~170_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~161_combout\);

-- Location: LCCOMB_X66_Y42_N8
\Div0|auto_generated|divider|divider|StageOut[43]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~128_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~128_combout\);

-- Location: LCCOMB_X65_Y42_N2
\Div0|auto_generated|divider|divider|StageOut[42]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~171_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (div_count(7))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(7),
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~171_combout\);

-- Location: LCCOMB_X66_Y42_N2
\Div0|auto_generated|divider|divider|StageOut[42]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~129_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~129_combout\);

-- Location: LCCOMB_X66_Y42_N6
\Div0|auto_generated|divider|divider|StageOut[41]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[41]~131_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[41]~131_combout\);

-- Location: LCCOMB_X66_Y42_N0
\Div0|auto_generated|divider|divider|StageOut[41]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[41]~130_combout\ = (div_count(6) & \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => div_count(6),
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[41]~130_combout\);

-- Location: LCCOMB_X67_Y42_N2
\Div0|auto_generated|divider|divider|StageOut[40]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~133_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & div_count(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => div_count(5),
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~133_combout\);

-- Location: LCCOMB_X67_Y42_N24
\Div0|auto_generated|divider|divider|StageOut[40]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~132_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & div_count(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => div_count(5),
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~132_combout\);

-- Location: LCCOMB_X66_Y42_N10
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[40]~133_combout\) # (\Div0|auto_generated|divider|divider|StageOut[40]~132_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~133_combout\) # (\Div0|auto_generated|divider|divider|StageOut[40]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~133_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~132_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X66_Y42_N12
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[41]~131_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[41]~130_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[41]~131_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[41]~130_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[41]~131_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[41]~130_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[41]~131_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[41]~130_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X66_Y42_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[42]~129_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[42]~129_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[42]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~171_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~129_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X66_Y42_N16
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[43]~161_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~128_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~161_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~128_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y42_N18
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y42_N4
\Div0|auto_generated|divider|divider|StageOut[48]~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~162_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[42]~171_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~162_combout\);

-- Location: LCCOMB_X70_Y42_N16
\Div0|auto_generated|divider|divider|StageOut[48]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~134_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~134_combout\);

-- Location: LCCOMB_X66_Y42_N30
\Div0|auto_generated|divider|divider|StageOut[47]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~172_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((div_count(6)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => div_count(6),
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~172_combout\);

-- Location: LCCOMB_X70_Y42_N2
\Div0|auto_generated|divider|divider|StageOut[47]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~135_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~135_combout\);

-- Location: LCCOMB_X70_Y42_N10
\Div0|auto_generated|divider|divider|StageOut[46]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~137_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~137_combout\);

-- Location: LCCOMB_X70_Y42_N0
\Div0|auto_generated|divider|divider|StageOut[46]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~136_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & div_count(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => div_count(5),
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~136_combout\);

-- Location: LCCOMB_X70_Y42_N12
\Div0|auto_generated|divider|divider|StageOut[45]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~138_combout\ = (div_count(4) & \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(4),
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~138_combout\);

-- Location: LCCOMB_X70_Y42_N14
\Div0|auto_generated|divider|divider|StageOut[45]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~139_combout\ = (div_count(4) & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(4),
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~139_combout\);

-- Location: LCCOMB_X70_Y42_N18
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[45]~138_combout\) # (\Div0|auto_generated|divider|divider|StageOut[45]~139_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[45]~138_combout\) # (\Div0|auto_generated|divider|divider|StageOut[45]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~138_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~139_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X70_Y42_N20
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[46]~137_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[46]~136_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[46]~137_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[46]~136_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[46]~137_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[46]~136_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~137_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~136_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X70_Y42_N22
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[47]~172_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[47]~135_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[47]~172_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[47]~135_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[47]~172_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[47]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[47]~172_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[47]~135_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X70_Y42_N24
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[48]~162_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[48]~134_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[48]~162_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~134_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y42_N26
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y38_N22
\div_count_tens[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_tens[3]~3_combout\ = (\LessThan4~3_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan4~3_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \div_count_tens[3]~3_combout\);

-- Location: LCCOMB_X70_Y42_N4
\Div0|auto_generated|divider|divider|StageOut[53]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~163_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[47]~172_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[47]~172_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~163_combout\);

-- Location: LCCOMB_X70_Y42_N8
\Div0|auto_generated|divider|divider|StageOut[53]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~140_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~140_combout\);

-- Location: LCCOMB_X69_Y41_N8
\Div0|auto_generated|divider|divider|StageOut[52]~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\);

-- Location: LCCOMB_X70_Y42_N28
\Div0|auto_generated|divider|divider|StageOut[52]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~173_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((div_count(5)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => div_count(5),
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~173_combout\);

-- Location: LCCOMB_X70_Y42_N30
\Div0|auto_generated|divider|divider|StageOut[51]~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~143_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~143_combout\);

-- Location: LCCOMB_X69_Y41_N22
\Div0|auto_generated|divider|divider|StageOut[51]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & div_count(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => div_count(4),
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\);

-- Location: LCCOMB_X69_Y41_N10
\Div0|auto_generated|divider|divider|StageOut[50]~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~145_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & div_count(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => div_count(3),
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~145_combout\);

-- Location: LCCOMB_X69_Y41_N4
\Div0|auto_generated|divider|divider|StageOut[50]~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~144_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & div_count(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => div_count(3),
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~144_combout\);

-- Location: LCCOMB_X70_Y41_N20
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[50]~145_combout\) # (\Div0|auto_generated|divider|divider|StageOut[50]~144_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[50]~145_combout\) # (\Div0|auto_generated|divider|divider|StageOut[50]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~145_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~144_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X70_Y41_N22
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[51]~143_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~143_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[51]~143_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~143_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X70_Y41_N24
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[52]~141_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[52]~173_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[52]~141_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[52]~173_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[52]~141_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[52]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~173_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X70_Y41_N26
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[53]~163_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[53]~140_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[53]~163_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[53]~140_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y41_N28
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X71_Y42_N16
\div_count_tens[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_tens[2]~2_combout\ = (\LessThan4~3_combout\) # (\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~3_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \div_count_tens[2]~2_combout\);

-- Location: LCCOMB_X69_Y41_N16
\Div0|auto_generated|divider|divider|StageOut[58]~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~164_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[52]~173_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~173_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~164_combout\);

-- Location: LCCOMB_X70_Y41_N0
\Div0|auto_generated|divider|divider|StageOut[58]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~146_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~146_combout\);

-- Location: LCCOMB_X70_Y42_N6
\Div0|auto_generated|divider|divider|StageOut[57]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~174_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (div_count(4))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => div_count(4),
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~174_combout\);

-- Location: LCCOMB_X70_Y41_N2
\Div0|auto_generated|divider|divider|StageOut[57]~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~147_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~147_combout\);

-- Location: LCCOMB_X70_Y41_N30
\Div0|auto_generated|divider|divider|StageOut[56]~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~149_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~149_combout\);

-- Location: LCCOMB_X70_Y41_N4
\Div0|auto_generated|divider|divider|StageOut[56]~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~148_combout\ = (div_count(3) & \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => div_count(3),
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~148_combout\);

-- Location: LCCOMB_X67_Y41_N4
\Div0|auto_generated|divider|divider|StageOut[55]~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~150_combout\ = (div_count(2) & \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(2),
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~150_combout\);

-- Location: LCCOMB_X67_Y41_N2
\Div0|auto_generated|divider|divider|StageOut[55]~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~151_combout\ = (div_count(2) & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(2),
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~151_combout\);

-- Location: LCCOMB_X70_Y41_N8
\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[55]~150_combout\) # (\Div0|auto_generated|divider|divider|StageOut[55]~151_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[55]~150_combout\) # (\Div0|auto_generated|divider|divider|StageOut[55]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~150_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~151_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X70_Y41_N10
\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[56]~149_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~148_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[56]~149_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[56]~148_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[56]~149_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[56]~148_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~149_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~148_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X70_Y41_N12
\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[57]~174_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~147_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[57]~174_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~147_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~174_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~174_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~147_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X70_Y41_N14
\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[58]~164_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[58]~146_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~164_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~146_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y41_N16
\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y38_N4
\div_count_tens[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_tens[1]~1_combout\ = (\LessThan4~3_combout\) # (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan4~3_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \div_count_tens[1]~1_combout\);

-- Location: LCCOMB_X70_Y41_N18
\Div0|auto_generated|divider|divider|StageOut[63]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~165_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~174_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[57]~174_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~165_combout\);

-- Location: LCCOMB_X67_Y41_N20
\Div0|auto_generated|divider|divider|StageOut[63]~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~152_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~152_combout\);

-- Location: LCCOMB_X67_Y41_N10
\Div0|auto_generated|divider|divider|StageOut[62]~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~153_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~153_combout\);

-- Location: LCCOMB_X70_Y41_N6
\Div0|auto_generated|divider|divider|StageOut[62]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~175_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((div_count(3)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => div_count(3),
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~175_combout\);

-- Location: LCCOMB_X67_Y41_N6
\Div0|auto_generated|divider|divider|StageOut[61]~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~155_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~155_combout\);

-- Location: LCCOMB_X67_Y41_N8
\Div0|auto_generated|divider|divider|StageOut[61]~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~154_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & div_count(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => div_count(2),
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~154_combout\);

-- Location: LCCOMB_X67_Y41_N12
\Div0|auto_generated|divider|divider|StageOut[60]~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~156_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & div_count(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => div_count(1),
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~156_combout\);

-- Location: LCCOMB_X67_Y41_N18
\Div0|auto_generated|divider|divider|StageOut[60]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~157_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & div_count(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => div_count(1),
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~157_combout\);

-- Location: LCCOMB_X67_Y41_N22
\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[60]~156_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~156_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~157_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X67_Y41_N24
\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[61]~155_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~154_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~155_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~154_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X67_Y41_N26
\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~153_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~153_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~175_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X67_Y41_N28
\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[63]~165_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~152_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~165_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[63]~152_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y41_N30
\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X71_Y41_N12
\div_count_tens[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \div_count_tens[0]~0_combout\ = (\LessThan4~3_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~3_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \div_count_tens[0]~0_combout\);

-- Location: LCCOMB_X72_Y38_N16
\Mux62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux62~0_combout\ = (\div_count_tens[3]~3_combout\ & (\div_count_tens[0]~0_combout\ & (\div_count_tens[2]~2_combout\ $ (\div_count_tens[1]~1_combout\)))) # (!\div_count_tens[3]~3_combout\ & (\div_count_tens[1]~1_combout\ & (\div_count_tens[2]~2_combout\ $ 
-- (!\div_count_tens[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_tens[3]~3_combout\,
	datab => \div_count_tens[2]~2_combout\,
	datac => \div_count_tens[1]~1_combout\,
	datad => \div_count_tens[0]~0_combout\,
	combout => \Mux62~0_combout\);

-- Location: LCCOMB_X72_Y38_N30
\HEX5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HEX5~0_combout\ = (\Mux62~0_combout\) # (!\main_state.SHOW_RESULT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.SHOW_RESULT~q\,
	datad => \Mux62~0_combout\,
	combout => \HEX5~0_combout\);

-- Location: LCCOMB_X72_Y38_N24
\Mux61~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux61~0_combout\ = (\div_count_tens[3]~3_combout\ & ((\div_count_tens[0]~0_combout\ & ((!\div_count_tens[1]~1_combout\))) # (!\div_count_tens[0]~0_combout\ & (!\div_count_tens[2]~2_combout\)))) # (!\div_count_tens[3]~3_combout\ & 
-- (!\div_count_tens[2]~2_combout\ & (\div_count_tens[1]~1_combout\ $ (!\div_count_tens[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_tens[3]~3_combout\,
	datab => \div_count_tens[2]~2_combout\,
	datac => \div_count_tens[1]~1_combout\,
	datad => \div_count_tens[0]~0_combout\,
	combout => \Mux61~0_combout\);

-- Location: LCCOMB_X72_Y38_N28
\Selector117~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector117~3_combout\ = (\main_state.SHOW_RESULT~q\ & ((\Mux61~0_combout\))) # (!\main_state.SHOW_RESULT~q\ & (\main_state.WAIT_HIGH~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.SHOW_RESULT~q\,
	datad => \Mux61~0_combout\,
	combout => \Selector117~3_combout\);

-- Location: LCCOMB_X72_Y38_N18
\Mux60~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux60~0_combout\ = (\div_count_tens[3]~3_combout\ & (!\div_count_tens[2]~2_combout\ & ((!\div_count_tens[0]~0_combout\) # (!\div_count_tens[1]~1_combout\)))) # (!\div_count_tens[3]~3_combout\ & (\div_count_tens[2]~2_combout\ & 
-- (!\div_count_tens[1]~1_combout\ & !\div_count_tens[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_tens[3]~3_combout\,
	datab => \div_count_tens[2]~2_combout\,
	datac => \div_count_tens[1]~1_combout\,
	datad => \div_count_tens[0]~0_combout\,
	combout => \Mux60~0_combout\);

-- Location: LCCOMB_X72_Y38_N6
\Selector116~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector116~2_combout\ = (\main_state.SHOW_RESULT~q\ & ((\Mux60~0_combout\))) # (!\main_state.SHOW_RESULT~q\ & (\main_state.WAIT_HIGH~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.SHOW_RESULT~q\,
	datad => \Mux60~0_combout\,
	combout => \Selector116~2_combout\);

-- Location: LCCOMB_X72_Y38_N8
\Mux59~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux59~0_combout\ = (\div_count_tens[1]~1_combout\ & (!\div_count_tens[3]~3_combout\ & (\div_count_tens[2]~2_combout\ $ (!\div_count_tens[0]~0_combout\)))) # (!\div_count_tens[1]~1_combout\ & ((\div_count_tens[2]~2_combout\ & 
-- (\div_count_tens[3]~3_combout\ & !\div_count_tens[0]~0_combout\)) # (!\div_count_tens[2]~2_combout\ & ((\div_count_tens[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_tens[3]~3_combout\,
	datab => \div_count_tens[2]~2_combout\,
	datac => \div_count_tens[1]~1_combout\,
	datad => \div_count_tens[0]~0_combout\,
	combout => \Mux59~0_combout\);

-- Location: LCCOMB_X72_Y38_N2
\Selector115~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector115~0_combout\ = (\main_state.SHOW_RESULT~q\ & ((\Mux59~0_combout\))) # (!\main_state.SHOW_RESULT~q\ & (!\main_state.WAIT_LOW~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \Mux59~0_combout\,
	datac => \main_state.SHOW_RESULT~q\,
	combout => \Selector115~0_combout\);

-- Location: LCCOMB_X72_Y38_N12
\Mux58~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux58~0_combout\ = (\div_count_tens[1]~1_combout\ & ((\div_count_tens[2]~2_combout\ & ((\div_count_tens[0]~0_combout\))) # (!\div_count_tens[2]~2_combout\ & (!\div_count_tens[3]~3_combout\)))) # (!\div_count_tens[1]~1_combout\ & 
-- (!\div_count_tens[3]~3_combout\ & ((\div_count_tens[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_tens[3]~3_combout\,
	datab => \div_count_tens[2]~2_combout\,
	datac => \div_count_tens[1]~1_combout\,
	datad => \div_count_tens[0]~0_combout\,
	combout => \Mux58~0_combout\);

-- Location: LCCOMB_X72_Y38_N10
\Selector114~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector114~0_combout\ = (\main_state.SHOW_RESULT~q\ & (((\Mux58~0_combout\)))) # (!\main_state.SHOW_RESULT~q\ & (!\main_state.WAIT_LOW~q\ & (\main_state.WAIT_HIGH~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.SHOW_RESULT~q\,
	datad => \Mux58~0_combout\,
	combout => \Selector114~0_combout\);

-- Location: LCCOMB_X72_Y38_N0
\Mux57~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux57~0_combout\ = (\div_count_tens[2]~2_combout\ & (!\div_count_tens[3]~3_combout\ & ((\div_count_tens[0]~0_combout\) # (!\div_count_tens[1]~1_combout\)))) # (!\div_count_tens[2]~2_combout\ & (\div_count_tens[0]~0_combout\ & 
-- (\div_count_tens[3]~3_combout\ $ (!\div_count_tens[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_tens[3]~3_combout\,
	datab => \div_count_tens[2]~2_combout\,
	datac => \div_count_tens[1]~1_combout\,
	datad => \div_count_tens[0]~0_combout\,
	combout => \Mux57~0_combout\);

-- Location: LCCOMB_X72_Y38_N14
\Selector113~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector113~0_combout\ = (\main_state.SHOW_RESULT~q\ & (((\Mux57~0_combout\)))) # (!\main_state.SHOW_RESULT~q\ & (!\main_state.WAIT_LOW~q\ & (\main_state.WAIT_HIGH~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.WAIT_HIGH~q\,
	datac => \main_state.SHOW_RESULT~q\,
	datad => \Mux57~0_combout\,
	combout => \Selector113~0_combout\);

-- Location: LCCOMB_X72_Y38_N20
\Mux56~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux56~0_combout\ = (\div_count_tens[0]~0_combout\ & ((\div_count_tens[3]~3_combout\) # (\div_count_tens[2]~2_combout\ $ (\div_count_tens[1]~1_combout\)))) # (!\div_count_tens[0]~0_combout\ & ((\div_count_tens[3]~3_combout\ $ 
-- (!\div_count_tens[2]~2_combout\)) # (!\div_count_tens[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_count_tens[3]~3_combout\,
	datab => \div_count_tens[2]~2_combout\,
	datac => \div_count_tens[1]~1_combout\,
	datad => \div_count_tens[0]~0_combout\,
	combout => \Mux56~0_combout\);

-- Location: LCCOMB_X72_Y38_N26
\Selector112~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector112~0_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.SHOW_RESULT~q\ & !\Mux56~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datac => \main_state.SHOW_RESULT~q\,
	datad => \Mux56~0_combout\,
	combout => \Selector112~0_combout\);

-- Location: LCCOMB_X71_Y42_N26
\LEDR~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LEDR~0_combout\ = (\main_state.SHOW_RESULT~q\ & div_count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.SHOW_RESULT~q\,
	datad => div_count(0),
	combout => \LEDR~0_combout\);

-- Location: LCCOMB_X71_Y42_N0
\LEDR~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LEDR~1_combout\ = (\main_state.SHOW_RESULT~q\ & div_count(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.SHOW_RESULT~q\,
	datad => div_count(1),
	combout => \LEDR~1_combout\);

-- Location: LCCOMB_X71_Y42_N10
\LEDR~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LEDR~2_combout\ = (\main_state.SHOW_RESULT~q\ & div_count(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.SHOW_RESULT~q\,
	datad => div_count(2),
	combout => \LEDR~2_combout\);

-- Location: LCCOMB_X66_Y46_N4
\LEDR~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LEDR~3_combout\ = (div_count(3) & \main_state.SHOW_RESULT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => div_count(3),
	datad => \main_state.SHOW_RESULT~q\,
	combout => \LEDR~3_combout\);

-- Location: LCCOMB_X60_Y41_N0
\LEDR~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LEDR~4_combout\ = (\main_state.SHOW_RESULT~q\ & div_count(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \main_state.SHOW_RESULT~q\,
	datad => div_count(4),
	combout => \LEDR~4_combout\);

-- Location: LCCOMB_X77_Y40_N24
\LEDR~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LEDR~5_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.SHOW_RESULT~q\) # (!\main_state.WAIT_HIGH~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datac => \main_state.WAIT_HIGH~q\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \LEDR~5_combout\);

-- Location: LCCOMB_X67_Y36_N2
\Selector31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~2_combout\ = (\main_state.PARALLEL_DIV23~q\) # ((\main_state.CHECK_6K_M1~q\) # ((\main_state.NEXT_6K~q\) # (\main_state.CHECK_6K_P1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.PARALLEL_DIV23~q\,
	datab => \main_state.CHECK_6K_M1~q\,
	datac => \main_state.NEXT_6K~q\,
	datad => \main_state.CHECK_6K_P1~q\,
	combout => \Selector31~2_combout\);

-- Location: LCCOMB_X67_Y36_N12
\Selector31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~3_combout\ = (\main_state.WAIT_LOW~q\) # ((\main_state.CHECK_SQRT~q\) # ((\main_state.SHOW_RESULT~q\) # (\Selector31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.WAIT_LOW~q\,
	datab => \main_state.CHECK_SQRT~q\,
	datac => \main_state.SHOW_RESULT~q\,
	datad => \Selector31~2_combout\,
	combout => \Selector31~3_combout\);

-- Location: LCCOMB_X66_Y35_N2
\Selector31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~4_combout\ = (\Selector31~3_combout\) # ((\main_state.CHECK_SPECIAL~q\ & ((n_reg(1)) # (!\Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(1),
	datab => \Equal0~4_combout\,
	datac => \main_state.CHECK_SPECIAL~q\,
	datad => \Selector31~3_combout\,
	combout => \Selector31~4_combout\);

-- Location: LCCOMB_X71_Y35_N12
\Selector31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~1_combout\ = (\main_state.PARALLEL_WAIT~q\ & (((\div2_computing~q\) # (\Selector45~0_combout\)) # (!\div_done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div_done~q\,
	datab => \main_state.PARALLEL_WAIT~q\,
	datac => \div2_computing~q\,
	datad => \Selector45~0_combout\,
	combout => \Selector31~1_combout\);

-- Location: LCCOMB_X66_Y35_N14
\Selector31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~5_combout\ = (\Selector31~4_combout\) # ((\Selector31~1_combout\) # ((!\Equal6~4_combout\ & !\Selector32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal6~4_combout\,
	datab => \Selector31~4_combout\,
	datac => \Selector32~0_combout\,
	datad => \Selector31~1_combout\,
	combout => \Selector31~5_combout\);

-- Location: LCCOMB_X66_Y35_N16
\Selector31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~6_combout\ = (\is_prime~q\ & ((\Selector31~5_combout\) # ((!\Selector32~0_combout\ & !\main_state~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \is_prime~q\,
	datab => \Selector31~5_combout\,
	datac => \Selector32~0_combout\,
	datad => \main_state~28_combout\,
	combout => \Selector31~6_combout\);

-- Location: LCCOMB_X66_Y35_N24
\Selector31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~0_combout\ = (\main_state.INIT_CHECK~q\) # ((n_reg(1) & (\main_state.CHECK_SPECIAL~q\ & \Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_reg(1),
	datab => \main_state.INIT_CHECK~q\,
	datac => \main_state.CHECK_SPECIAL~q\,
	datad => \Equal0~4_combout\,
	combout => \Selector31~0_combout\);

-- Location: LCCOMB_X66_Y35_N6
\Selector31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~7_combout\ = (\Selector31~6_combout\) # ((\Selector31~0_combout\) # ((\main_state.CHECK_SQRT~q\ & \LessThan3~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \main_state.CHECK_SQRT~q\,
	datab => \Selector31~6_combout\,
	datac => \Selector31~0_combout\,
	datad => \LessThan3~34_combout\,
	combout => \Selector31~7_combout\);

-- Location: FF_X66_Y35_N7
is_prime : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \Selector31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \is_prime~q\);

-- Location: LCCOMB_X66_Y35_N4
\LEDR~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LEDR~6_combout\ = (\is_prime~q\ & \main_state.SHOW_RESULT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \is_prime~q\,
	datad => \main_state.SHOW_RESULT~q\,
	combout => \LEDR~6_combout\);

-- Location: IOIBUF_X56_Y54_N1
\SW[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X69_Y54_N1
\SW[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;
END structure;


