library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity mux4 is
	port(
		sel : in std_logic_vector(2 downto 0);
		A : in std_logic;
		B : in std_logic;
		C : in std_logic;
		D : in std_logic;
		Qaux : in std_logic;
		O : out std_logic
	);
end mux4;

architecture Behavioral of mux4 is
begin
	
	process(A,B,C,D,Qaux)
	begin
		if sel = "000" then
			 O <= A;
		elsif sel = "001" then
			O <= B;
		elsif sel = "010" then
			O <= C;
		elsif sel = "011" then
			O <= D;
		elsif sel = "100" then
			O <= Qaux;
		end if;
	end process;
end Behavioral;