Release 9.2i Map J.36
Xilinx Map Application Log File for Design 'ProcesseurAndCo'

Design Information
------------------
Command Line   : map -ise
/home/k4user/poly-imag/archi2/projet/ise/ProcesseurAndCo.ise -intstyle ise -p
xc3s1000-ft256-4 -timing -logic_opt off -ol high -t 1 -cm area -pr b -k 4 -power
off -o ProcesseurAndCo_map.ncd ProcesseurAndCo.ngd ProcesseurAndCo.pcf 
Target Device  : xc3s1000
Target Package : ft256
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.36 $
Mapped Date    : Fri Feb 26 09:35:27 2010

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:98ee27) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.4
............................
Phase 5.4 (Checksum:2faf07b) REAL time: 13 secs 

Phase 6.28
Phase 6.28 (Checksum:39386fa) REAL time: 13 secs 

Phase 7.8
...............................
..
........................................................
...............
...............
......................
Phase 7.8 (Checksum:a946b4) REAL time: 1 mins 21 secs 

Phase 8.29
Phase 8.29 (Checksum:4c4b3f8) REAL time: 1 mins 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 21 secs 

Phase 10.18
Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 9 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 9 secs 

REAL time consumed by placer: 2 mins 10 secs 
CPU  time consumed by placer: 2 mins 3 secs 
Inspecting route info ...
Route info done.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Total Number Slice Registers:       659 out of  15,360    4%
    Number used as Flip Flops:                   658
    Number used as Latches:                        1
  Number of 4 input LUTs:           1,739 out of  15,360   11%
Logic Distribution:
  Number of occupied Slices:                        1,280 out of   7,680   16%
    Number of Slices containing only related logic:   1,280 out of   1,280  100%
    Number of Slices containing unrelated logic:          0 out of   1,280    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          1,782 out of  15,360   11%
  Number used as logic:              1,739
  Number used as a route-thru:          43
  Number of bonded IOBs:               44 out of     173   25%
    IOB Flip Flops:                    16
  Number of Block RAMs:               16 out of      24   66%
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  1,066,963
Additional JTAG gate count for IOBs:  2,112
Peak Memory Usage:  192 MB
Total REAL time to MAP completion:  2 mins 31 secs 
Total CPU time to MAP completion:   2 mins 21 secs 

Mapping completed.
See MAP report file "ProcesseurAndCo_map.mrp" for details.
