## Generated SDC file "cmos4.sdc"

## Copyright (C) 1991-2013 Altera Corporation
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, Altera MegaCore Function License 
## Agreement, or other applicable license agreement, including, 
## without limitation, that your use is for the sole purpose of 
## programming logic devices manufactured by Altera and sold by 
## Altera or its authorized distributors.  Please refer to the 
## applicable agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

## DATE    "Mon Aug 28 14:47:58 2023"

##
## DEVICE  "EP4CE15F23C8"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
create_clock -name {e_rxc} -period 8.000 -waveform { 0.000 4.000 } [get_ports {e_rxc}]
create_clock -name {source_clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports {source_clk}]
create_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture} -period 6.000 -waveform { 0.000 3.000 } [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[*].dq[*].dqi|auto_generated|input_cell_*[0]|clk}] -add
create_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic} -period 6.000 -waveform { 0.000 3.000 } [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0]|clk}]
create_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock} -period 6.000 -waveform { 0.000 3.000 } [get_ports {mem_clk[0]}] -add
create_clock -name {cmos0_pclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m0_camera_pclk}]
create_clock -name {cmos1_pclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m1_camera_pclk}]
create_clock -name {cmos2_pclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m2_camera_pclk}]
create_clock -name {cmos3_pclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m3_camera_pclk}]
create_clock -name {cmos4_pclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m4_camera_pclk}]
create_clock -name {cmos5_pclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m5_camera_pclk}]
create_clock -name {cmos6_pclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m6_camera_pclk}]
create_clock -name {cmos7_pclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m7_camera_pclk}]
create_clock -name {cmos8_pclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m8_camera_pclk}]
create_clock -name {cmos_xclk} -period 41.666 -waveform { 0.000 20.833 } [get_ports {m0_camera_xclk m1_camera_xclk m2_camera_xclk m3_camera_xclk m4_camera_xclk m5_camera_xclk m6_camera_xclk m7_camera_xclk m8_camera_xclk}]


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 10 -divide_by 3 -master_clock {source_clk} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] 
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 10 -divide_by 3 -phase -90.000 -master_clock {source_clk} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] 
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 10 -divide_by 3 -master_clock {source_clk} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] 
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 10 -divide_by 3 -master_clock {source_clk} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] 
create_generated_clock -name {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {pll_sdvga|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 229 -divide_by 477 -master_clock {source_clk} [get_pins {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]}] 
create_generated_clock -name {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {pll_sdvga|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 108 -divide_by 65 -master_clock {source_clk} [get_pins {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}] 
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_clk[0]}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_clk[0]}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_clk[0]}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_clk[0]}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {mem_clk_n[0]}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {mem_clk_n[0]}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {mem_clk_n[0]}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {mem_clk_n[0]}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32} -source [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -divide_by 2 -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q}] 
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_dqs[0]}] 
create_generated_clock -name {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]} -source [get_pins {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {mem_dqs[1]}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {cmos2_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -rise_from [get_clocks {cmos2_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -rise_from [get_clocks {cmos2_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -rise_from [get_clocks {cmos2_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -fall_from [get_clocks {cmos2_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -fall_from [get_clocks {cmos2_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -fall_from [get_clocks {cmos2_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -fall_from [get_clocks {cmos2_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -rise_from [get_clocks {cmos1_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -rise_from [get_clocks {cmos1_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -rise_from [get_clocks {cmos1_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -rise_from [get_clocks {cmos1_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -fall_from [get_clocks {cmos1_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -fall_from [get_clocks {cmos1_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -fall_from [get_clocks {cmos1_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -fall_from [get_clocks {cmos1_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -rise_from [get_clocks {cmos0_pclk}] -rise_to [get_clocks {e_rxc}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {cmos0_pclk}] -fall_to [get_clocks {e_rxc}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {cmos0_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -rise_from [get_clocks {cmos0_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -rise_from [get_clocks {cmos0_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -rise_from [get_clocks {cmos0_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -rise_from [get_clocks {cmos0_pclk}] -rise_to [get_clocks {source_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {cmos0_pclk}] -fall_to [get_clocks {source_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {cmos0_pclk}] -rise_to [get_clocks {e_rxc}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {cmos0_pclk}] -fall_to [get_clocks {e_rxc}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {cmos0_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -fall_from [get_clocks {cmos0_pclk}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -fall_from [get_clocks {cmos0_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.080  
set_clock_uncertainty -fall_from [get_clocks {cmos0_pclk}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.100  
set_clock_uncertainty -fall_from [get_clocks {cmos0_pclk}] -rise_to [get_clocks {source_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {cmos0_pclk}] -fall_to [get_clocks {source_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {e_rxc}] -rise_to [get_clocks {cmos0_pclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {e_rxc}] -fall_to [get_clocks {cmos0_pclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {e_rxc}] -rise_to [get_clocks {cmos0_pclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {e_rxc}] -fall_to [get_clocks {cmos0_pclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos2_pclk}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos2_pclk}] -hold 0.080  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos2_pclk}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos2_pclk}] -hold 0.080  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos1_pclk}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos1_pclk}] -hold 0.080  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos1_pclk}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos1_pclk}] -hold 0.080  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos0_pclk}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos0_pclk}] -hold 0.080  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos0_pclk}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos0_pclk}] -hold 0.080  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}] -setup 0.090  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}] -setup 0.090  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {e_rxc}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {e_rxc}] -hold 0.080  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {e_rxc}] -setup 0.100  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {e_rxc}] -hold 0.080  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos2_pclk}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos2_pclk}] -hold 0.080  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos2_pclk}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos2_pclk}] -hold 0.080  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos1_pclk}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos1_pclk}] -hold 0.080  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos1_pclk}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos1_pclk}] -hold 0.080  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos0_pclk}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cmos0_pclk}] -hold 0.080  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos0_pclk}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cmos0_pclk}] -hold 0.080  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}] -setup 0.090  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}] -setup 0.090  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {e_rxc}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {e_rxc}] -hold 0.080  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {e_rxc}] -setup 0.100  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {e_rxc}] -hold 0.080  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {source_clk}] -rise_to [get_clocks {source_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {source_clk}] -fall_to [get_clocks {source_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {source_clk}] -rise_to [get_clocks {source_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {source_clk}] -fall_to [get_clocks {source_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}] -setup 0.090  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}] -setup 0.090  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}] -hold 0.060  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}] -setup 0.090  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}] -setup 0.090  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}] -hold 0.060  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll_sdvga|altpll_component|auto_generated|pll1|clk[1]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}] -rise_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}] -fall_to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020  


#**************************************************************
# Set Input Delay
#**************************************************************

set_input_delay -add_delay  -clock [get_clocks {e_rxc}]  6.000 [get_ports {e_rxd[0]}]
set_input_delay -add_delay  -clock [get_clocks {e_rxc}]  6.000 [get_ports {e_rxd[1]}]
set_input_delay -add_delay  -clock [get_clocks {e_rxc}]  6.000 [get_ports {e_rxd[2]}]
set_input_delay -add_delay  -clock [get_clocks {e_rxc}]  6.000 [get_ports {e_rxd[3]}]
set_input_delay -add_delay  -clock [get_clocks {e_rxc}]  6.000 [get_ports {e_rxd[4]}]
set_input_delay -add_delay  -clock [get_clocks {e_rxc}]  6.000 [get_ports {e_rxd[5]}]
set_input_delay -add_delay  -clock [get_clocks {e_rxc}]  6.000 [get_ports {e_rxd[6]}]
set_input_delay -add_delay  -clock [get_clocks {e_rxc}]  6.000 [get_ports {e_rxd[7]}]
set_input_delay -add_delay  -clock [get_clocks {e_rxc}]  6.000 [get_ports {e_rxdv}]


#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -add_delay -max -clock [get_clocks {e_rxc}]  2.000 [get_ports {e_txd[0]}]
set_output_delay -add_delay -min -clock [get_clocks {e_rxc}]  0.000 [get_ports {e_txd[0]}]
set_output_delay -add_delay -max -clock [get_clocks {e_rxc}]  2.000 [get_ports {e_txd[1]}]
set_output_delay -add_delay -min -clock [get_clocks {e_rxc}]  0.000 [get_ports {e_txd[1]}]
set_output_delay -add_delay -max -clock [get_clocks {e_rxc}]  2.000 [get_ports {e_txd[2]}]
set_output_delay -add_delay -min -clock [get_clocks {e_rxc}]  0.000 [get_ports {e_txd[2]}]
set_output_delay -add_delay -max -clock [get_clocks {e_rxc}]  2.000 [get_ports {e_txd[3]}]
set_output_delay -add_delay -min -clock [get_clocks {e_rxc}]  0.000 [get_ports {e_txd[3]}]
set_output_delay -add_delay -max -clock [get_clocks {e_rxc}]  2.000 [get_ports {e_txd[4]}]
set_output_delay -add_delay -min -clock [get_clocks {e_rxc}]  0.000 [get_ports {e_txd[4]}]
set_output_delay -add_delay -max -clock [get_clocks {e_rxc}]  2.000 [get_ports {e_txd[5]}]
set_output_delay -add_delay -min -clock [get_clocks {e_rxc}]  0.000 [get_ports {e_txd[5]}]
set_output_delay -add_delay -max -clock [get_clocks {e_rxc}]  2.000 [get_ports {e_txd[6]}]
set_output_delay -add_delay -min -clock [get_clocks {e_rxc}]  0.000 [get_ports {e_txd[6]}]
set_output_delay -add_delay -max -clock [get_clocks {e_rxc}]  2.000 [get_ports {e_txd[7]}]
set_output_delay -add_delay -min -clock [get_clocks {e_rxc}]  0.000 [get_ports {e_txd[7]}]
set_output_delay -add_delay -max -clock [get_clocks {e_rxc}]  2.000 [get_ports {e_txen}]
set_output_delay -add_delay -min -clock [get_clocks {e_rxc}]  0.000 [get_ports {e_txen}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[0]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[0]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[1]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[1]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[2]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[2]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[3]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[3]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[4]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[4]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[5]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[5]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[6]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[6]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[7]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[7]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[8]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[8]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[8]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[8]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[9]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[9]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[9]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[9]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[10]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[10]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[10]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[10]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[11]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[11]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[11]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[11]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_addr[12]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_addr[12]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_addr[12]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_addr[12]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_ba[0]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_ba[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_ba[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_ba[0]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_ba[1]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_ba[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_ba[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_ba[1]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_ba[2]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_ba[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_ba[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_ba[2]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_cas_n}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_cas_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_cas_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_cas_n}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_cke[0]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_cke[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_cke[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_cke[0]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_cs_n[0]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_cs_n[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_cs_n[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_cs_n[0]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dm[0]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dm[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dm[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dm[0]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dm[1]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dm[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dm[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dm[1]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[0]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[0]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[1]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[1]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[2]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[2]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[3]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[3]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[4]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[4]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[5]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[5]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[6]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[6]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[7]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  1.130 [get_ports {mem_dq[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]}]  -0.801 [get_ports {mem_dq[7]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[8]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[8]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[8]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[8]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[9]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[9]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[9]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[9]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[10]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[10]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[10]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[10]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[11]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[11]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[11]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[11]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[12]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[12]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[12]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[12]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[13]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[13]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[13]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[13]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[14]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[14]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[14]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[14]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[15]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[15]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  1.130 [get_ports {mem_dq[15]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]}]  -0.801 [get_ports {mem_dq[15]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]  1.220 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]  -1.220 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]  4.520 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]  1.480 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]  4.520 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]  1.480 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]  1.220 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]  -1.220 [get_ports {mem_dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]  1.220 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]  -1.220 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]  4.520 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]  1.480 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]  4.520 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]  1.480 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]  1.220 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]  -1.220 [get_ports {mem_dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_odt[0]}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_odt[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_odt[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_odt[0]}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_ras_n}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_ras_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_ras_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_ras_n}]
set_output_delay -add_delay -max -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  0.620 [get_ports {mem_we_n}]
set_output_delay -add_delay -min -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]  -0.620 [get_ports {mem_we_n}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  0.620 [get_ports {mem_we_n}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]  -0.620 [get_ports {mem_we_n}]


#**************************************************************
# Set Clock Groups
#**************************************************************

set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 


#**************************************************************
# Set False Path
#**************************************************************

set_false_path  -from  [get_clocks {source_clk}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {source_clk}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -fall_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]
set_false_path  -fall_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]
set_false_path  -from  [get_clocks {source_clk}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {source_clk}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {{ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic}]
set_false_path  -fall_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS}]
set_false_path  -fall_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall}]
set_false_path  -rise_from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}]
set_false_path -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]}}] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a*}]
set_false_path -from [get_keepers {**}] -to [get_keepers {*phasedone_state*}]
set_false_path -from [get_keepers {**}] -to [get_keepers {*internal_phasestep*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_se9:dffpipe18|dffe19a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_re9:dffpipe13|dffe14a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a*}]
set_false_path -to [get_ports {mem_clk[0]}]
set_false_path -to [get_ports {mem_clk_n[0]}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31}]
set_false_path -from [get_ports *] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32}]
set_false_path -from [get_registers *] -to [get_ports {mem_dqs[0]}]
set_false_path -from [get_registers *] -to [get_ports {mem_dqs[1]}]
set_false_path -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]}}] -to [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path -to [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[*].dq[*].dqi|auto_generated|input_*_*[0]|clrn}]
set_false_path -from [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*dgrb|?d_lat*|clk}] 
set_false_path -from [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|*seq_wrapper|*seq_inst|seq_mem_clk_disable*}] 
set_false_path -through [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|*pll|altpll_component|auto_generated|pll_lock_sync|clrn}] 
set_false_path -through [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|global_pre_clear|clrn}] 
set_false_path -through [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|reset_master_ams|clrn}] 
set_false_path -through [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r|clrn}] 
set_false_path -through [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n|clrn}] 
set_false_path -through [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r|clrn}] 
set_false_path -through [get_pins -compatibility_mode {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n|clrn}] 
set_false_path -from [get_pins -compatibility_mode {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*|seq_mmc_start*|*}] -to [get_keepers {*alt_mem_phy_mimic:mmc|seq_mmc_start_metastable*}]
set_false_path -from [get_pins -compatibility_mode {*_alt_mem_phy_inst|*mmc|mimic_done_out*}] -to [get_keepers {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*dgrb|*v_mmc_seq_done_1r*}]
set_false_path -from [get_registers *] -to [get_keepers {{mem_addr[0]} {mem_addr[10]} {mem_addr[11]} {mem_addr[12]} {mem_addr[1]} {mem_addr[2]} {mem_addr[3]} {mem_addr[4]} {mem_addr[5]} {mem_addr[6]} {mem_addr[7]} {mem_addr[8]} {mem_addr[9]} {mem_ba[0]} {mem_ba[1]} {mem_ba[2]} mem_cas_n mem_ras_n mem_we_n {mem_cke[0]} {mem_odt[0]} {mem_cs_n[0]}}]


#**************************************************************
# Set Multicycle Path
#**************************************************************



#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] 9.000
set_max_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] 9.000
set_max_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock}]  -to  [get_clocks {*ddr_mimic}] 2.500
set_max_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] 9.000
set_max_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] 9.000
set_max_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock}]  -to  [get_clocks {*ddr_mimic}] 2.500
set_max_delay -from [get_ports {e_rxc}] -to [get_ports {e_gtxc}] 1.000
set_max_delay -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]}}] -to [get_registers *] 3.000


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -9.000
set_min_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -9.000
set_min_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -9.000
set_min_delay -from  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -9.000
set_min_delay -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[8]} {mem_dq[9]}}] -to [get_registers *] 0.000


#**************************************************************
# Set Input Transition
#**************************************************************

