Source Block: hdl/library/axi_mc_controller/axi_mc_controller.v@204:214@HdlStmAssign
assign up_clk         = s_axi_aclk;
assign up_rstn        = s_axi_aresetn;

assign adc_clk_o      = ctrl_data_clk;

assign adc_valid_c0   = ctrl_data_valid_i;
assign adc_valid_c1   = ctrl_data_valid_i;
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;

Diff Content:
- 209 assign adc_valid_c0   = ctrl_data_valid_i;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_mc_controller/axi_mc_controller.v@207:217
assign adc_clk_o      = ctrl_data_clk;

assign adc_valid_c0   = ctrl_data_valid_i;
assign adc_valid_c1   = ctrl_data_valid_i;
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;


Clone Blocks 2:
hdl/library/axi_mc_controller/axi_mc_controller.v@205:215
assign up_rstn        = s_axi_aresetn;

assign adc_clk_o      = ctrl_data_clk;

assign adc_valid_c0   = ctrl_data_valid_i;
assign adc_valid_c1   = ctrl_data_valid_i;
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;

Clone Blocks 3:
hdl/library/axi_mc_controller/axi_mc_controller.v@206:216

assign adc_clk_o      = ctrl_data_clk;

assign adc_valid_c0   = ctrl_data_valid_i;
assign adc_valid_c1   = ctrl_data_valid_i;
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;

Clone Blocks 4:
hdl/library/axi_mc_controller/axi_mc_controller.v@202:212
// signal name changes

assign up_clk         = s_axi_aclk;
assign up_rstn        = s_axi_aresetn;

assign adc_clk_o      = ctrl_data_clk;

assign adc_valid_c0   = ctrl_data_valid_i;
assign adc_valid_c1   = ctrl_data_valid_i;
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;

Clone Blocks 5:
hdl/library/axi_mc_controller/axi_mc_controller.v@208:218

assign adc_valid_c0   = ctrl_data_valid_i;
assign adc_valid_c1   = ctrl_data_valid_i;
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;

assign adc_data_c0    = ctrl_data0_i;

