strict digraph "" {
	node [label="\N"];
	"248:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f1e4d7e8090>",
		clk_sens=False,
		fillcolor=gold,
		label="248:AL",
		sens="['cclk', 'internal_reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['internal_reset', 'din', 'sr']"];
	"249:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1e4d7e8250>",
		fillcolor=springgreen,
		label="249:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"248:AL" -> "249:IF"	 [cond="[]",
		lineno=None];
	"250:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d796ad0>",
		fillcolor=firebrick,
		label="250:NS
sr <= 32'h00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d796ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_248:AL"	 [def_var="['sr']",
		label="Leaf_248:AL"];
	"250:NS" -> "Leaf_248:AL"	 [cond="[]",
		lineno=None];
	"252:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1e4d7e8290>",
		fillcolor=turquoise,
		label="252:BL
sr[0] <= din;
sr[1] <= sr[0];
sr[2] <= sr[1];
sr[3] <= sr[2];
sr[4] <= sr[3];
sr[5] <= sr[4];
sr[6] <= sr[5];
sr[7] <= sr[\
6];
sr[8] <= sr[7];
sr[9] <= sr[8];
sr[10] <= sr[9];
sr[11] <= sr[10];
sr[12] <= sr[11];
sr[13] <= sr[12];
sr[14] <= sr[13];
sr[\
15] <= sr[14];
sr[16] <= sr[15];
sr[17] <= sr[16];
sr[18] <= sr[17];
sr[19] <= sr[18];
sr[20] <= sr[19];
sr[21] <= sr[20];
sr[22] <= \
sr[21];
sr[23] <= sr[22];
sr[24] <= sr[23];
sr[25] <= sr[24];
sr[26] <= sr[25];
sr[27] <= sr[26];
sr[28] <= sr[27];
sr[29] <= sr[\
28];
sr[30] <= sr[29];
sr[31] <= sr[30];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7e82d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f1e4d7e84d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7e86d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d7e8950>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7e8b10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d7e8d10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7e8f90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d7f11d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7f1410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d7f1650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7f1890>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d7f1ad0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7f1d10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d7f1f50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7fb1d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d7fb410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7fb650>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d7fb890>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7fbad0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d7fbd10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7fbf50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d8061d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d806410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d806650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d806890>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d806ad0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d806d10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d806f50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d7961d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d796410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e4d796650>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f1e4d796890>]",
		style=filled,
		typ=Block];
	"252:BL" -> "Leaf_248:AL"	 [cond="[]",
		lineno=None];
	"249:IF" -> "250:NS"	 [cond="['internal_reset']",
		label=internal_reset,
		lineno=249];
	"249:IF" -> "252:BL"	 [cond="['internal_reset']",
		label="!(internal_reset)",
		lineno=249];
}
