INFO: [VRFC 10-2263] Analyzing Verilog file "D:/sakthivel/fpga_practice/practice/practice.srcs/sources_1/new/HS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/sakthivel/fpga_practice/practice/practice.srcs/sim_1/new/tb_hs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hs
