#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x130604b50 .scope module, "register_4b" "register_4b" 2 17;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
o0x138040010 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002a4d170_0 .net "clk", 0 0, o0x138040010;  0 drivers
o0x1380404f0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x600002a4d200_0 .net "d", 3 0, o0x1380404f0;  0 drivers
v0x600002a4d290_0 .net "q", 3 0, L_0x60000294d220;  1 drivers
o0x1380400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002a4d320_0 .net "reset", 0 0, o0x1380400a0;  0 drivers
L_0x60000294cf00 .part o0x1380404f0, 0, 1;
L_0x60000294d040 .part o0x1380404f0, 1, 1;
L_0x60000294d0e0 .part o0x1380404f0, 2, 1;
L_0x60000294d180 .part o0x1380404f0, 3, 1;
L_0x60000294d220 .concat8 [ 1 1 1 1], v0x600002a4c990_0, v0x600002a4c120_0, v0x600002a4ce10_0, v0x600002a4d050_0;
S_0x130605620 .scope module, "dff0" "d_ff" 2 23, 2 1 0, S_0x130604b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4cbd0_0 .net "clk", 0 0, o0x138040010;  alias, 0 drivers
v0x600002a4cab0_0 .net "d", 0 0, L_0x60000294cf00;  1 drivers
v0x600002a4c990_0 .var "q", 0 0;
v0x600002a4c870_0 .net "reset", 0 0, o0x1380400a0;  alias, 0 drivers
E_0x600000d48440 .event posedge, v0x600002a4c870_0, v0x600002a4cbd0_0;
S_0x130605790 .scope module, "dff1" "d_ff" 2 24, 2 1 0, S_0x130604b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4c750_0 .net "clk", 0 0, o0x138040010;  alias, 0 drivers
v0x600002a4c630_0 .net "d", 0 0, L_0x60000294d040;  1 drivers
v0x600002a4c120_0 .var "q", 0 0;
v0x600002a4c360_0 .net "reset", 0 0, o0x1380400a0;  alias, 0 drivers
S_0x13060f450 .scope module, "dff2" "d_ff" 2 25, 2 1 0, S_0x130604b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4ccf0_0 .net "clk", 0 0, o0x138040010;  alias, 0 drivers
v0x600002a4cd80_0 .net "d", 0 0, L_0x60000294d0e0;  1 drivers
v0x600002a4ce10_0 .var "q", 0 0;
v0x600002a4cea0_0 .net "reset", 0 0, o0x1380400a0;  alias, 0 drivers
S_0x13060f5c0 .scope module, "dff3" "d_ff" 2 26, 2 1 0, S_0x130604b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4cf30_0 .net "clk", 0 0, o0x138040010;  alias, 0 drivers
v0x600002a4cfc0_0 .net "d", 0 0, L_0x60000294d180;  1 drivers
v0x600002a4d050_0 .var "q", 0 0;
v0x600002a4d0e0_0 .net "reset", 0 0, o0x1380400a0;  alias, 0 drivers
S_0x130604cc0 .scope module, "register_nb_tb" "register_nb_tb" 3 5;
 .timescale -9 -12;
P_0x600000d483c0 .param/l "N" 0 3 6, +C4<00000000000000000000000000001000>;
v0x600002a4e7f0_0 .var "clk", 0 0;
v0x600002a4e880_0 .var "d", 7 0;
v0x600002a4e910_0 .var/i "i", 31 0;
v0x600002a4e9a0_0 .net "q", 7 0, L_0x60000294ca00;  1 drivers
v0x600002a4ea30_0 .var "reset", 0 0;
E_0x600000d484c0 .event posedge, v0x600002a4d3b0_0;
S_0x13060d9a0 .scope module, "uut" "register_nb" 3 11, 2 29 0, S_0x130604cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x600000d48480 .param/l "N" 0 2 29, +C4<00000000000000000000000000001000>;
v0x600002a4e5b0_0 .net "clk", 0 0, v0x600002a4e7f0_0;  1 drivers
v0x600002a4e640_0 .net "d", 7 0, v0x600002a4e880_0;  1 drivers
v0x600002a4e6d0_0 .net "q", 7 0, L_0x60000294ca00;  alias, 1 drivers
v0x600002a4e760_0 .net "reset", 0 0, v0x600002a4ea30_0;  1 drivers
L_0x60000294d2c0 .part v0x600002a4e880_0, 0, 1;
L_0x60000294d360 .part v0x600002a4e880_0, 1, 1;
L_0x60000294cdc0 .part v0x600002a4e880_0, 2, 1;
L_0x60000294ce60 .part v0x600002a4e880_0, 3, 1;
L_0x60000294cc80 .part v0x600002a4e880_0, 4, 1;
L_0x60000294cd20 .part v0x600002a4e880_0, 5, 1;
L_0x60000294cb40 .part v0x600002a4e880_0, 6, 1;
L_0x60000294cbe0 .part v0x600002a4e880_0, 7, 1;
LS_0x60000294ca00_0_0 .concat8 [ 1 1 1 1], v0x600002a4d4d0_0, v0x600002a4d710_0, v0x600002a4d950_0, v0x600002a4db90_0;
LS_0x60000294ca00_0_4 .concat8 [ 1 1 1 1], v0x600002a4ddd0_0, v0x600002a4e010_0, v0x600002a4e250_0, v0x600002a4e490_0;
L_0x60000294ca00 .concat8 [ 4 4 0 0], LS_0x60000294ca00_0_0, LS_0x60000294ca00_0_4;
S_0x13060db10 .scope generate, "gen[0]" "gen[0]" 2 35, 2 35 0, S_0x13060d9a0;
 .timescale -9 -12;
P_0x600000d48540 .param/l "i" 1 2 35, +C4<00>;
S_0x13060dc80 .scope module, "dff_inst" "d_ff" 2 36, 2 1 0, S_0x13060db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4d3b0_0 .net "clk", 0 0, v0x600002a4e7f0_0;  alias, 1 drivers
v0x600002a4d440_0 .net "d", 0 0, L_0x60000294d2c0;  1 drivers
v0x600002a4d4d0_0 .var "q", 0 0;
v0x600002a4d560_0 .net "reset", 0 0, v0x600002a4ea30_0;  alias, 1 drivers
E_0x600000d485c0 .event posedge, v0x600002a4d560_0, v0x600002a4d3b0_0;
S_0x13060ddf0 .scope generate, "gen[1]" "gen[1]" 2 35, 2 35 0, S_0x13060d9a0;
 .timescale -9 -12;
P_0x600000d48600 .param/l "i" 1 2 35, +C4<01>;
S_0x13060df60 .scope module, "dff_inst" "d_ff" 2 36, 2 1 0, S_0x13060ddf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4d5f0_0 .net "clk", 0 0, v0x600002a4e7f0_0;  alias, 1 drivers
v0x600002a4d680_0 .net "d", 0 0, L_0x60000294d360;  1 drivers
v0x600002a4d710_0 .var "q", 0 0;
v0x600002a4d7a0_0 .net "reset", 0 0, v0x600002a4ea30_0;  alias, 1 drivers
S_0x13060e0d0 .scope generate, "gen[2]" "gen[2]" 2 35, 2 35 0, S_0x13060d9a0;
 .timescale -9 -12;
P_0x600000d48680 .param/l "i" 1 2 35, +C4<010>;
S_0x13060e240 .scope module, "dff_inst" "d_ff" 2 36, 2 1 0, S_0x13060e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4d830_0 .net "clk", 0 0, v0x600002a4e7f0_0;  alias, 1 drivers
v0x600002a4d8c0_0 .net "d", 0 0, L_0x60000294cdc0;  1 drivers
v0x600002a4d950_0 .var "q", 0 0;
v0x600002a4d9e0_0 .net "reset", 0 0, v0x600002a4ea30_0;  alias, 1 drivers
S_0x13060e3b0 .scope generate, "gen[3]" "gen[3]" 2 35, 2 35 0, S_0x13060d9a0;
 .timescale -9 -12;
P_0x600000d48780 .param/l "i" 1 2 35, +C4<011>;
S_0x13060e520 .scope module, "dff_inst" "d_ff" 2 36, 2 1 0, S_0x13060e3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4da70_0 .net "clk", 0 0, v0x600002a4e7f0_0;  alias, 1 drivers
v0x600002a4db00_0 .net "d", 0 0, L_0x60000294ce60;  1 drivers
v0x600002a4db90_0 .var "q", 0 0;
v0x600002a4dc20_0 .net "reset", 0 0, v0x600002a4ea30_0;  alias, 1 drivers
S_0x13060e690 .scope generate, "gen[4]" "gen[4]" 2 35, 2 35 0, S_0x13060d9a0;
 .timescale -9 -12;
P_0x600000d48840 .param/l "i" 1 2 35, +C4<0100>;
S_0x13060e800 .scope module, "dff_inst" "d_ff" 2 36, 2 1 0, S_0x13060e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4dcb0_0 .net "clk", 0 0, v0x600002a4e7f0_0;  alias, 1 drivers
v0x600002a4dd40_0 .net "d", 0 0, L_0x60000294cc80;  1 drivers
v0x600002a4ddd0_0 .var "q", 0 0;
v0x600002a4de60_0 .net "reset", 0 0, v0x600002a4ea30_0;  alias, 1 drivers
S_0x13060e970 .scope generate, "gen[5]" "gen[5]" 2 35, 2 35 0, S_0x13060d9a0;
 .timescale -9 -12;
P_0x600000d48740 .param/l "i" 1 2 35, +C4<0101>;
S_0x13060eae0 .scope module, "dff_inst" "d_ff" 2 36, 2 1 0, S_0x13060e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4def0_0 .net "clk", 0 0, v0x600002a4e7f0_0;  alias, 1 drivers
v0x600002a4df80_0 .net "d", 0 0, L_0x60000294cd20;  1 drivers
v0x600002a4e010_0 .var "q", 0 0;
v0x600002a4e0a0_0 .net "reset", 0 0, v0x600002a4ea30_0;  alias, 1 drivers
S_0x13060ec50 .scope generate, "gen[6]" "gen[6]" 2 35, 2 35 0, S_0x13060d9a0;
 .timescale -9 -12;
P_0x600000d488c0 .param/l "i" 1 2 35, +C4<0110>;
S_0x13060edc0 .scope module, "dff_inst" "d_ff" 2 36, 2 1 0, S_0x13060ec50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4e130_0 .net "clk", 0 0, v0x600002a4e7f0_0;  alias, 1 drivers
v0x600002a4e1c0_0 .net "d", 0 0, L_0x60000294cb40;  1 drivers
v0x600002a4e250_0 .var "q", 0 0;
v0x600002a4e2e0_0 .net "reset", 0 0, v0x600002a4ea30_0;  alias, 1 drivers
S_0x13060ef30 .scope generate, "gen[7]" "gen[7]" 2 35, 2 35 0, S_0x13060d9a0;
 .timescale -9 -12;
P_0x600000d48940 .param/l "i" 1 2 35, +C4<0111>;
S_0x13060f0a0 .scope module, "dff_inst" "d_ff" 2 36, 2 1 0, S_0x13060ef30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x600002a4e370_0 .net "clk", 0 0, v0x600002a4e7f0_0;  alias, 1 drivers
v0x600002a4e400_0 .net "d", 0 0, L_0x60000294cbe0;  1 drivers
v0x600002a4e490_0 .var "q", 0 0;
v0x600002a4e520_0 .net "reset", 0 0, v0x600002a4ea30_0;  alias, 1 drivers
    .scope S_0x130605620;
T_0 ;
    %wait E_0x600000d48440;
    %load/vec4 v0x600002a4c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4c990_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600002a4cab0_0;
    %assign/vec4 v0x600002a4c990_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x130605790;
T_1 ;
    %wait E_0x600000d48440;
    %load/vec4 v0x600002a4c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4c120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600002a4c630_0;
    %assign/vec4 v0x600002a4c120_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13060f450;
T_2 ;
    %wait E_0x600000d48440;
    %load/vec4 v0x600002a4cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4ce10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002a4cd80_0;
    %assign/vec4 v0x600002a4ce10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13060f5c0;
T_3 ;
    %wait E_0x600000d48440;
    %load/vec4 v0x600002a4d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4d050_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002a4cfc0_0;
    %assign/vec4 v0x600002a4d050_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13060dc80;
T_4 ;
    %wait E_0x600000d485c0;
    %load/vec4 v0x600002a4d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4d4d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002a4d440_0;
    %assign/vec4 v0x600002a4d4d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13060df60;
T_5 ;
    %wait E_0x600000d485c0;
    %load/vec4 v0x600002a4d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4d710_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002a4d680_0;
    %assign/vec4 v0x600002a4d710_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13060e240;
T_6 ;
    %wait E_0x600000d485c0;
    %load/vec4 v0x600002a4d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4d950_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002a4d8c0_0;
    %assign/vec4 v0x600002a4d950_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13060e520;
T_7 ;
    %wait E_0x600000d485c0;
    %load/vec4 v0x600002a4dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4db90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002a4db00_0;
    %assign/vec4 v0x600002a4db90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13060e800;
T_8 ;
    %wait E_0x600000d485c0;
    %load/vec4 v0x600002a4de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4ddd0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002a4dd40_0;
    %assign/vec4 v0x600002a4ddd0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13060eae0;
T_9 ;
    %wait E_0x600000d485c0;
    %load/vec4 v0x600002a4e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4e010_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002a4df80_0;
    %assign/vec4 v0x600002a4e010_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13060edc0;
T_10 ;
    %wait E_0x600000d485c0;
    %load/vec4 v0x600002a4e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4e250_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002a4e1c0_0;
    %assign/vec4 v0x600002a4e250_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13060f0a0;
T_11 ;
    %wait E_0x600000d485c0;
    %load/vec4 v0x600002a4e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a4e490_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002a4e400_0;
    %assign/vec4 v0x600002a4e490_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x130604cc0;
T_12 ;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600002a4e7f0_0;
    %inv;
    %store/vec4 v0x600002a4e7f0_0, 0, 1;
    %jmp T_12.0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x130604cc0;
T_13 ;
    %wait E_0x600000d484c0;
    %vpi_call 3 24 "$write", "Time =%0t | clk=%b | reset=%b | d=", $time, v0x600002a4e7f0_0, v0x600002a4ea30_0 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x600002a4e910_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x600002a4e910_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_13.1, 5;
    %vpi_call 3 26 "$write", "%b", &PV<v0x600002a4e880_0, v0x600002a4e910_0, 1> {0 0 0};
    %load/vec4 v0x600002a4e910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x600002a4e910_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 3 28 "$write", " | q=" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x600002a4e910_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x600002a4e910_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_13.3, 5;
    %vpi_call 3 30 "$write", "%b", &PV<v0x600002a4e9a0_0, v0x600002a4e910_0, 1> {0 0 0};
    %load/vec4 v0x600002a4e910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x600002a4e910_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %vpi_call 3 32 "$write", "\012" {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x130604cc0;
T_14 ;
    %vpi_call 3 37 "$dumpfile", "waveform_register_nbit.vcd" {0 0 0};
    %vpi_call 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x130604cc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002a4e7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002a4ea30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002a4e880_0, 0, 8;
    %wait E_0x600000d484c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002a4ea30_0, 0, 1;
    %wait E_0x600000d484c0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002a4e880_0, 0, 8;
    %pushi/vec4 2, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000d484c0;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002a4ea30_0, 0, 1;
    %wait E_0x600000d484c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002a4ea30_0, 0, 1;
    %wait E_0x600000d484c0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x600002a4e880_0, 0, 8;
    %wait E_0x600000d484c0;
    %pushi/vec4 5, 0, 32;
T_14.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.3, 5;
    %jmp/1 T_14.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000d484c0;
    %jmp T_14.2;
T_14.3 ;
    %pop/vec4 1;
    %vpi_call 3 65 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "d_ff.v";
    "register_nb_tb.v";
