CxlResult:/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.cache/compile_simlib/xcelium/axi_dwidth_converter_v2_1_25/.cxl.verilog.axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = axi_dwidth_converter_v2_1_25 ,
	SourcePath = /ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data ,
	Simulator = xcelium ,
	SimulatorVersion = 20.09-s007 ,
	CompiledLibrary = axi_dwidth_converter_v2_1_25 ,
	CompiledPath = /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.cache/compile_simlib/xcelium/axi_dwidth_converter_v2_1_25 ,
	Timestamp = Wed Oct  9 14:20:57 2024 ,
	Time = 1728476456 ,
	Language = verilog ,
	XilinxVersion = 2021.2 ,
	LogFile = /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.cache/compile_simlib/xcelium/axi_dwidth_converter_v2_1_25/.cxl.verilog.axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 66 ,
