
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.04

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.09    0.09 ^ input external delay
     3    4.23    0.00    0.00    0.09 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.09 ^ _514_/B1 (OAI22_X1)
     1    1.06    0.00    0.01    0.10 v _514_/ZN (OAI22_X1)
                                         _002_ (net)
                  0.00    0.00    0.10 v ctrl.state.out[2]$_DFF_P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ctrl.state.out[2]$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[10]$_DFFE_PP_/CK (DFF_X1)
     3    6.13    0.02    0.09    0.09 ^ dpath.a_reg.out[10]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[10] (net)
                  0.02    0.00    0.09 ^ _598_/A (INV_X1)
     2    3.09    0.01    0.01    0.11 v _598_/ZN (INV_X1)
                                         _143_ (net)
                  0.01    0.00    0.11 v _599_/A1 (NAND2_X1)
     2    5.12    0.02    0.02    0.13 ^ _599_/ZN (NAND2_X1)
                                         _144_ (net)
                  0.02    0.00    0.13 ^ _600_/A2 (NAND2_X2)
     3   10.26    0.01    0.02    0.15 v _600_/ZN (NAND2_X2)
                                         _145_ (net)
                  0.01    0.00    0.15 v _601_/A2 (NOR2_X4)
     3    6.34    0.02    0.03    0.18 ^ _601_/ZN (NOR2_X4)
                                         _146_ (net)
                  0.02    0.00    0.18 ^ _602_/A (INV_X1)
     1    2.70    0.01    0.01    0.19 v _602_/ZN (INV_X1)
                                         _147_ (net)
                  0.01    0.00    0.19 v _614_/A1 (NOR2_X2)
     3    5.05    0.02    0.03    0.22 ^ _614_/ZN (NOR2_X2)
                                         _159_ (net)
                  0.02    0.00    0.22 ^ _615_/A2 (AND2_X2)
     1    6.20    0.01    0.04    0.25 ^ _615_/ZN (AND2_X2)
                                         _160_ (net)
                  0.01    0.00    0.25 ^ _616_/A2 (NAND2_X4)
     4   23.13    0.01    0.02    0.28 v _616_/ZN (NAND2_X4)
                                         _161_ (net)
                  0.01    0.00    0.28 v _648_/A1 (NAND3_X4)
     2    9.21    0.01    0.02    0.30 ^ _648_/ZN (NAND3_X4)
                                         _192_ (net)
                  0.01    0.00    0.30 ^ _888_/A1 (NAND2_X4)
     5   20.49    0.01    0.02    0.32 v _888_/ZN (NAND2_X4)
                                         _402_ (net)
                  0.01    0.00    0.32 v _889_/A (BUF_X8)
    10   31.56    0.01    0.03    0.35 v _889_/Z (BUF_X8)
                                         _403_ (net)
                  0.01    0.00    0.35 v _896_/A1 (NAND2_X2)
     1    3.18    0.01    0.01    0.37 ^ _896_/ZN (NAND2_X2)
                                         _409_ (net)
                  0.01    0.00    0.37 ^ _897_/A (OAI21_X2)
     1    1.06    0.01    0.02    0.38 v _897_/ZN (OAI21_X2)
                                         _021_ (net)
                  0.01    0.00    0.38 v dpath.b_reg.out[10]$_DFFE_PP_/D (DFF_X1)
                                  0.38   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ dpath.b_reg.out[10]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[10]$_DFFE_PP_/CK (DFF_X1)
     3    6.13    0.02    0.09    0.09 ^ dpath.a_reg.out[10]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[10] (net)
                  0.02    0.00    0.09 ^ _598_/A (INV_X1)
     2    3.09    0.01    0.01    0.11 v _598_/ZN (INV_X1)
                                         _143_ (net)
                  0.01    0.00    0.11 v _599_/A1 (NAND2_X1)
     2    5.12    0.02    0.02    0.13 ^ _599_/ZN (NAND2_X1)
                                         _144_ (net)
                  0.02    0.00    0.13 ^ _600_/A2 (NAND2_X2)
     3   10.26    0.01    0.02    0.15 v _600_/ZN (NAND2_X2)
                                         _145_ (net)
                  0.01    0.00    0.15 v _601_/A2 (NOR2_X4)
     3    6.34    0.02    0.03    0.18 ^ _601_/ZN (NOR2_X4)
                                         _146_ (net)
                  0.02    0.00    0.18 ^ _602_/A (INV_X1)
     1    2.70    0.01    0.01    0.19 v _602_/ZN (INV_X1)
                                         _147_ (net)
                  0.01    0.00    0.19 v _614_/A1 (NOR2_X2)
     3    5.05    0.02    0.03    0.22 ^ _614_/ZN (NOR2_X2)
                                         _159_ (net)
                  0.02    0.00    0.22 ^ _615_/A2 (AND2_X2)
     1    6.20    0.01    0.04    0.25 ^ _615_/ZN (AND2_X2)
                                         _160_ (net)
                  0.01    0.00    0.25 ^ _616_/A2 (NAND2_X4)
     4   23.13    0.01    0.02    0.28 v _616_/ZN (NAND2_X4)
                                         _161_ (net)
                  0.01    0.00    0.28 v _648_/A1 (NAND3_X4)
     2    9.21    0.01    0.02    0.30 ^ _648_/ZN (NAND3_X4)
                                         _192_ (net)
                  0.01    0.00    0.30 ^ _888_/A1 (NAND2_X4)
     5   20.49    0.01    0.02    0.32 v _888_/ZN (NAND2_X4)
                                         _402_ (net)
                  0.01    0.00    0.32 v _889_/A (BUF_X8)
    10   31.56    0.01    0.03    0.35 v _889_/Z (BUF_X8)
                                         _403_ (net)
                  0.01    0.00    0.35 v _896_/A1 (NAND2_X2)
     1    3.18    0.01    0.01    0.37 ^ _896_/ZN (NAND2_X2)
                                         _409_ (net)
                  0.01    0.00    0.37 ^ _897_/A (OAI21_X2)
     1    1.06    0.01    0.02    0.38 v _897_/ZN (OAI21_X2)
                                         _021_ (net)
                  0.01    0.00    0.38 v dpath.b_reg.out[10]$_DFFE_PP_/D (DFF_X1)
                                  0.38   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ dpath.b_reg.out[10]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.78e-04   6.65e-05   2.77e-06   5.47e-04  27.4%
Combinational          6.87e-04   7.48e-04   1.31e-05   1.45e-03  72.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-03   8.14e-04   1.59e-05   2.00e-03 100.0%
                          58.4%      40.8%       0.8%
