Vivado Simulator 2016.2
Time resolution is 1 ps
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 43435 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 43435 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 152001.666 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152001666 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 152001.666 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152001666 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 152001.666 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152001666 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 152001.666 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152001666 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 152001.666 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152001666 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 152001.666 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152001666 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 152001.666 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152001666 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 152001.666 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152001666 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 417735 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 417735 ns  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 417735 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 417735 ns  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 417735 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 417735 ns  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 417735 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 417735 ns  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 417735 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 417735 ns  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 417735 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 417735 ns  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 417735 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 417735 ns  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 417735 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 417735 ns  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 583934.996 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 583934996 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 583934.996 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 583934996 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 583934.996 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 583934996 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 583934.996 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 583934996 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 583934.996 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 583934996 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 583934.996 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 583934996 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 583934.996 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 583934996 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 583934.996 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 583934996 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 692501.668 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 692501668 ps  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 692501.668 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 692501668 ps  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 692501.668 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 692501668 ps  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 692501.668 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 692501668 ps  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 692501.668 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 692501668 ps  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 692501.668 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 692501668 ps  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 692501.668 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 692501668 ps  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 692501.668 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 692501668 ps  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 958235 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 958235 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 958235 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 958235 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 958235 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 958235 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 958235 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 958235 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 958235 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 958235 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 958235 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 958235 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 958235 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 958235 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 958235 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 958235 ns  Iteration: 11  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1124434.998 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1124434998 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 1124434.998 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1124434998 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1124434.998 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1124434998 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1124434.998 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1124434998 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1124434.998 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1124434998 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1124434.998 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1124434998 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1124434.998 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1124434998 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 1124434.998 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1124434998 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1233001.664 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1233001664 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 1233001.664 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1233001664 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1233001.664 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1233001664 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1233001.664 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1233001664 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1233001.664 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1233001664 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 1233001.664 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 1233001664 ps  Iteration: 6  Process: /wrapper_tb/image_processor_wrapper_inst/image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::wrapper_tb:image_processor_wrapper_inst:image_processor_inst:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB