// Seed: 748662646
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
  wire id_3;
  supply0 id_4 = 1;
  wire id_5;
  always force id_0 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input wire id_11,
    input wor id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wor id_15,
    output wire id_16,
    input tri id_17,
    input uwire id_18,
    input wire id_19,
    input supply1 id_20,
    output supply0 id_21
);
  module_0(
      id_14, id_16
  );
  always disable id_23;
endmodule
