

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f41fe4b6928b4fbf5db2f825829443ea  /home/gpuser/Documents/gpgpu-sim_UVM_0/benchmarks/Unmanaged/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_0/benchmarks/Unmanaged/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_0/benchmarks/Unmanaged/bfs/bfs "
Parsing file _cuobjdump_complete_output_O18gfv
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401827, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Bf1ICw"
Running: cat _ptx_Bf1ICw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_m05c0x
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_m05c0x --output-file  /dev/null 2> _ptx_Bf1ICwinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Bf1ICw _ptx2_m05c0x _ptx_Bf1ICwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x4016f7, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8193
gpu_sim_insn = 1245376
gpu_ipc =     152.0049
gpu_tot_sim_cycle = 533310
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       2.3352
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 653
gpu_stall_icnt2sh    = 6688
partiton_reqs_in_parallel = 179593
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9203
partiton_level_parallism_total  =       0.3368
partiton_reqs_in_parallel_util = 179593
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 8193
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9203
partiton_level_parallism_util_total  =      21.9203
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =      25.6830 GB/Sec
L2_BW_total  =       0.3946 GB/Sec
gpu_total_sim_rate=56608

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 3611
	L1I_total_cache_miss_rate = 0.1596
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9310
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19021
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3611
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9310
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
46, 46, 45, 46, 45, 46, 45, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15976	W0_Idle:28764	W0_Scoreboard:22775	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 401 
averagemflatency = 263 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 533309 
mrq_lat_table:230 	48 	38 	22 	79 	140 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	907 	1228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1631 	455 	130 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	360 	387 	1174 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         9         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0      5910      1059      1061      1137      1161         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0      1063      1067      1126      1161      8180         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0      1063      1064      4014      1159         0         0 
dram[3]:         0         0      2619         0         0         0         0         0         0         0      1066      1070      1129      1149         0      3662 
dram[4]:      7749         0         0         0      4403         0         0         0         0      7413      1047      1049      1127      1165      6450       789 
dram[5]:         0         0         0         0         0         0         0         0         0         0      1051      1056      1126      1165      3499      6112 
dram[6]:         0         0         0      3230         0      2894         0         0         0         0      1058      1060      1073      1078         0         0 
dram[7]:      6247         0         0         0         0         0         0         0         0         0      1053      1054      1082      1086      5924      3648 
dram[8]:         0      3984      4738         0         0         0      8166         0         0         0      1057      1059      1115      1152         0         0 
dram[9]:      2356         0         0         0         0         0         0         0         0         0      1058      1057      1140      1161         0         0 
dram[10]:      5492         0         0         0      2090         0      6664         0         0         0      1061      1063      1120      1142         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 14.000000  9.000000  9.000000      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000  9.000000  9.000000  2.000000      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000  5.500000  9.000000      -nan      -nan 
dram[3]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000  9.000000  9.000000      -nan  2.000000 
dram[4]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 14.000000 14.000000  9.000000  9.000000  1.500000  1.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000  9.000000 11.000000  1.500000  1.500000 
dram[6]:      -nan      -nan      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 15.000000 11.000000  9.000000      -nan      -nan 
dram[7]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000  9.000000  9.000000  2.000000  2.000000 
dram[8]:      -nan  2.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 15.000000 15.000000  3.000000  8.000000      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000  8.000000  8.000000      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan 15.000000 15.000000  8.000000  8.000000      -nan      -nan 
average row locality = 560/73 = 7.671233
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         1        14        14         9         9         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        14        14         9         9         1         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        14        14        10         9         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0        14        14         9         9         0         1 
dram[4]:         1         0         0         0         1         0         0         0         0         1        14        14         9         9         2         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0        15        15         9        10         2         2 
dram[6]:         0         0         0         1         0         1         0         0         0         0        15        15        10         9         0         0 
dram[7]:         1         0         0         0         0         0         0         0         0         0        15        15         9         9         1         1 
dram[8]:         0         2         1         0         0         0         1         0         0         0        15        15         9         8         0         0 
dram[9]:         1         0         0         0         0         0         0         0         0         0        15        15         8         8         0         0 
dram[10]:         1         0         0         0         1         0         1         0         0         0        15        15         8         8         0         0 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[4]:         0         0         0         0         1         0         0         0         0         1         0         0         0         0         1         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1         1 
dram[6]:         0         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[8]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none      none      none      none      none      none      none      none         119      1066      1110       975       978    none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none        1136      1173      1023       963       119    none  
dram[2]:     none      none      none      none      none      none      none      none      none      none        1043      1138       799       941    none      none  
dram[3]:     none      none        1160    none      none      none      none      none      none      none        1131      1198      1028      1035    none         119
dram[4]:        250    none      none      none         119    none      none      none      none         119      1033      1108       949       986        81         0
dram[5]:     none      none      none      none      none      none      none      none      none      none        1066      1129       963       798        81        81
dram[6]:     none      none      none         250    none         119    none      none      none      none        1092      1174       804       915    none      none  
dram[7]:        250    none      none      none      none      none      none      none      none      none        1103      1131       981       932       119       119
dram[8]:     none         247       250    none      none      none         119    none      none      none        1096      1113      1130       958    none      none  
dram[9]:        250    none      none      none      none      none      none      none      none      none        1182      1139      1072      1007    none      none  
dram[10]:        250    none      none      none        1160    none         119    none      none      none        1104      1130       964       984    none      none  
maximum mf latency per bank:
dram[0]:        252         0         0         0         0         0         0         0         0       239       317       353       340       366         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       342       353       367       353       239         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       318       357       333       347         0         0
dram[3]:          0         0       250         0         0         0         0         0         0         0       350       388       370       384         0       239
dram[4]:        250         0         0         0       239         0         0         0         0       239       308       343       342       365       245         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       312       339       339       343       245       245
dram[6]:          0         0         0       250         0       239         0         0         0         0       318       351       367       340         0         0
dram[7]:        250         0         0         0         0         0         0         0         0         0       324       347       366       361       239       239
dram[8]:          0       250       250         0         0         0       239         0         0         0       328       343       352       349         0         0
dram[9]:        250         0         0         0         0         0         0         0         0         0       388       377       401       382         0         0
dram[10]:        250         0         0         0       250         0       239         0         0         0       335       349       363       380         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=15013 n_act=6 n_pre=0 n_req=49 n_rd=192 n_write=1 bw_util=0.02537
n_activity=512 dram_eff=0.7539
bk0: 4a 15191i bk1: 0a 15210i bk2: 0a 15211i bk3: 0a 15211i bk4: 0a 15214i bk5: 0a 15214i bk6: 0a 15214i bk7: 0a 15214i bk8: 0a 15215i bk9: 4a 15189i bk10: 56a 15091i bk11: 56a 14985i bk12: 36a 15049i bk13: 36a 15042i bk14: 0a 15209i bk15: 0a 15209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0872995
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80215100, atomic=0 1 entries : 0x7fbd1ddfcf80 :  mf: uid= 53284, sid01:w00, part=1, addr=0x80215100, load , size=32, unknown  status = IN_PARTITION_DRAM (533309), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=15019 n_act=5 n_pre=0 n_req=48 n_rd=187 n_write=1 bw_util=0.02472
n_activity=446 dram_eff=0.843
bk0: 0a 15209i bk1: 0a 15210i bk2: 0a 15210i bk3: 0a 15210i bk4: 0a 15210i bk5: 0a 15213i bk6: 0a 15213i bk7: 0a 15214i bk8: 0a 15214i bk9: 0a 15215i bk10: 56a 15094i bk11: 56a 14985i bk12: 36a 15023i bk13: 36a 15040i bk14: 3a 15186i bk15: 0a 15208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0930187
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=15017 n_act=5 n_pre=1 n_req=48 n_rd=188 n_write=1 bw_util=0.02485
n_activity=480 dram_eff=0.7875
bk0: 0a 15209i bk1: 0a 15210i bk2: 0a 15211i bk3: 0a 15211i bk4: 0a 15211i bk5: 0a 15214i bk6: 0a 15214i bk7: 0a 15214i bk8: 0a 15214i bk9: 0a 15214i bk10: 56a 15087i bk11: 56a 14986i bk12: 40a 15020i bk13: 36a 15032i bk14: 0a 15209i bk15: 0a 15209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0853931
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=15013 n_act=6 n_pre=0 n_req=49 n_rd=192 n_write=1 bw_util=0.02537
n_activity=502 dram_eff=0.7689
bk0: 0a 15209i bk1: 0a 15211i bk2: 4a 15191i bk3: 0a 15210i bk4: 0a 15211i bk5: 0a 15212i bk6: 0a 15212i bk7: 0a 15212i bk8: 0a 15213i bk9: 0a 15215i bk10: 56a 15092i bk11: 56a 14984i bk12: 36a 15023i bk13: 36a 15011i bk14: 0a 15211i bk15: 4a 15185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.101499
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=14990 n_act=10 n_pre=1 n_req=55 n_rd=208 n_write=3 bw_util=0.02774
n_activity=712 dram_eff=0.5927
bk0: 4a 15188i bk1: 0a 15209i bk2: 0a 15209i bk3: 0a 15211i bk4: 4a 15185i bk5: 0a 15210i bk6: 0a 15213i bk7: 0a 15216i bk8: 0a 15216i bk9: 4a 15190i bk10: 56a 15095i bk11: 56a 14995i bk12: 36a 15036i bk13: 36a 15056i bk14: 8a 15153i bk15: 4a 15189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0719169
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=14987 n_act=8 n_pre=2 n_req=56 n_rd=212 n_write=3 bw_util=0.02827
n_activity=679 dram_eff=0.6333
bk0: 0a 15206i bk1: 0a 15209i bk2: 0a 15209i bk3: 0a 15210i bk4: 0a 15210i bk5: 0a 15212i bk6: 0a 15213i bk7: 0a 15214i bk8: 0a 15215i bk9: 0a 15215i bk10: 60a 15085i bk11: 60a 14969i bk12: 36a 15030i bk13: 40a 15040i bk14: 8a 15155i bk15: 8a 15152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.101302
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=15000 n_act=6 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.02708
n_activity=591 dram_eff=0.6971
bk0: 0a 15212i bk1: 0a 15213i bk2: 0a 15213i bk3: 4a 15193i bk4: 0a 15212i bk5: 4a 15187i bk6: 0a 15211i bk7: 0a 15211i bk8: 0a 15212i bk9: 0a 15212i bk10: 60a 15064i bk11: 60a 14949i bk12: 40a 14891i bk13: 36a 14922i bk14: 0a 15210i bk15: 0a 15212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.113529
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=14999 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.02708
n_activity=586 dram_eff=0.7031
bk0: 4a 15189i bk1: 0a 15210i bk2: 0a 15211i bk3: 0a 15211i bk4: 0a 15211i bk5: 0a 15212i bk6: 0a 15213i bk7: 0a 15213i bk8: 0a 15213i bk9: 0a 15214i bk10: 60a 15070i bk11: 60a 14947i bk12: 36a 14939i bk13: 36a 14905i bk14: 4a 15185i bk15: 4a 15184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.107547
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=14996 n_act=9 n_pre=2 n_req=52 n_rd=204 n_write=1 bw_util=0.02695
n_activity=643 dram_eff=0.6376
bk0: 0a 15208i bk1: 8a 15183i bk2: 4a 15191i bk3: 0a 15211i bk4: 0a 15211i bk5: 0a 15213i bk6: 4a 15189i bk7: 0a 15213i bk8: 0a 15215i bk9: 0a 15216i bk10: 60a 15088i bk11: 60a 14966i bk12: 36a 14951i bk13: 32a 15024i bk14: 0a 15208i bk15: 0a 15208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.108336
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=15019 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.02472
n_activity=480 dram_eff=0.7833
bk0: 4a 15191i bk1: 0a 15210i bk2: 0a 15211i bk3: 0a 15212i bk4: 0a 15212i bk5: 0a 15212i bk6: 0a 15212i bk7: 0a 15213i bk8: 0a 15213i bk9: 0a 15214i bk10: 60a 15069i bk11: 60a 14980i bk12: 32a 15052i bk13: 32a 15048i bk14: 0a 15210i bk15: 0a 15211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0792138
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15212 n_nop=15008 n_act=7 n_pre=0 n_req=50 n_rd=196 n_write=1 bw_util=0.0259
n_activity=560 dram_eff=0.7036
bk0: 4a 15190i bk1: 0a 15209i bk2: 0a 15212i bk3: 0a 15212i bk4: 4a 15193i bk5: 0a 15212i bk6: 4a 15187i bk7: 0a 15211i bk8: 0a 15214i bk9: 0a 15214i bk10: 60a 15083i bk11: 60a 14962i bk12: 32a 15001i bk13: 32a 15006i bk14: 0a 15210i bk15: 0a 15210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.102288

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[1]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[2]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[4]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[6]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[7]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[8]: Access = 123, Miss = 27, Miss_rate = 0.220, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[9]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[10]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[11]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[13]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[14]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[16]: Access = 112, Miss = 26, Miss_rate = 0.232, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[17]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[20]: Access = 102, Miss = 26, Miss_rate = 0.255, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1334
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.3155
	minimum = 6
	maximum = 94
Network latency average = 15.6757
	minimum = 6
	maximum = 65
Slowest packet = 27
Flit latency average = 16.3614
	minimum = 6
	maximum = 64
Slowest flit = 4879
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00541959
	minimum = 0.00415014 (at node 7)
	maximum = 0.00878853 (at node 1)
Accepted packet rate average = 0.00541959
	minimum = 0.00415014 (at node 7)
	maximum = 0.00878853 (at node 1)
Injected flit rate average = 0.00847482
	minimum = 0.00415014 (at node 7)
	maximum = 0.0203845 (at node 39)
Accepted flit rate average= 0.00847482
	minimum = 0.00561489 (at node 31)
	maximum = 0.0173329 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3155 (1 samples)
	minimum = 6 (1 samples)
	maximum = 94 (1 samples)
Network latency average = 15.6757 (1 samples)
	minimum = 6 (1 samples)
	maximum = 65 (1 samples)
Flit latency average = 16.3614 (1 samples)
	minimum = 6 (1 samples)
	maximum = 64 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00541959 (1 samples)
	minimum = 0.00415014 (1 samples)
	maximum = 0.00878853 (1 samples)
Accepted packet rate average = 0.00541959 (1 samples)
	minimum = 0.00415014 (1 samples)
	maximum = 0.00878853 (1 samples)
Injected flit rate average = 0.00847482 (1 samples)
	minimum = 0.00415014 (1 samples)
	maximum = 0.0203845 (1 samples)
Accepted flit rate average = 0.00847482 (1 samples)
	minimum = 0.00561489 (1 samples)
	maximum = 0.0173329 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 56608 (inst/sec)
gpgpu_simulation_rate = 24241 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1855
gpu_sim_insn = 1114192
gpu_ipc =     600.6426
gpu_tot_sim_cycle = 757315
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       3.1157
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 956
gpu_stall_icnt2sh    = 11582
partiton_reqs_in_parallel = 40507
partiton_reqs_in_parallel_total    = 179593
partiton_level_parallism =      21.8367
partiton_level_parallism_total  =       0.2906
partiton_reqs_in_parallel_util = 40507
partiton_reqs_in_parallel_util_total    = 179593
gpu_sim_cycle_parition_util = 1855
gpu_tot_sim_cycle_parition_util    = 8193
partiton_level_parallism_util =      21.8367
partiton_level_parallism_util_total  =      21.9049
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     109.1421 GB/Sec
L2_BW_total  =       0.5452 GB/Sec
gpu_total_sim_rate=50203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.1460
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20332	W0_Idle:52989	W0_Scoreboard:43650	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 401 
averagemflatency = 263 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 757278 
mrq_lat_table:419 	65 	65 	71 	146 	212 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1968 	2247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3487 	689 	176 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	788 	920 	2122 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	49 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         9         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        13 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0      5910      1059      1061      1137      1161       921       924 
dram[1]:         0         0         0         0         0         0         0         0         0         0      1063      1067      1126      1161      8180       919 
dram[2]:         0         0         0         0         0         0         0         0         0         0      1063      1064      4014      1159       924       927 
dram[3]:         0         0      2619         0         0         0         0         0         0         0      1066      1070      1129      1149       919      3662 
dram[4]:      7749         0         0         0      4403         0         0         0         0      7413      1047      1049      1127      1165      6450       789 
dram[5]:         0         0         0         0         0         0         0         0         0         0      1051      1056      1126      1165      3499      6112 
dram[6]:         0         0         0      3230         0      2894         0         0         0         0      1058      1060      1073      1078       608       903 
dram[7]:      6247         0         0         0         0         0         0         0         0         0      1053      1054      1082      1086      5924      3648 
dram[8]:         0      3984      4738         0         0         0      8166         0         0         0      1057      1059      1115      1152       873       877 
dram[9]:      2356         0         0         0         0         0         0         0         0         0      1058      1057      1140      1161       898       903 
dram[10]:      5492         0         0         0      2090         0      6664         0         0         0      1061      1063      1120      1142       866       870 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 14.000000 16.000000 16.000000 16.000000 16.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 16.000000 16.000000 17.000000 16.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000  6.000000 16.000000 16.000000 16.000000 
dram[3]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 16.000000 16.000000 16.000000 17.000000 
dram[4]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 14.000000 14.000000 16.000000 16.000000  6.250000  8.500000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 16.000000 17.000000  9.000000  9.000000 
dram[6]:      -nan      -nan      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 15.000000 17.000000 16.000000  8.500000  5.666667 
dram[7]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 16.000000 16.000000 17.000000  9.000000 
dram[8]:      -nan  2.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 15.000000 15.000000  5.666667 16.000000 16.000000 16.000000 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]:  1.000000      -nan      -nan      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan 15.000000 15.000000 16.000000 16.000000 16.000000 16.000000 
average row locality = 1073/95 = 11.294737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         1        14        14        16        16        16        16 
dram[1]:         0         0         0         0         0         0         0         0         0         0        14        14        16        16        16        16 
dram[2]:         0         0         0         0         0         0         0         0         0         0        14        14        17        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0         0         0        14        14        16        16        16        16 
dram[4]:         1         0         0         0         1         0         0         0         0         1        14        14        16        16        18        17 
dram[5]:         0         0         0         0         0         0         0         0         0         0        15        15        16        16        17        17 
dram[6]:         0         0         0         1         0         1         0         0         0         0        15        15        16        16        17        17 
dram[7]:         1         0         0         0         0         0         0         0         0         0        15        15        16        16        16        17 
dram[8]:         0         2         1         0         0         0         1         0         0         0        15        15        17        16        16        16 
dram[9]:         1         0         0         0         0         0         0         0         0         0        15        15        16        16        16        16 
dram[10]:         1         0         0         0         1         0         1         0         0         0        15        15        16        16        16        16 
total reads: 1051
min_bank_accesses = 0!
chip skew: 99/92 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[4]:         0         0         0         0         1         0         0         0         0         1         0         0         0         0         7         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1         1 
dram[6]:         0         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[8]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none      none      none      none      none      none      none      none         119      1066      1110       925       945       994      1227
dram[1]:     none      none      none      none      none      none      none      none      none      none        1145      1173       972       945      1089      1207
dram[2]:     none      none      none      none      none      none      none      none      none      none        1043      1156       844       925      1028      1192
dram[3]:     none      none        1160    none      none      none      none      none      none      none        1141      1198       965       966      1026      1107
dram[4]:        380    none      none      none         119    none      none      none      none         119      1042      1108       937       952       739      1072
dram[5]:     none      none      none      none      none      none      none      none      none      none        1066      1129       968       895       941       989
dram[6]:     none      none      none         380    none         119    none      none      none      none        1092      1174       897       933      1008      1131
dram[7]:        380    none      none      none      none      none      none      none      none      none        1103      1131       970       939       950       897
dram[8]:     none         377       380    none      none      none         119    none      none      none        1096      1113      1038       920      1050      1159
dram[9]:        380    none      none      none      none      none      none      none      none      none        1191      1139       956       948      1095      1188
dram[10]:        380    none      none      none        1160    none         119    none      none      none        1104      1130       951       951       936      1068
maximum mf latency per bank:
dram[0]:        252         0         0         0         0         0         0         0         0       239       317       353       340       366       312       383
dram[1]:          0         0         0         0         0         0         0         0         0         0       342       353       367       353       373       388
dram[2]:          0         0         0         0         0         0         0         0         0         0       318       357       333       347       331       390
dram[3]:          0         0       250         0         0         0         0         0         0         0       350       388       370       384       323       395
dram[4]:        250         0         0         0       239         0         0         0         0       239       308       343       342       365       350       390
dram[5]:          0         0         0         0         0         0         0         0         0         0       312       339       339       343       367       375
dram[6]:          0         0         0       250         0       239         0         0         0         0       318       351       367       340       345       393
dram[7]:        250         0         0         0         0         0         0         0         0         0       324       347       366       361       357       354
dram[8]:          0       250       250         0         0         0       239         0         0         0       328       343       352       349       353       372
dram[9]:        250         0         0         0         0         0         0         0         0         0       388       377       401       382       364       378
dram[10]:        250         0         0         0       250         0       239         0         0         0       335       349       363       380       324       366
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18270 n_act=8 n_pre=0 n_req=95 n_rd=376 n_write=1 bw_util=0.04042
n_activity=921 dram_eff=0.8187
bk0: 4a 18632i bk1: 0a 18652i bk2: 0a 18654i bk3: 0a 18654i bk4: 0a 18657i bk5: 0a 18657i bk6: 0a 18657i bk7: 0a 18657i bk8: 0a 18658i bk9: 4a 18632i bk10: 56a 18534i bk11: 56a 18428i bk12: 64a 18439i bk13: 64a 18409i bk14: 64a 18453i bk15: 64a 18348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.213776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18280 n_act=6 n_pre=0 n_req=93 n_rd=368 n_write=1 bw_util=0.03956
n_activity=874 dram_eff=0.8444
bk0: 0a 18651i bk1: 0a 18652i bk2: 0a 18652i bk3: 0a 18652i bk4: 0a 18652i bk5: 0a 18655i bk6: 0a 18655i bk7: 0a 18656i bk8: 0a 18658i bk9: 0a 18659i bk10: 56a 18538i bk11: 56a 18429i bk12: 64a 18414i bk13: 64a 18405i bk14: 64a 18421i bk15: 64a 18348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.186277
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18272 n_act=8 n_pre=2 n_req=94 n_rd=372 n_write=1 bw_util=0.03999
n_activity=903 dram_eff=0.8261
bk0: 0a 18650i bk1: 0a 18652i bk2: 0a 18654i bk3: 0a 18654i bk4: 0a 18654i bk5: 0a 18657i bk6: 0a 18657i bk7: 0a 18657i bk8: 0a 18657i bk9: 0a 18657i bk10: 56a 18530i bk11: 56a 18430i bk12: 68a 18387i bk13: 64a 18372i bk14: 64a 18445i bk15: 64a 18355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.205682
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18275 n_act=7 n_pre=0 n_req=94 n_rd=372 n_write=1 bw_util=0.03999
n_activity=932 dram_eff=0.8004
bk0: 0a 18651i bk1: 0a 18653i bk2: 4a 18633i bk3: 0a 18652i bk4: 0a 18653i bk5: 0a 18655i bk6: 0a 18655i bk7: 0a 18655i bk8: 0a 18656i bk9: 0a 18659i bk10: 56a 18536i bk11: 56a 18428i bk12: 64a 18414i bk13: 64a 18374i bk14: 64a 18457i bk15: 64a 18345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.184401
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18237 n_act=13 n_pre=4 n_req=107 n_rd=392 n_write=9 bw_util=0.04299
n_activity=1245 dram_eff=0.6442
bk0: 4a 18627i bk1: 0a 18648i bk2: 0a 18650i bk3: 0a 18652i bk4: 4a 18626i bk5: 0a 18652i bk6: 0a 18656i bk7: 0a 18659i bk8: 0a 18660i bk9: 4a 18634i bk10: 56a 18539i bk11: 56a 18440i bk12: 64a 18412i bk13: 64a 18424i bk14: 72a 18330i bk15: 68a 18319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.146717
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18258 n_act=8 n_pre=2 n_req=99 n_rd=384 n_write=3 bw_util=0.04149
n_activity=1073 dram_eff=0.7213
bk0: 0a 18649i bk1: 0a 18652i bk2: 0a 18652i bk3: 0a 18653i bk4: 0a 18653i bk5: 0a 18655i bk6: 0a 18656i bk7: 0a 18657i bk8: 0a 18658i bk9: 0a 18658i bk10: 60a 18528i bk11: 60a 18412i bk12: 64a 18406i bk13: 64a 18402i bk14: 68a 18377i bk15: 68a 18278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.174377
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18247 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.04224
n_activity=1122 dram_eff=0.7023
bk0: 0a 18652i bk1: 0a 18653i bk2: 0a 18654i bk3: 4a 18634i bk4: 0a 18653i bk5: 4a 18630i bk6: 0a 18654i bk7: 0a 18654i bk8: 0a 18655i bk9: 0a 18656i bk10: 60a 18508i bk11: 60a 18394i bk12: 64a 18288i bk13: 64a 18272i bk14: 68a 18384i bk15: 68a 18244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.275369
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18260 n_act=8 n_pre=1 n_req=98 n_rd=384 n_write=2 bw_util=0.04138
n_activity=1016 dram_eff=0.7598
bk0: 4a 18631i bk1: 0a 18652i bk2: 0a 18653i bk3: 0a 18654i bk4: 0a 18654i bk5: 0a 18655i bk6: 0a 18656i bk7: 0a 18656i bk8: 0a 18656i bk9: 0a 18657i bk10: 60a 18513i bk11: 60a 18390i bk12: 64a 18308i bk13: 64a 18250i bk14: 64a 18425i bk15: 68a 18297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.177057
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18245 n_act=11 n_pre=2 n_req=100 n_rd=396 n_write=1 bw_util=0.04256
n_activity=1078 dram_eff=0.7365
bk0: 0a 18650i bk1: 8a 18625i bk2: 4a 18633i bk3: 0a 18653i bk4: 0a 18653i bk5: 0a 18656i bk6: 4a 18632i bk7: 0a 18656i bk8: 0a 18658i bk9: 0a 18660i bk10: 60a 18532i bk11: 60a 18410i bk12: 68a 18325i bk13: 64a 18366i bk14: 64a 18380i bk15: 64a 18278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.218494
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18268 n_act=7 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.04074
n_activity=917 dram_eff=0.8288
bk0: 4a 18632i bk1: 0a 18652i bk2: 0a 18653i bk3: 0a 18654i bk4: 0a 18654i bk5: 0a 18655i bk6: 0a 18655i bk7: 0a 18656i bk8: 0a 18656i bk9: 0a 18658i bk10: 60a 18513i bk11: 60a 18424i bk12: 64a 18435i bk13: 64a 18378i bk14: 64a 18411i bk15: 64a 18319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.220638
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18655 n_nop=18257 n_act=9 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.0417
n_activity=1006 dram_eff=0.7734
bk0: 4a 18632i bk1: 0a 18651i bk2: 0a 18654i bk3: 0a 18654i bk4: 4a 18635i bk5: 0a 18655i bk6: 4a 18630i bk7: 0a 18654i bk8: 0a 18657i bk9: 0a 18658i bk10: 60a 18527i bk11: 60a 18406i bk12: 64a 18383i bk13: 64a 18325i bk14: 64a 18401i bk15: 64a 18282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.18692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 212, Miss = 47, Miss_rate = 0.222, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 47, Miss_rate = 0.253, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[2]: Access = 187, Miss = 46, Miss_rate = 0.246, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[3]: Access = 184, Miss = 46, Miss_rate = 0.250, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[4]: Access = 186, Miss = 47, Miss_rate = 0.253, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[5]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[6]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[7]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[8]: Access = 226, Miss = 50, Miss_rate = 0.221, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 48, Miss_rate = 0.225, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[13]: Access = 219, Miss = 50, Miss_rate = 0.228, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[15]: Access = 189, Miss = 48, Miss_rate = 0.254, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[16]: Access = 209, Miss = 50, Miss_rate = 0.239, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[17]: Access = 192, Miss = 49, Miss_rate = 0.255, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[18]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[19]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[20]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[21]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 130, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 2807
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.375
	minimum = 6
	maximum = 82
Network latency average = 14.3312
	minimum = 6
	maximum = 60
Slowest packet = 4441
Flit latency average = 15.2879
	minimum = 6
	maximum = 60
Slowest flit = 6944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0230421
	minimum = 0.0177994 (at node 0)
	maximum = 0.0326321 (at node 40)
Accepted packet rate average = 0.0230421
	minimum = 0.0177994 (at node 0)
	maximum = 0.0326321 (at node 40)
Injected flit rate average = 0.0354693
	minimum = 0.0177994 (at node 0)
	maximum = 0.0876483 (at node 40)
Accepted flit rate average= 0.0354693
	minimum = 0.0248112 (at node 28)
	maximum = 0.0641855 (at node 3)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8453 (2 samples)
	minimum = 6 (2 samples)
	maximum = 88 (2 samples)
Network latency average = 15.0035 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62.5 (2 samples)
Flit latency average = 15.8246 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0142308 (2 samples)
	minimum = 0.0109747 (2 samples)
	maximum = 0.0207103 (2 samples)
Accepted packet rate average = 0.0142308 (2 samples)
	minimum = 0.0109747 (2 samples)
	maximum = 0.0207103 (2 samples)
Injected flit rate average = 0.021972 (2 samples)
	minimum = 0.0109747 (2 samples)
	maximum = 0.0540164 (2 samples)
Accepted flit rate average = 0.021972 (2 samples)
	minimum = 0.0152131 (2 samples)
	maximum = 0.0407592 (2 samples)
Injected packet size average = 1.54397 (2 samples)
Accepted packet size average = 1.54397 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 50203 (inst/sec)
gpgpu_simulation_rate = 16113 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 9007
gpu_sim_insn = 1246472
gpu_ipc =     138.3893
gpu_tot_sim_cycle = 993544
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.6295
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 956
gpu_stall_icnt2sh    = 11582
partiton_reqs_in_parallel = 198154
partiton_reqs_in_parallel_total    = 220100
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.4210
partiton_reqs_in_parallel_util = 198154
partiton_reqs_in_parallel_util_total    = 220100
gpu_sim_cycle_parition_util = 9007
gpu_tot_sim_cycle_parition_util    = 10048
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9498
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =      25.5823 GB/Sec
L2_BW_total  =       0.6475 GB/Sec
gpu_total_sim_rate=44519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 6307
	L1I_total_cache_miss_rate = 0.0950
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6307
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
90, 90, 89, 90, 89, 90, 89, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26342	W0_Idle:93263	W0_Scoreboard:93661	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 401 
averagemflatency = 215 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 993543 
mrq_lat_table:538 	67 	74 	97 	146 	212 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4382 	2257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	5894 	712 	176 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3046 	982 	2122 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         0         0        16         0         0        16 
dram[1]:         0         0         0         0         0         0         0         0         0         0        14         0        16         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        14         0         9        16         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16         0         0 
dram[4]:         0         1         0         0         0         0         0         0         0         0         0        14        16         0        14         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0        17         1        17 
dram[6]:         0         0         2         0         0         0         0         0         0         0        15        15         0        16         1        13 
dram[7]:         0         0         0         0         1         2         0         0         0         0        15         0        16         0         0         2 
dram[8]:         0         0         0         0         0         0         0         0         0         0        15        15        10        16        16         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0        16        16        16 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0        15         0         0         0         0 
maximum service time to same row:
dram[0]:      1594         0      4454      4221         0      2016         0         0      1028      5910      1059      1061      3585      1161       921       924 
dram[1]:      3466      5957      2615      1326         0      6135         0         0         0         0      5526      1067      1918      1161      8180       919 
dram[2]:         0         0         0      3128         0         0         0         0      2782      5073      2730      1064      4014      4773       924       927 
dram[3]:      2800      1608      2619      5997         0         0         0      5471         0      1014      1066      1070      3743      2636       919      3662 
dram[4]:      7749      1632      1603         0      4403      3571         0         0         0      7413      1047      1210      2402      1165      6450       789 
dram[5]:      2363      1841         0         0         0         0         0         0         0      1799      1051      1056      1126      5998      3499      6112 
dram[6]:         0      4130      4381      3230         0      2894         0         0      5263         0      4896      6852      1073      4308       608       903 
dram[7]:      6247      8580      1857      4305      1590      4524         0      2027         0         0      5362      1054      1951      1086      5924      3648 
dram[8]:      4655      3984      4738         0         0         0      8166      3967         0      1574      2826      4287      5411      1152      3665       877 
dram[9]:      2356      2614      3782      4120      6219         0      3031         0      2449         0      1058      1057      1140      1161       898      1370 
dram[10]:      5492         0         0      2626      2090         0      6664         0         0         0      1061      1063      1120      1142       866       870 
average row accesses per activate:
dram[0]:  2.000000      -nan  1.000000  3.000000      -nan  2.500000      -nan      -nan  1.000000  4.000000 14.000000 14.000000  9.000000 16.000000 16.000000  8.500000 
dram[1]:  2.000000  1.000000  1.000000  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan  8.000000 14.000000  9.000000 16.000000 17.000000 16.000000 
dram[2]:      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan  2.000000  2.000000  8.000000 14.000000  6.000000  9.000000 16.000000 16.000000 
dram[3]:  1.000000  2.000000  2.000000  1.000000      -nan      -nan      -nan  4.000000      -nan  1.000000 14.000000 14.000000  9.000000 10.000000 16.000000 17.000000 
dram[4]:  2.000000  1.000000  3.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  2.000000 14.000000  9.000000  9.000000 16.000000  6.250000  8.500000 
dram[5]:  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 15.000000 15.000000 16.000000  9.500000  9.000000  6.666667 
dram[6]:      -nan  2.000000  1.500000  1.000000      -nan  2.000000      -nan      -nan  1.000000      -nan  8.500000  8.500000 17.000000  9.000000  8.500000  5.666667 
dram[7]:  3.000000  1.000000  3.000000  1.000000  2.500000  1.333333      -nan  2.000000      -nan      -nan  8.500000 15.000000  9.000000 16.000000 17.000000  9.000000 
dram[8]:  2.000000  2.000000  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan  1.000000  8.500000  6.000000  4.750000  9.000000  9.000000 16.000000 
dram[9]:  3.000000  2.000000  2.000000  1.000000  2.000000      -nan  2.000000      -nan  1.000000      -nan 15.000000 15.000000 16.000000  9.000000  8.500000  9.000000 
dram[10]:  1.000000      -nan      -nan  3.000000  1.000000      -nan  2.000000      -nan      -nan      -nan 15.000000  8.000000 16.000000 16.000000 16.000000 16.000000 
average row locality = 1229/173 = 7.104046
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         3         0         3         0         0         1         2        14        14        17        16        16        17 
dram[1]:         2         1         1         1         0         1         0         0         0         0        15        14        17        16        16        16 
dram[2]:         0         0         0         2         0         0         0         0         1         1        15        14        17        17        16        16 
dram[3]:         1         2         2         1         0         0         0         2         0         1        14        14        17        18        16        16 
dram[4]:         2         2         3         0         1         1         0         0         0         1        14        16        17        16        18        17 
dram[5]:         4         3         0         0         0         0         0         0         0         1        15        15        16        17        17        18 
dram[6]:         0         2         3         1         0         1         0         0         1         0        16        16        16        17        17        17 
dram[7]:         3         1         2         1         3         3         0         1         0         0        16        15        17        16        16        17 
dram[8]:         2         2         2         0         0         0         1         2         0         1        16        17        18        17        17        16 
dram[9]:         3         2         1         1         1         0         1         0         1         0        15        15        16        17        17        17 
dram[10]:         3         0         0         2         1         0         1         0         0         0        15        16        16        16        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         2         0         0         0         2         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0         1         0         1         0         1         0 
dram[2]:         0         0         0         1         0         0         0         0         1         1         1         0         1         1         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         1         2         0         1 
dram[4]:         0         0         0         0         1         1         0         0         0         1         0         2         1         0         7         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         2         1         2 
dram[6]:         0         0         0         0         0         1         0         0         0         0         1         1         1         1         0         0 
dram[7]:         0         0         1         0         2         1         0         1         0         0         1         0         1         0         1         1 
dram[8]:         0         0         0         0         0         0         1         2         0         0         1         1         1         1         1         0 
dram[9]:         0         0         1         0         1         0         1         0         0         0         0         0         0         1         0         1 
dram[10]:         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 68
min_bank_accesses = 0!
chip skew: 13/2 = 6.50
average mf latency per bank:
dram[0]:       3922    none         250       245    none         328    none      none        1425       313      1594      1636      1098      1272      1010      1223
dram[1]:        247       249       250      1030    none         119    none      none      none      none        1486      1698      1139      1247      1127      1207
dram[2]:     none      none      none         160    none      none      none      none         119       119      1390      1700      1178      1105      1053      1208
dram[3]:        250       312       701       250    none      none      none         118    none        1947      1677      1724      1132      1044      1034      1107
dram[4]:        311      1101       289    none         509       119    none      none      none         379      1580      1297      1123      1246       744      1088
dram[5]:        277       245    none      none      none      none      none      none      none         770      1593      1657      1262      1061       970       902
dram[6]:     none         246      1469       380    none         509    none      none         380    none        1442      1514      1181      1104      1016      1154
dram[7]:        288       250       205       250       302       873    none         119    none      none        1453      1656      1144      1233       950       948
dram[8]:        246       377       377    none      none      none         769       118    none         250      1446      1465      1161      1063       954      1183
dram[9]:        289       247       119       250       119    none         119    none         900    none        1726      1666      1217      1095      1092      1077
dram[10]:        862    none      none         161      1160    none         314    none      none      none        1629      1601      1211      1212       936      1076
maximum mf latency per bank:
dram[0]:        257         0       250       250         0       251         0         0       250       239       317       353       340       366       312       383
dram[1]:        250       249       250       250         0       239         0         0         0         0       342       353       367       353       373       388
dram[2]:          0         0         0       243         0         0         0         0       239       239       318       357       333       347       331       390
dram[3]:        250       250       250       250         0         0         0       239         0       251       350       388       370       384       323       395
dram[4]:        250       257       250         0       239       239         0         0         0       239       308       343       342       365       350       390
dram[5]:        250       250         0         0         0         0         0         0         0       250       312       339       339       343       367       375
dram[6]:          0       250       256       250         0       239         0         0       250         0       318       351       367       340       345       393
dram[7]:        250       250       250       250       250       257         0       239         0         0       324       347       366       361       357       354
dram[8]:        250       250       250         0         0         0       239       239         0       250       328       343       352       349       353       372
dram[9]:        250       250       239       250       239         0       239         0       250         0       388       377       401       382       364       378
dram[10]:        256         0         0       250       250         0       239         0         0         0       335       349       363       380       324       366
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x80250280, atomic=0 1 entries : 0x7fbd1f7346c0 :  mf: uid=135649, sid18:w24, part=0, addr=0x802502e0, load , size=32, unknown  status = IN_PARTITION_DRAM (993543), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34931 n_act=16 n_pre=4 n_req=111 n_rd=422 n_write=5 bw_util=0.02414
n_activity=1369 dram_eff=0.6238
bk0: 8a 35323i bk1: 0a 35375i bk2: 4a 35358i bk3: 12a 35342i bk4: 0a 35378i bk5: 12a 35305i bk6: 0a 35379i bk7: 0a 35380i bk8: 4a 35361i bk9: 6a 35338i bk10: 56a 35258i bk11: 56a 35153i bk12: 68a 35126i bk13: 64a 35132i bk14: 64a 35177i bk15: 68a 35040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.113743
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34959 n_act=13 n_pre=2 n_req=104 n_rd=400 n_write=4 bw_util=0.02284
n_activity=1196 dram_eff=0.6756
bk0: 8a 35347i bk1: 4a 35355i bk2: 4a 35354i bk3: 4a 35355i bk4: 0a 35374i bk5: 4a 35352i bk6: 0a 35378i bk7: 0a 35379i bk8: 0a 35382i bk9: 0a 35384i bk10: 60a 35225i bk11: 56a 35152i bk12: 68a 35099i bk13: 64a 35126i bk14: 64a 35143i bk15: 64a 35071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0994403
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34959 n_act=13 n_pre=4 n_req=105 n_rd=396 n_write=6 bw_util=0.02273
n_activity=1145 dram_eff=0.7022
bk0: 0a 35374i bk1: 0a 35376i bk2: 0a 35378i bk3: 8a 35345i bk4: 0a 35376i bk5: 0a 35379i bk6: 0a 35382i bk7: 0a 35382i bk8: 4a 35356i bk9: 4a 35354i bk10: 60a 35213i bk11: 56a 35150i bk12: 68a 35109i bk13: 68a 35057i bk14: 64a 35167i bk15: 64a 35077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.11004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34940 n_act=14 n_pre=2 n_req=110 n_rd=416 n_write=6 bw_util=0.02386
n_activity=1330 dram_eff=0.6346
bk0: 4a 35355i bk1: 8a 35349i bk2: 8a 35348i bk3: 4a 35355i bk4: 0a 35375i bk5: 0a 35378i bk6: 0a 35378i bk7: 8a 35335i bk8: 0a 35378i bk9: 4a 35363i bk10: 56a 35258i bk11: 56a 35151i bk12: 68a 35101i bk13: 72a 35042i bk14: 64a 35179i bk15: 64a 35069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.098451
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34907 n_act=19 n_pre=7 n_req=121 n_rd=432 n_write=13 bw_util=0.02516
n_activity=1604 dram_eff=0.5549
bk0: 8a 35344i bk1: 8a 35320i bk2: 12a 35337i bk3: 0a 35373i bk4: 4a 35347i bk5: 4a 35351i bk6: 0a 35380i bk7: 0a 35383i bk8: 0a 35384i bk9: 4a 35358i bk10: 56a 35263i bk11: 64a 35109i bk12: 68a 35096i bk13: 64a 35145i bk14: 72a 35052i bk15: 68a 35043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0785799
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34932 n_act=13 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.02425
n_activity=1387 dram_eff=0.6186
bk0: 16a 35331i bk1: 12a 35339i bk2: 0a 35371i bk3: 0a 35373i bk4: 0a 35374i bk5: 0a 35377i bk6: 0a 35378i bk7: 0a 35380i bk8: 0a 35382i bk9: 4a 35363i bk10: 60a 35251i bk11: 60a 35137i bk12: 64a 35131i bk13: 68a 35090i bk14: 68a 35101i bk15: 72a 34965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0929674
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34920 n_act=18 n_pre=7 n_req=112 n_rd=428 n_write=5 bw_util=0.02448
n_activity=1486 dram_eff=0.5828
bk0: 0a 35375i bk1: 8a 35350i bk2: 12a 35319i bk3: 4a 35354i bk4: 0a 35375i bk5: 4a 35354i bk6: 0a 35379i bk7: 0a 35379i bk8: 4a 35360i bk9: 0a 35379i bk10: 64a 35194i bk11: 64a 35079i bk12: 64a 35009i bk13: 68a 34956i bk14: 68a 35105i bk15: 68a 34966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.14673
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34900 n_act=19 n_pre=6 n_req=120 n_rd=444 n_write=9 bw_util=0.02561
n_activity=1610 dram_eff=0.5627
bk0: 12a 35345i bk1: 4a 35360i bk2: 8a 35342i bk3: 4a 35359i bk4: 12a 35302i bk5: 12a 35286i bk6: 0a 35373i bk7: 4a 35351i bk8: 0a 35376i bk9: 0a 35379i bk10: 64a 35197i bk11: 60a 35110i bk12: 68a 34992i bk13: 64a 34973i bk14: 64a 35149i bk15: 68a 35022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0956244
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34898 n_act=20 n_pre=8 n_req=119 n_rd=444 n_write=8 bw_util=0.02555
n_activity=1575 dram_eff=0.574
bk0: 8a 35343i bk1: 8a 35346i bk2: 8a 35348i bk3: 0a 35377i bk4: 0a 35377i bk5: 0a 35382i bk6: 4a 35358i bk7: 8a 35339i bk8: 0a 35383i bk9: 4a 35366i bk10: 64a 35218i bk11: 68a 35063i bk12: 72a 35008i bk13: 68a 35049i bk14: 68a 35062i bk15: 64a 34997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.117926
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34926 n_act=16 n_pre=3 n_req=112 n_rd=428 n_write=5 bw_util=0.02448
n_activity=1325 dram_eff=0.6536
bk0: 12a 35338i bk1: 8a 35349i bk2: 4a 35350i bk3: 4a 35358i bk4: 4a 35351i bk5: 0a 35377i bk6: 4a 35352i bk7: 0a 35377i bk8: 4a 35357i bk9: 0a 35378i bk10: 60a 35235i bk11: 60a 35149i bk12: 64a 35161i bk13: 68a 35064i bk14: 68a 35103i bk15: 68a 34991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.117955
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35378 n_nop=34952 n_act=13 n_pre=3 n_req=104 n_rd=408 n_write=2 bw_util=0.02318
n_activity=1231 dram_eff=0.6661
bk0: 12a 35292i bk1: 0a 35371i bk2: 0a 35376i bk3: 8a 35340i bk4: 4a 35356i bk5: 0a 35377i bk6: 4a 35354i bk7: 0a 35378i bk8: 0a 35381i bk9: 0a 35382i bk10: 60a 35251i bk11: 64a 35098i bk12: 64a 35105i bk13: 64a 35048i bk14: 64a 35124i bk15: 64a 35006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0985641

========= L2 cache stats =========
L2_cache_bank[0]: Access = 326, Miss = 51, Miss_rate = 0.156, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[1]: Access = 310, Miss = 55, Miss_rate = 0.177, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[2]: Access = 290, Miss = 51, Miss_rate = 0.176, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[3]: Access = 286, Miss = 49, Miss_rate = 0.171, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 49, Miss_rate = 0.167, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[5]: Access = 287, Miss = 50, Miss_rate = 0.174, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[6]: Access = 290, Miss = 50, Miss_rate = 0.172, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 54, Miss_rate = 0.179, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[8]: Access = 334, Miss = 55, Miss_rate = 0.165, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[9]: Access = 329, Miss = 53, Miss_rate = 0.161, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 52, Miss_rate = 0.171, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 326, Miss = 54, Miss_rate = 0.166, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 350, Miss = 53, Miss_rate = 0.151, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[13]: Access = 328, Miss = 54, Miss_rate = 0.165, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 305, Miss = 57, Miss_rate = 0.187, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[15]: Access = 319, Miss = 54, Miss_rate = 0.169, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[16]: Access = 319, Miss = 56, Miss_rate = 0.176, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[17]: Access = 303, Miss = 55, Miss_rate = 0.182, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[18]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[19]: Access = 287, Miss = 52, Miss_rate = 0.181, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[20]: Access = 309, Miss = 52, Miss_rate = 0.168, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 130, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 2807
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2716
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.41814
	minimum = 6
	maximum = 18
Network latency average = 7.41197
	minimum = 6
	maximum = 16
Slowest packet = 8852
Flit latency average = 6.98154
	minimum = 6
	maximum = 16
Slowest flit = 13659
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00539832
	minimum = 0.00355299 (at node 0)
	maximum = 0.0093266 (at node 20)
Accepted packet rate average = 0.00539832
	minimum = 0.00355299 (at node 0)
	maximum = 0.0093266 (at node 20)
Injected flit rate average = 0.0081208
	minimum = 0.00355299 (at node 0)
	maximum = 0.0144895 (at node 40)
Accepted flit rate average= 0.0081208
	minimum = 0.00555155 (at node 34)
	maximum = 0.0174874 (at node 20)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.0362 (3 samples)
	minimum = 6 (3 samples)
	maximum = 64.6667 (3 samples)
Network latency average = 12.473 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47 (3 samples)
Flit latency average = 12.8769 (3 samples)
	minimum = 6 (3 samples)
	maximum = 46.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0112867 (3 samples)
	minimum = 0.00850083 (3 samples)
	maximum = 0.0169158 (3 samples)
Accepted packet rate average = 0.0112867 (3 samples)
	minimum = 0.00850083 (3 samples)
	maximum = 0.0169158 (3 samples)
Injected flit rate average = 0.017355 (3 samples)
	minimum = 0.00850083 (3 samples)
	maximum = 0.0408408 (3 samples)
Accepted flit rate average = 0.017355 (3 samples)
	minimum = 0.0119926 (3 samples)
	maximum = 0.0330019 (3 samples)
Injected packet size average = 1.53765 (3 samples)
Accepted packet size average = 1.53765 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 21 sec (81 sec)
gpgpu_simulation_rate = 44519 (inst/sec)
gpgpu_simulation_rate = 12265 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1131
gpu_sim_insn = 1114592
gpu_ipc =     985.4925
gpu_tot_sim_cycle = 1216825
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.8795
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 956
gpu_stall_icnt2sh    = 11582
partiton_reqs_in_parallel = 24882
partiton_reqs_in_parallel_total    = 418254
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.3642
partiton_reqs_in_parallel_util = 24882
partiton_reqs_in_parallel_util_total    = 418254
gpu_sim_cycle_parition_util = 1131
gpu_tot_sim_cycle_parition_util    = 19055
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9526
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     187.0538 GB/Sec
L2_BW_total  =       0.7025 GB/Sec
gpu_total_sim_rate=45831

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 6307
	L1I_total_cache_miss_rate = 0.0724
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 80787
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6307
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
111, 111, 110, 111, 110, 111, 110, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30694	W0_Idle:98944	W0_Scoreboard:105260	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 401 
averagemflatency = 194 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 1216824 
mrq_lat_table:538 	67 	74 	97 	146 	212 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6614 	2257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	8103 	735 	176 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4813 	1259 	2126 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         0         0        16         0         0        16 
dram[1]:         0         0         0         0         0         0         0         0         0         0        14         0        16         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        14         0         9        16         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16         0         0 
dram[4]:         0         1         0         0         0         0         0         0         0         0         0        14        16         0        14         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0        17         1        17 
dram[6]:         0         0         2         0         0         0         0         0         0         0        15        15         0        16         1        13 
dram[7]:         0         0         0         0         1         2         0         0         0         0        15         0        16         0         0         2 
dram[8]:         0         0         0         0         0         0         0         0         0         0        15        15        10        16        16         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0        16        16        16 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0        15         0         0         0         0 
maximum service time to same row:
dram[0]:      1594         0      4454      4221         0      2016         0         0      1028      5910      1059      1061      3585      1161       921       924 
dram[1]:      3466      5957      2615      1326         0      6135         0         0         0         0      5526      1067      1918      1161      8180       919 
dram[2]:         0         0         0      3128         0         0         0         0      2782      5073      2730      1064      4014      4773       924       927 
dram[3]:      2800      1608      2619      5997         0         0         0      5471         0      1014      1066      1070      3743      2636       919      3662 
dram[4]:      7749      1632      1603         0      4403      3571         0         0         0      7413      1047      1210      2402      1165      6450       789 
dram[5]:      2363      1841         0         0         0         0         0         0         0      1799      1051      1056      1126      5998      3499      6112 
dram[6]:         0      4130      4381      3230         0      2894         0         0      5263         0      4896      6852      1073      4308       608       903 
dram[7]:      6247      8580      1857      4305      1590      4524         0      2027         0         0      5362      1054      1951      1086      5924      3648 
dram[8]:      4655      3984      4738         0         0         0      8166      3967         0      1574      2826      4287      5411      1152      3665       877 
dram[9]:      2356      2614      3782      4120      6219         0      3031         0      2449         0      1058      1057      1140      1161       898      1370 
dram[10]:      5492         0         0      2626      2090         0      6664         0         0         0      1061      1063      1120      1142       866       870 
average row accesses per activate:
dram[0]:  2.000000      -nan  1.000000  3.000000      -nan  2.500000      -nan      -nan  1.000000  4.000000 14.000000 14.000000  9.000000 16.000000 16.000000  8.500000 
dram[1]:  2.000000  1.000000  1.000000  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan  8.000000 14.000000  9.000000 16.000000 17.000000 16.000000 
dram[2]:      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan  2.000000  2.000000  8.000000 14.000000  6.000000  9.000000 16.000000 16.000000 
dram[3]:  1.000000  2.000000  2.000000  1.000000      -nan      -nan      -nan  4.000000      -nan  1.000000 14.000000 14.000000  9.000000 10.000000 16.000000 17.000000 
dram[4]:  2.000000  1.000000  3.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  2.000000 14.000000  9.000000  9.000000 16.000000  6.250000  8.500000 
dram[5]:  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 15.000000 15.000000 16.000000  9.500000  9.000000  6.666667 
dram[6]:      -nan  2.000000  1.500000  1.000000      -nan  2.000000      -nan      -nan  1.000000      -nan  8.500000  8.500000 17.000000  9.000000  8.500000  5.666667 
dram[7]:  3.000000  1.000000  3.000000  1.000000  2.500000  1.333333      -nan  2.000000      -nan      -nan  8.500000 15.000000  9.000000 16.000000 17.000000  9.000000 
dram[8]:  2.000000  2.000000  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan  1.000000  8.500000  6.000000  4.750000  9.000000  9.000000 16.000000 
dram[9]:  3.000000  2.000000  2.000000  1.000000  2.000000      -nan  2.000000      -nan  1.000000      -nan 15.000000 15.000000 16.000000  9.000000  8.500000  9.000000 
dram[10]:  1.000000      -nan      -nan  3.000000  1.000000      -nan  2.000000      -nan      -nan      -nan 15.000000  8.000000 16.000000 16.000000 16.000000 16.000000 
average row locality = 1229/173 = 7.104046
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         3         0         3         0         0         1         2        14        14        17        16        16        17 
dram[1]:         2         1         1         1         0         1         0         0         0         0        15        14        17        16        16        16 
dram[2]:         0         0         0         2         0         0         0         0         1         1        15        14        17        17        16        16 
dram[3]:         1         2         2         1         0         0         0         2         0         1        14        14        17        18        16        16 
dram[4]:         2         2         3         0         1         1         0         0         0         1        14        16        17        16        18        17 
dram[5]:         4         3         0         0         0         0         0         0         0         1        15        15        16        17        17        18 
dram[6]:         0         2         3         1         0         1         0         0         1         0        16        16        16        17        17        17 
dram[7]:         3         1         2         1         3         3         0         1         0         0        16        15        17        16        16        17 
dram[8]:         2         2         2         0         0         0         1         2         0         1        16        17        18        17        17        16 
dram[9]:         3         2         1         1         1         0         1         0         1         0        15        15        16        17        17        17 
dram[10]:         3         0         0         2         1         0         1         0         0         0        15        16        16        16        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         2         0         0         0         2         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0         1         0         1         0         1         0 
dram[2]:         0         0         0         1         0         0         0         0         1         1         1         0         1         1         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         1         2         0         1 
dram[4]:         0         0         0         0         1         1         0         0         0         1         0         2         1         0         7         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         2         1         2 
dram[6]:         0         0         0         0         0         1         0         0         0         0         1         1         1         1         0         0 
dram[7]:         0         0         1         0         2         1         0         1         0         0         1         0         1         0         1         1 
dram[8]:         0         0         0         0         0         0         1         2         0         0         1         1         1         1         1         0 
dram[9]:         0         0         1         0         1         0         1         0         0         0         0         0         0         1         0         1 
dram[10]:         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 68
min_bank_accesses = 0!
chip skew: 13/2 = 6.50
average mf latency per bank:
dram[0]:       3922    none         380       375    none         328    none      none        1425       313      1594      1655      1311      1519      1554      1726
dram[1]:        377       380       380      1030    none         119    none      none      none      none        1502      1708      1353      1494      1653      1735
dram[2]:     none      none      none         204    none      none      none      none         119       119      1407      1700      1418      1318      1607      1752
dram[3]:        380       442       768       380    none      none      none         118    none        1947      1686      1733      1346      1255      1571      1605
dram[4]:        376      1166       419    none         509       119    none      none      none         379      1589      1297      1343      1485      1330      1597
dram[5]:        440       375    none      none      none      none      none      none      none         770      1593      1657      1502      1276      1466      1321
dram[6]:     none         376      1512       380    none         509    none      none         380    none        1450      1522      1424      1309      1521      1672
dram[7]:        375       380       248       380       302       873    none         119    none      none        1453      1656      1358      1472      1444      1423
dram[8]:        376       377       507    none      none      none         769       118    none         250      1453      1479      1396      1305      1431      1734
dram[9]:        376       377       119       380       119    none         119    none         900    none        1735      1674      1506      1337      1610      1548
dram[10]:        906    none      none         205      1160    none         314    none      none      none        1655      1625      1492      1476      1461      1610
maximum mf latency per bank:
dram[0]:        257         0       250       250         0       251         0         0       250       239       317       353       340       366       312       383
dram[1]:        250       249       250       250         0       239         0         0         0         0       342       353       367       353       373       388
dram[2]:          0         0         0       243         0         0         0         0       239       239       318       357       333       347       331       390
dram[3]:        250       250       250       250         0         0         0       239         0       251       350       388       370       384       323       395
dram[4]:        250       257       250         0       239       239         0         0         0       239       308       343       342       365       350       390
dram[5]:        250       250         0         0         0         0         0         0         0       250       312       339       339       343       367       375
dram[6]:          0       250       256       250         0       239         0         0       250         0       318       351       367       340       345       393
dram[7]:        250       250       250       250       250       257         0       239         0         0       324       347       366       361       357       354
dram[8]:        250       250       250         0         0         0       239       239         0       250       328       343       352       349       353       372
dram[9]:        250       250       239       250       239         0       239         0       250         0       388       377       401       382       364       378
dram[10]:        256         0         0       250       250         0       239         0         0         0       335       349       363       380       324       366
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=37028 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.02289
n_activity=1383 dram_eff=0.6204
bk0: 8a 37422i bk1: 0a 37474i bk2: 4a 37457i bk3: 12a 37441i bk4: 0a 37477i bk5: 12a 37404i bk6: 0a 37478i bk7: 0a 37479i bk8: 4a 37460i bk9: 8a 37434i bk10: 56a 37357i bk11: 56a 37252i bk12: 68a 37225i bk13: 64a 37231i bk14: 64a 37276i bk15: 68a 37139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.107373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=37058 n_act=13 n_pre=2 n_req=104 n_rd=400 n_write=4 bw_util=0.02156
n_activity=1196 dram_eff=0.6756
bk0: 8a 37446i bk1: 4a 37454i bk2: 4a 37453i bk3: 4a 37454i bk4: 0a 37473i bk5: 4a 37451i bk6: 0a 37477i bk7: 0a 37478i bk8: 0a 37481i bk9: 0a 37483i bk10: 60a 37324i bk11: 56a 37251i bk12: 68a 37198i bk13: 64a 37225i bk14: 64a 37242i bk15: 64a 37170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0938709
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=37058 n_act=13 n_pre=4 n_req=105 n_rd=396 n_write=6 bw_util=0.02145
n_activity=1145 dram_eff=0.7022
bk0: 0a 37473i bk1: 0a 37475i bk2: 0a 37477i bk3: 8a 37444i bk4: 0a 37475i bk5: 0a 37478i bk6: 0a 37481i bk7: 0a 37481i bk8: 4a 37455i bk9: 4a 37453i bk10: 60a 37312i bk11: 56a 37249i bk12: 68a 37208i bk13: 68a 37156i bk14: 64a 37266i bk15: 64a 37176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103877
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=37039 n_act=14 n_pre=2 n_req=110 n_rd=416 n_write=6 bw_util=0.02252
n_activity=1330 dram_eff=0.6346
bk0: 4a 37454i bk1: 8a 37448i bk2: 8a 37447i bk3: 4a 37454i bk4: 0a 37474i bk5: 0a 37477i bk6: 0a 37477i bk7: 8a 37434i bk8: 0a 37477i bk9: 4a 37462i bk10: 56a 37357i bk11: 56a 37250i bk12: 68a 37200i bk13: 72a 37141i bk14: 64a 37278i bk15: 64a 37168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.092937
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=37006 n_act=19 n_pre=7 n_req=121 n_rd=432 n_write=13 bw_util=0.02375
n_activity=1604 dram_eff=0.5549
bk0: 8a 37443i bk1: 8a 37419i bk2: 12a 37436i bk3: 0a 37472i bk4: 4a 37446i bk5: 4a 37450i bk6: 0a 37479i bk7: 0a 37482i bk8: 0a 37483i bk9: 4a 37457i bk10: 56a 37362i bk11: 64a 37208i bk12: 68a 37195i bk13: 64a 37244i bk14: 72a 37151i bk15: 68a 37142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0741788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=37031 n_act=13 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.02289
n_activity=1387 dram_eff=0.6186
bk0: 16a 37430i bk1: 12a 37438i bk2: 0a 37470i bk3: 0a 37472i bk4: 0a 37473i bk5: 0a 37476i bk6: 0a 37477i bk7: 0a 37479i bk8: 0a 37481i bk9: 4a 37462i bk10: 60a 37350i bk11: 60a 37236i bk12: 64a 37230i bk13: 68a 37189i bk14: 68a 37200i bk15: 72a 37064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0877605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=37019 n_act=18 n_pre=7 n_req=112 n_rd=428 n_write=5 bw_util=0.02311
n_activity=1486 dram_eff=0.5828
bk0: 0a 37474i bk1: 8a 37449i bk2: 12a 37418i bk3: 4a 37453i bk4: 0a 37474i bk5: 4a 37453i bk6: 0a 37478i bk7: 0a 37478i bk8: 4a 37459i bk9: 0a 37478i bk10: 64a 37293i bk11: 64a 37178i bk12: 64a 37108i bk13: 68a 37055i bk14: 68a 37204i bk15: 68a 37065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.138512
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=36999 n_act=19 n_pre=6 n_req=120 n_rd=444 n_write=9 bw_util=0.02417
n_activity=1610 dram_eff=0.5627
bk0: 12a 37444i bk1: 4a 37459i bk2: 8a 37441i bk3: 4a 37458i bk4: 12a 37401i bk5: 12a 37385i bk6: 0a 37472i bk7: 4a 37450i bk8: 0a 37475i bk9: 0a 37478i bk10: 64a 37296i bk11: 60a 37209i bk12: 68a 37091i bk13: 64a 37072i bk14: 64a 37248i bk15: 68a 37121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0902687
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=36997 n_act=20 n_pre=8 n_req=119 n_rd=444 n_write=8 bw_util=0.02412
n_activity=1575 dram_eff=0.574
bk0: 8a 37442i bk1: 8a 37445i bk2: 8a 37447i bk3: 0a 37476i bk4: 0a 37476i bk5: 0a 37481i bk6: 4a 37457i bk7: 8a 37438i bk8: 0a 37482i bk9: 4a 37465i bk10: 64a 37317i bk11: 68a 37162i bk12: 72a 37107i bk13: 68a 37148i bk14: 68a 37161i bk15: 64a 37096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.111322
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=37025 n_act=16 n_pre=3 n_req=112 n_rd=428 n_write=5 bw_util=0.02311
n_activity=1325 dram_eff=0.6536
bk0: 12a 37437i bk1: 8a 37448i bk2: 4a 37449i bk3: 4a 37457i bk4: 4a 37450i bk5: 0a 37476i bk6: 4a 37451i bk7: 0a 37476i bk8: 4a 37456i bk9: 0a 37477i bk10: 60a 37334i bk11: 60a 37248i bk12: 64a 37260i bk13: 68a 37163i bk14: 68a 37202i bk15: 68a 37090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.111348
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37477 n_nop=37051 n_act=13 n_pre=3 n_req=104 n_rd=408 n_write=2 bw_util=0.02188
n_activity=1231 dram_eff=0.6661
bk0: 12a 37391i bk1: 0a 37470i bk2: 0a 37475i bk3: 8a 37439i bk4: 4a 37455i bk5: 0a 37476i bk6: 4a 37453i bk7: 0a 37477i bk8: 0a 37480i bk9: 0a 37481i bk10: 60a 37350i bk11: 64a 37197i bk12: 64a 37204i bk13: 64a 37147i bk14: 64a 37223i bk15: 64a 37105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0930437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 51, Miss_rate = 0.121, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[1]: Access = 410, Miss = 55, Miss_rate = 0.134, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[2]: Access = 392, Miss = 51, Miss_rate = 0.130, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[3]: Access = 382, Miss = 49, Miss_rate = 0.128, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[4]: Access = 394, Miss = 49, Miss_rate = 0.124, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[5]: Access = 383, Miss = 50, Miss_rate = 0.131, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[6]: Access = 387, Miss = 50, Miss_rate = 0.129, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[7]: Access = 402, Miss = 54, Miss_rate = 0.134, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 55, Miss_rate = 0.115, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[9]: Access = 425, Miss = 53, Miss_rate = 0.125, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 52, Miss_rate = 0.128, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 424, Miss = 54, Miss_rate = 0.127, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 53, Miss_rate = 0.118, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[13]: Access = 426, Miss = 54, Miss_rate = 0.127, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 401, Miss = 57, Miss_rate = 0.142, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[15]: Access = 415, Miss = 54, Miss_rate = 0.130, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[16]: Access = 422, Miss = 56, Miss_rate = 0.133, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[17]: Access = 405, Miss = 55, Miss_rate = 0.136, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[18]: Access = 407, Miss = 55, Miss_rate = 0.135, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[19]: Access = 388, Miss = 52, Miss_rate = 0.134, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[20]: Access = 411, Miss = 52, Miss_rate = 0.127, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[21]: Access = 389, Miss = 50, Miss_rate = 0.129, Pending_hits = 130, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 2807
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.23208
	minimum = 6
	maximum = 33
Network latency average = 8.15323
	minimum = 6
	maximum = 24
Slowest packet = 14562
Flit latency average = 7.92384
	minimum = 6
	maximum = 23
Slowest flit = 23566
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0395044
	minimum = 0.0300885 (at node 1)
	maximum = 0.0646018 (at node 36)
Accepted packet rate average = 0.0395044
	minimum = 0.0300885 (at node 1)
	maximum = 0.0646018 (at node 36)
Injected flit rate average = 0.0592566
	minimum = 0.0318584 (at node 1)
	maximum = 0.10531 (at node 36)
Accepted flit rate average= 0.0592566
	minimum = 0.0442478 (at node 28)
	maximum = 0.0884956 (at node 36)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8352 (4 samples)
	minimum = 6 (4 samples)
	maximum = 56.75 (4 samples)
Network latency average = 11.393 (4 samples)
	minimum = 6 (4 samples)
	maximum = 41.25 (4 samples)
Flit latency average = 11.6387 (4 samples)
	minimum = 6 (4 samples)
	maximum = 40.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0183411 (4 samples)
	minimum = 0.0138977 (4 samples)
	maximum = 0.0288373 (4 samples)
Accepted packet rate average = 0.0183411 (4 samples)
	minimum = 0.0138977 (4 samples)
	maximum = 0.0288373 (4 samples)
Injected flit rate average = 0.0278304 (4 samples)
	minimum = 0.0143402 (4 samples)
	maximum = 0.056958 (4 samples)
Accepted flit rate average = 0.0278304 (4 samples)
	minimum = 0.0200564 (4 samples)
	maximum = 0.0468754 (4 samples)
Injected packet size average = 1.51738 (4 samples)
Accepted packet size average = 1.51738 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 45831 (inst/sec)
gpgpu_simulation_rate = 11813 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 10997
gpu_sim_insn = 1253132
gpu_ipc =     113.9522
gpu_tot_sim_cycle = 1455044
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.1056
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 956
gpu_stall_icnt2sh    = 11582
partiton_reqs_in_parallel = 241934
partiton_reqs_in_parallel_total    = 443136
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.4708
partiton_reqs_in_parallel_util = 241934
partiton_reqs_in_parallel_util_total    = 443136
gpu_sim_cycle_parition_util = 10997
gpu_tot_sim_cycle_parition_util    = 20186
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9693
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9019
L2_BW  =      37.7343 GB/Sec
L2_BW_total  =       0.8727 GB/Sec
gpu_total_sim_rate=37104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 6331
	L1I_total_cache_miss_rate = 0.0556
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 107535
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6331
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
157, 157, 156, 157, 156, 157, 156, 157, 157, 157, 157, 172, 380, 157, 157, 157, 134, 134, 134, 134, 134, 134, 134, 149, 134, 134, 134, 134, 134, 149, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 4920
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36747	W0_Idle:235486	W0_Scoreboard:301966	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 401 
averagemflatency = 178 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 1455006 
mrq_lat_table:1260 	76 	94 	167 	151 	212 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10872 	2360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	12462 	753 	176 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8463 	1323 	2131 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         1         0         1         1         1         0         1         0        14        14        16        16        16        16 
dram[1]:         0         2         0         1         1         0         1         0         0         0        14        14        16        16         0        16 
dram[2]:         3         0         0         3         0         1         1         4         0         2        14        14         9        16        16        16 
dram[3]:         1         2         2         0         0         0         0         0         0         2        14        14        16        16        16        17 
dram[4]:         0         1         3         1         0         0         1         0         0         0        14        14        16        16        14        16 
dram[5]:         0         3         1         1         0         0         0         0         0         2        15        15        16        17        17        17 
dram[6]:         1         7         2         1         0         0         1         0         1         0        15        15        17        16         1        13 
dram[7]:         0         0         3         1         1         2         1         2         0         1        15        15        16        16        17         2 
dram[8]:         2         0         2         0         1         0         2         0         0         1        15        15        10        16        16        16 
dram[9]:         3         2         2         0         2         2         0         0         1         0        15        15        16        16        16        16 
dram[10]:         1         2         1         0         1         0         0         0         0         0        15        15         0        16        16        16 
maximum service time to same row:
dram[0]:      1594      1954      4454      4221      1703      2016      1346      3637      2271      5910      1240      3095      4747      3662       921      7970 
dram[1]:      3466      5957      2615      1353      4166      6135      1361      3916      1249      2279      5526      2733      1918      1621      8180      3390 
dram[2]:      4514      2624      1613      3128      2901      1313      2960      3482      2782      5073      2730      1832      4014      4773      1753      4009 
dram[3]:      2800      1608      3419      5997         0      1353      2835      5471         0      9150      1976      4429      3743      2636      2375      4373 
dram[4]:      7749      1632      1603      1455      4403      3571      1599      4186         0      7413      1454      7009      2402      1165      6450      3651 
dram[5]:      2363      1841      1166      2448      2393      6673      3033      2782      3423      1799      1566      1056      3732      5998      3499      6112 
dram[6]:      1612      4130      4381      3230      4665      2894      1958         0      5263      3791      4896      6852      2400      4504       608       903 
dram[7]:      6247      8580      1857      4305      1590      4524      1679      3004      5492      1071      5362      1054      1951      6857      5924      3648 
dram[8]:      4655      3984      4738      1647      1231       875      8166      3967      2377      2599      5896      4287      5411      1152      3665      6762 
dram[9]:      2356      2614      3782      4120      6219      4299      3031      1587      2449      4400      1982      1057      5136      1161       898      1370 
dram[10]:      5492       934      1242      2626      2604      2132      6664      4287      3124      2137      1334      1537      1120      1142      1583      4099 
average row accesses per activate:
dram[0]:  4.000000  4.000000  1.750000  9.000000  4.500000  3.500000  4.666667  2.000000  4.500000 12.000000  7.666667  6.333333  5.250000  7.000000  8.500000  6.333333 
dram[1]:  9.000000  1.800000  2.000000  4.000000  1.500000  6.000000  2.500000  2.000000  1.000000  4.000000 11.000000  6.333333 13.500000 11.000000 17.000000  5.000000 
dram[2]:  1.600000  3.000000  6.000000  2.333333  2.000000  2.500000  3.500000  2.500000  2.000000  4.333333  9.000000  9.000000  6.000000 12.000000  4.750000  9.000000 
dram[3]:  2.333333  3.333333  1.200000  6.000000      -nan  1.000000  2.000000  6.000000      -nan  2.000000  8.000000  8.000000  4.833333 12.000000  6.666667  9.500000 
dram[4]:  6.000000  4.000000  2.750000  6.000000  4.000000  4.000000  5.500000  1.000000      -nan  2.000000  7.000000  5.250000 11.000000  9.000000  4.666667  6.333333 
dram[5]: 10.000000  3.333333  1.666667  1.500000  2.000000  2.000000  6.000000  6.000000  2.000000  4.000000  9.500000  6.666667 10.000000 11.500000  6.666667  4.400000 
dram[6]:  4.500000  3.000000  2.750000  2.333333  4.000000  8.000000  4.500000      -nan  2.500000  4.000000  7.000000  9.500000 14.000000  5.750000  8.500000  5.666667 
dram[7]:  9.000000 10.000000  4.333333  1.666667  5.500000  2.000000  3.500000  1.666667  2.000000  5.500000  9.500000  8.500000 11.000000  5.000000  9.000000  9.000000 
dram[8]:  3.333333  8.000000  2.333333  5.000000  3.500000  1.000000  3.666667  8.000000  8.000000  1.500000  5.000000  6.000000  5.750000 13.000000  6.333333  9.000000 
dram[9]:  4.666667  2.666667  3.333333  8.000000  1.666667  1.666667  4.000000  1.000000  1.750000  4.000000 11.500000  7.333333  6.333333  6.500000  6.000000  9.000000 
dram[10]:  3.000000  3.000000  2.500000  8.000000  3.500000  8.000000  4.000000  4.000000  2.000000  8.000000 10.500000  6.666667 16.000000 13.000000  6.333333  9.000000 
average row locality = 2055/384 = 5.351562
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         6         8         5         4         8         1         5         6        19        17        19        19        17        18 
dram[1]:         9         9         2         9         2         3         3         1         1         2        18        17        21        19        16        19 
dram[2]:         8         3         5         6         1         3         4         3         1         7        16        16        20        20        19        17 
dram[3]:         7        10         6         5         0         1         1         3         0         3        15        15        24        20        18        17 
dram[4]:         6         8        10         9         2         2         6         1         0         1        18        18        19        22        20        18 
dram[5]:        10        10         5         3         1         1         3         3         1         5        17        18        18        19        19        20 
dram[6]:         9         9         9         6         2         4         5         0         3         2        22        17        21        20        17        17 
dram[7]:         9        10        10         5         6         5         4         3         1         6        17        16        19        19        17        17 
dram[8]:        10         8         6         4         4         1         6         4         4         2        18        17        20        21        18        17 
dram[9]:        14         8         7         5         4         4         2         1         5         2        19        19        18        21        18        17 
dram[10]:         9         6         5         6         4         4         2         2         1         4        18        18        16        21        18        17 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/145 = 1.13
number of total write accesses:
dram[0]:         0         0         1         1         4         3         6         1         4         6         4         2         2         2         0         1 
dram[1]:         0         0         0         3         1         3         2         1         0         2         4         2         6         3         1         1 
dram[2]:         0         0         1         1         1         2         3         2         1         6         2         2         4         4         0         1 
dram[3]:         0         0         0         1         0         0         1         3         0         1         1         1         5         4         2         2 
dram[4]:         0         0         1         3         2         2         5         0         0         1         3         3         3         5         8         1 
dram[5]:         0         0         0         0         1         1         3         3         1         3         2         2         2         4         1         2 
dram[6]:         0         0         2         1         2         4         4         0         2         2         6         2         7         3         0         0 
dram[7]:         0         0         3         0         5         3         3         2         1         5         2         1         3         1         1         1 
dram[8]:         0         0         1         1         3         0         5         4         4         1         2         1         3         5         1         1 
dram[9]:         0         0         3         3         1         1         2         0         2         2         4         3         1         5         0         1 
dram[10]:         0         0         0         2         3         4         2         2         1         4         3         2         0         5         1         1 
total reads: 335
min_bank_accesses = 0!
chip skew: 37/21 = 1.76
average mf latency per bank:
dram[0]:       2148       277       680       274       306       565       202       119       263       312      1452      1737      1452      1459      1592      1625
dram[1]:        345       452       377       312       382       248       354       119       641       151      1500      1712      1169      1380      1745      1549
dram[2]:        593       289       203       639       185       667       231       250       574       190      1716      1756      1344      1300      1551      1614
dram[3]:        546       363      1122       299    none        1420       119       335    none        1425      1958      1998      1241      1386      1452      1510
dram[4]:        504       571       649       279       346       411       177       380    none         444      1536      1615      1388      1184      1285      1524
dram[5]:        374       481       835      1120       120       119       118       139       119       362      1701      1697      1494      1353      1606      1533
dram[6]:        303       348       669       454       151       217       365    none         172       151      1265      1830      1111      1334      1636      1718
dram[7]:        374       345       639       563       426       561       212       331       119       213      1810      1939      1387      1666      1501      1474
dram[8]:        586       520      1002       246       342      1947       380       313       118       165      1739      1953      1400      1170      1492      1613
dram[9]:        544       606       339       182       902       773       216      1810       605       118      1528      1562      1719      1203      1730      1657
dram[10]:        594       638       615       246       267       118       216       118       119       118      1609      1738      1811      1114      1360      1524
maximum mf latency per bank:
dram[0]:        257       250       257       250       250       251       257       239       250       239       317       353       340       366       312       383
dram[1]:        250       257       250       257       251       239       250       239       250       239       342       353       367       353       373       388
dram[2]:        258       250       253       257       240       250       252       257       239       257       318       357       333       347       331       390
dram[3]:        266       257       257       250         0       250       239       239         0       251       350       388       370       384       323       395
dram[4]:        250       257       256       257       239       239       250       250         0       239       308       343       342       365       350       390
dram[5]:        250       256       257       256       240       239       239       239       239       250       312       339       339       343       367       375
dram[6]:        256       256       256       261       239       248       250         0       250       240       318       351       367       340       345       393
dram[7]:        250       250       257       257       250       257       250       257       239       250       324       347       366       361       357       354
dram[8]:        257       250       258       250       251       251       256       239       239       250       328       343       352       349       353       372
dram[9]:        257       257       256       250       257       256       239       250       257       239       388       377       401       382       364       378
dram[10]:        256       257       257       250       250       239       239       239       239       241       335       349       363       380       324       366
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57160 n_act=37 n_pre=21 n_req=197 n_rd=640 n_write=37 bw_util=0.02339
n_activity=3170 dram_eff=0.4271
bk0: 16a 57824i bk1: 16a 57849i bk2: 24a 57755i bk3: 32a 57795i bk4: 20a 57787i bk5: 16a 57802i bk6: 32a 57714i bk7: 4a 57862i bk8: 20a 57790i bk9: 24a 57779i bk10: 76a 57627i bk11: 68a 57586i bk12: 76a 57573i bk13: 76a 57562i bk14: 68a 57661i bk15: 72a 57516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0727179
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57214 n_act=32 n_pre=16 n_req=180 n_rd=604 n_write=29 bw_util=0.02187
n_activity=2750 dram_eff=0.4604
bk0: 36a 57813i bk1: 36a 57708i bk2: 8a 57860i bk3: 36a 57734i bk4: 8a 57834i bk5: 12a 57832i bk6: 12a 57821i bk7: 4a 57870i bk8: 4a 57878i bk9: 8a 57856i bk10: 72a 57690i bk11: 68a 57582i bk12: 84a 57521i bk13: 76a 57571i bk14: 64a 57665i bk15: 76a 57481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0641333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57211 n_act=37 n_pre=21 n_req=179 n_rd=596 n_write=30 bw_util=0.02163
n_activity=2753 dram_eff=0.4548
bk0: 32a 57722i bk1: 12a 57850i bk2: 20a 57831i bk3: 24a 57789i bk4: 4a 57864i bk5: 12a 57827i bk6: 16a 57805i bk7: 12a 57824i bk8: 4a 57872i bk9: 28a 57725i bk10: 64a 57696i bk11: 64a 57602i bk12: 80a 57553i bk13: 80a 57520i bk14: 76a 57590i bk15: 68a 57555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0697297
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57240 n_act=34 n_pre=20 n_req=166 n_rd=580 n_write=21 bw_util=0.02076
n_activity=2687 dram_eff=0.4473
bk0: 28a 57766i bk1: 40a 57759i bk2: 24a 57734i bk3: 20a 57818i bk4: 0a 57886i bk5: 4a 57874i bk6: 4a 57868i bk7: 12a 57834i bk8: 0a 57899i bk9: 12a 57842i bk10: 60a 57735i bk11: 60a 57634i bk12: 96a 57434i bk13: 80a 57520i bk14: 72a 57614i bk15: 68a 57547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0626997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57161 n_act=36 n_pre=21 n_req=197 n_rd=640 n_write=37 bw_util=0.02339
n_activity=3187 dram_eff=0.4249
bk0: 24a 57831i bk1: 32a 57796i bk2: 40a 57719i bk3: 36a 57753i bk4: 8a 57843i bk5: 8a 57851i bk6: 24a 57770i bk7: 4a 57880i bk8: 0a 57900i bk9: 4a 57874i bk10: 72a 57681i bk11: 72a 57559i bk12: 76a 57581i bk13: 88a 57523i bk14: 80a 57498i bk15: 72a 57510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0499698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57208 n_act=33 n_pre=17 n_req=178 n_rd=612 n_write=25 bw_util=0.02201
n_activity=2811 dram_eff=0.4532
bk0: 40a 57804i bk1: 40a 57760i bk2: 20a 57795i bk3: 12a 57830i bk4: 4a 57867i bk5: 4a 57872i bk6: 12a 57837i bk7: 12a 57838i bk8: 4a 57872i bk9: 20a 57800i bk10: 68a 57711i bk11: 72a 57566i bk12: 72a 57589i bk13: 76a 57568i bk14: 76a 57576i bk15: 80a 57409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0590552
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57151 n_act=36 n_pre=21 n_req=198 n_rd=652 n_write=35 bw_util=0.02373
n_activity=3130 dram_eff=0.439
bk0: 36a 57798i bk1: 36a 57764i bk2: 36a 57725i bk3: 24a 57765i bk4: 8a 57844i bk5: 16a 57790i bk6: 20a 57776i bk7: 0a 57889i bk8: 12a 57821i bk9: 8a 57855i bk10: 88a 57551i bk11: 68a 57580i bk12: 84a 57407i bk13: 80a 57383i bk14: 68a 57621i bk15: 68a 57487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.093065
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57152 n_act=36 n_pre=20 n_req=195 n_rd=656 n_write=31 bw_util=0.02373
n_activity=3154 dram_eff=0.4356
bk0: 36a 57819i bk1: 40a 57817i bk2: 40a 57737i bk3: 20a 57800i bk4: 24a 57747i bk5: 20a 57749i bk6: 16a 57798i bk7: 12a 57789i bk8: 4a 57866i bk9: 24a 57764i bk10: 68a 57693i bk11: 64a 57589i bk12: 76a 57474i bk13: 76a 57391i bk14: 68a 57632i bk15: 68a 57537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0610243
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57167 n_act=36 n_pre=20 n_req=192 n_rd=640 n_write=32 bw_util=0.02321
n_activity=3046 dram_eff=0.4412
bk0: 40a 57756i bk1: 32a 57820i bk2: 24a 57782i bk3: 16a 57844i bk4: 16a 57801i bk5: 4a 57876i bk6: 24a 57750i bk7: 16a 57809i bk8: 16a 57823i bk9: 8a 57844i bk10: 72a 57663i bk11: 68a 57576i bk12: 80a 57489i bk13: 84a 57497i bk14: 72a 57552i bk15: 68a 57480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0738924
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57147 n_act=40 n_pre=24 n_req=192 n_rd=656 n_write=28 bw_util=0.02363
n_activity=3132 dram_eff=0.4368
bk0: 56a 57729i bk1: 32a 57773i bk2: 28a 57758i bk3: 20a 57815i bk4: 16a 57797i bk5: 16a 57797i bk6: 8a 57849i bk7: 4a 57876i bk8: 20a 57761i bk9: 8a 57851i bk10: 76a 57664i bk11: 76a 57557i bk12: 72a 57607i bk13: 84a 57463i bk14: 72a 57586i bk15: 68a 57508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0750324
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57895 n_nop=57221 n_act=28 n_pre=12 n_req=181 n_rd=604 n_write=30 bw_util=0.0219
n_activity=2593 dram_eff=0.489
bk0: 36a 57764i bk1: 24a 57806i bk2: 20a 57817i bk3: 24a 57816i bk4: 16a 57801i bk5: 16a 57801i bk6: 8a 57853i bk7: 8a 57855i bk8: 4a 57873i bk9: 16a 57799i bk10: 72a 57698i bk11: 72a 57548i bk12: 64a 57623i bk13: 84a 57446i bk14: 72a 57571i bk15: 68a 57482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0628034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 638, Miss = 83, Miss_rate = 0.130, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[1]: Access = 584, Miss = 77, Miss_rate = 0.132, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[2]: Access = 557, Miss = 72, Miss_rate = 0.129, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[3]: Access = 560, Miss = 79, Miss_rate = 0.141, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[4]: Access = 584, Miss = 74, Miss_rate = 0.127, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[5]: Access = 575, Miss = 75, Miss_rate = 0.130, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[6]: Access = 614, Miss = 71, Miss_rate = 0.116, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[7]: Access = 600, Miss = 74, Miss_rate = 0.123, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[8]: Access = 683, Miss = 81, Miss_rate = 0.119, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[9]: Access = 618, Miss = 79, Miss_rate = 0.128, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[10]: Access = 612, Miss = 74, Miss_rate = 0.121, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[11]: Access = 658, Miss = 79, Miss_rate = 0.120, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 643, Miss = 88, Miss_rate = 0.137, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[13]: Access = 586, Miss = 75, Miss_rate = 0.128, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 631, Miss = 83, Miss_rate = 0.132, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[15]: Access = 613, Miss = 81, Miss_rate = 0.132, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[16]: Access = 667, Miss = 86, Miss_rate = 0.129, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[17]: Access = 585, Miss = 74, Miss_rate = 0.126, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[18]: Access = 680, Miss = 87, Miss_rate = 0.128, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[19]: Access = 593, Miss = 77, Miss_rate = 0.130, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[20]: Access = 572, Miss = 73, Miss_rate = 0.128, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[21]: Access = 544, Miss = 78, Miss_rate = 0.143, Pending_hits = 130, Reservation_fails = 0
L2_total_cache_accesses = 13397
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 2818
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=26367
icnt_total_pkts_simt_to_mem=14376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11581
	minimum = 6
	maximum = 34
Network latency average = 7.10404
	minimum = 6
	maximum = 29
Slowest packet = 18708
Flit latency average = 6.64454
	minimum = 6
	maximum = 28
Slowest flit = 28317
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00796253
	minimum = 0.00291002 (at node 5)
	maximum = 0.012413 (at node 46)
Accepted packet rate average = 0.00796253
	minimum = 0.00291002 (at node 5)
	maximum = 0.012413 (at node 46)
Injected flit rate average = 0.0120166
	minimum = 0.00291002 (at node 5)
	maximum = 0.0235075 (at node 46)
Accepted flit rate average= 0.0120166
	minimum = 0.00582003 (at node 5)
	maximum = 0.0222343 (at node 22)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.2913 (5 samples)
	minimum = 6 (5 samples)
	maximum = 52.2 (5 samples)
Network latency average = 10.5352 (5 samples)
	minimum = 6 (5 samples)
	maximum = 38.8 (5 samples)
Flit latency average = 10.6398 (5 samples)
	minimum = 6 (5 samples)
	maximum = 38.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0162654 (5 samples)
	minimum = 0.0117002 (5 samples)
	maximum = 0.0255524 (5 samples)
Accepted packet rate average = 0.0162654 (5 samples)
	minimum = 0.0117002 (5 samples)
	maximum = 0.0255524 (5 samples)
Injected flit rate average = 0.0246676 (5 samples)
	minimum = 0.0120542 (5 samples)
	maximum = 0.0502679 (5 samples)
Accepted flit rate average = 0.0246676 (5 samples)
	minimum = 0.0172091 (5 samples)
	maximum = 0.0419472 (5 samples)
Injected packet size average = 1.51657 (5 samples)
Accepted packet size average = 1.51657 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 41 sec (161 sec)
gpgpu_simulation_rate = 37104 (inst/sec)
gpgpu_simulation_rate = 9037 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1277
gpu_sim_insn = 1117092
gpu_ipc =     874.7784
gpu_tot_sim_cycle = 1678471
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.2246
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 956
gpu_stall_icnt2sh    = 11587
partiton_reqs_in_parallel = 28094
partiton_reqs_in_parallel_total    = 685070
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.4249
partiton_reqs_in_parallel_util = 28094
partiton_reqs_in_parallel_util_total    = 685070
gpu_sim_cycle_parition_util = 1277
gpu_tot_sim_cycle_parition_util    = 31183
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9705
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13397
L2_BW  =     231.5788 GB/Sec
L2_BW_total  =       0.9327 GB/Sec
gpu_total_sim_rate=40288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 6331
	L1I_total_cache_miss_rate = 0.0467
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 129355
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6331
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
199, 199, 213, 199, 198, 199, 213, 199, 199, 199, 199, 214, 422, 199, 199, 199, 176, 176, 191, 176, 176, 176, 176, 191, 191, 191, 176, 176, 176, 191, 176, 176, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43249	W0_Idle:246549	W0_Scoreboard:315539	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 401 
averagemflatency = 173 
max_icnt2mem_latency = 155 
max_icnt2sh_latency = 1678470 
mrq_lat_table:1260 	76 	94 	167 	151 	212 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13979 	2373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	14462 	873 	387 	424 	353 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10273 	1560 	2132 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         1         0         1         1         1         0         1         0        14        14        16        16        16        16 
dram[1]:         0         2         0         1         1         0         1         0         0         0        14        14        16        16         0        16 
dram[2]:         3         0         0         3         0         1         1         4         0         2        14        14         9        16        16        16 
dram[3]:         1         2         2         0         0         0         0         0         0         2        14        14        16        16        16        17 
dram[4]:         0         1         3         1         0         0         1         0         0         0        14        14        16        16        14        16 
dram[5]:         0         3         1         1         0         0         0         0         0         2        15        15        16        17        17        17 
dram[6]:         1         7         2         1         0         0         1         0         1         0        15        15        17        16         1        13 
dram[7]:         0         0         3         1         1         2         1         2         0         1        15        15        16        16        17         2 
dram[8]:         2         0         2         0         1         0         2         0         0         1        15        15        10        16        16        16 
dram[9]:         3         2         2         0         2         2         0         0         1         0        15        15        16        16        16        16 
dram[10]:         1         2         1         0         1         0         0         0         0         0        15        15         0        16        16        16 
maximum service time to same row:
dram[0]:      1594      1954      4454      4221      1703      2016      1346      3637      2271      5910      1240      3095      4747      3662       921      7970 
dram[1]:      3466      5957      2615      1353      4166      6135      1361      3916      1249      2279      5526      2733      1918      1621      8180      3390 
dram[2]:      4514      2624      1613      3128      2901      1313      2960      3482      2782      5073      2730      1832      4014      4773      1753      4009 
dram[3]:      2800      1608      3419      5997         0      1353      2835      5471         0      9150      1976      4429      3743      2636      2375      4373 
dram[4]:      7749      1632      1603      1455      4403      3571      1599      4186         0      7413      1454      7009      2402      1165      6450      3651 
dram[5]:      2363      1841      1166      2448      2393      6673      3033      2782      3423      1799      1566      1056      3732      5998      3499      6112 
dram[6]:      1612      4130      4381      3230      4665      2894      1958         0      5263      3791      4896      6852      2400      4504       608       903 
dram[7]:      6247      8580      1857      4305      1590      4524      1679      3004      5492      1071      5362      1054      1951      6857      5924      3648 
dram[8]:      4655      3984      4738      1647      1231       875      8166      3967      2377      2599      5896      4287      5411      1152      3665      6762 
dram[9]:      2356      2614      3782      4120      6219      4299      3031      1587      2449      4400      1982      1057      5136      1161       898      1370 
dram[10]:      5492       934      1242      2626      2604      2132      6664      4287      3124      2137      1334      1537      1120      1142      1583      4099 
average row accesses per activate:
dram[0]:  4.000000  4.000000  1.750000  9.000000  4.500000  3.500000  4.666667  2.000000  4.500000 12.000000  7.666667  6.333333  5.250000  7.000000  8.500000  6.333333 
dram[1]:  9.000000  1.800000  2.000000  4.000000  1.500000  6.000000  2.500000  2.000000  1.000000  4.000000 11.000000  6.333333 13.500000 11.000000 17.000000  5.000000 
dram[2]:  1.600000  3.000000  6.000000  2.333333  2.000000  2.500000  3.500000  2.500000  2.000000  4.333333  9.000000  9.000000  6.000000 12.000000  4.750000  9.000000 
dram[3]:  2.333333  3.333333  1.200000  6.000000      -nan  1.000000  2.000000  6.000000      -nan  2.000000  8.000000  8.000000  4.833333 12.000000  6.666667  9.500000 
dram[4]:  6.000000  4.000000  2.750000  6.000000  4.000000  4.000000  5.500000  1.000000      -nan  2.000000  7.000000  5.250000 11.000000  9.000000  4.666667  6.333333 
dram[5]: 10.000000  3.333333  1.666667  1.500000  2.000000  2.000000  6.000000  6.000000  2.000000  4.000000  9.500000  6.666667 10.000000 11.500000  6.666667  4.400000 
dram[6]:  4.500000  3.000000  2.750000  2.333333  4.000000  8.000000  4.500000      -nan  2.500000  4.000000  7.000000  9.500000 14.000000  5.750000  8.500000  5.666667 
dram[7]:  9.000000 10.000000  4.333333  1.666667  5.500000  2.000000  3.500000  1.666667  2.000000  5.500000  9.500000  8.500000 11.000000  5.000000  9.000000  9.000000 
dram[8]:  3.333333  8.000000  2.333333  5.000000  3.500000  1.000000  3.666667  8.000000  8.000000  1.500000  5.000000  6.000000  5.750000 13.000000  6.333333  9.000000 
dram[9]:  4.666667  2.666667  3.333333  8.000000  1.666667  1.666667  4.000000  1.000000  1.750000  4.000000 11.500000  7.333333  6.333333  6.500000  6.000000  9.000000 
dram[10]:  3.000000  3.000000  2.500000  8.000000  3.500000  8.000000  4.000000  4.000000  2.000000  8.000000 10.500000  6.666667 16.000000 13.000000  6.333333  9.000000 
average row locality = 2055/384 = 5.351562
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         6         8         5         4         8         1         5         6        19        17        19        19        17        18 
dram[1]:         9         9         2         9         2         3         3         1         1         2        18        17        21        19        16        19 
dram[2]:         8         3         5         6         1         3         4         3         1         7        16        16        20        20        19        17 
dram[3]:         7        10         6         5         0         1         1         3         0         3        15        15        24        20        18        17 
dram[4]:         6         8        10         9         2         2         6         1         0         1        18        18        19        22        20        18 
dram[5]:        10        10         5         3         1         1         3         3         1         5        17        18        18        19        19        20 
dram[6]:         9         9         9         6         2         4         5         0         3         2        22        17        21        20        17        17 
dram[7]:         9        10        10         5         6         5         4         3         1         6        17        16        19        19        17        17 
dram[8]:        10         8         6         4         4         1         6         4         4         2        18        17        20        21        18        17 
dram[9]:        14         8         7         5         4         4         2         1         5         2        19        19        18        21        18        17 
dram[10]:         9         6         5         6         4         4         2         2         1         4        18        18        16        21        18        17 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/145 = 1.13
number of total write accesses:
dram[0]:         0         0         1         1         4         3         6         1         4         6         4         2         2         2         0         1 
dram[1]:         0         0         0         3         1         3         2         1         0         2         4         2         6         3         1         1 
dram[2]:         0         0         1         1         1         2         3         2         1         6         2         2         4         4         0         1 
dram[3]:         0         0         0         1         0         0         1         3         0         1         1         1         5         4         2         2 
dram[4]:         0         0         1         3         2         2         5         0         0         1         3         3         3         5         8         1 
dram[5]:         0         0         0         0         1         1         3         3         1         3         2         2         2         4         1         2 
dram[6]:         0         0         2         1         2         4         4         0         2         2         6         2         7         3         0         0 
dram[7]:         0         0         3         0         5         3         3         2         1         5         2         1         3         1         1         1 
dram[8]:         0         0         1         1         3         0         5         4         4         1         2         1         3         5         1         1 
dram[9]:         0         0         3         3         1         1         2         0         2         2         4         3         1         5         0         1 
dram[10]:         0         0         0         2         3         4         2         2         1         4         3         2         0         5         1         1 
total reads: 335
min_bank_accesses = 0!
chip skew: 37/21 = 1.76
average mf latency per bank:
dram[0]:       2262       481       771       358       306       565       202       119       263       312      1499      1801      1680      1706      2222      2180
dram[1]:        553       578       520       370       382       248       354       119       641       151      1550      1789      1366      1645      2372      2093
dram[2]:        754       550       294       747       185       667       231       250       574       190      1784      1823      1580      1531      2101      2158
dram[3]:        708       505      1216       418    none        1420       119       335    none        1425      2052      2079      1419      1580      1994      2070
dram[4]:        622       778       761       352       346       411       177       380    none         444      1608      1642      1629      1371      3348      2133
dram[5]:        505       589       965      1250       120       119       118       139       119       362      1724      1740      1748      1584      2173      2041
dram[6]:        456       489       733       539       151       217       365    none         172       151      1322      1873      1288      1566      2286      2330
dram[7]:        543       532       692       664       426       561       212       331       119       213      1882      1974      1598      1884      2135      2059
dram[8]:        738       712      1104       405       342      1947       380       313       118       165      1786      2016      1625      1373      2023      2196
dram[9]:        679       761       388       219       902       773       216      1810       605       118      1556      1635      2059      1426      2292      2227
dram[10]:        773       749       770       302       267       118       216       118       119       118      1671      1786      2180      1297      1888      2100
maximum mf latency per bank:
dram[0]:        257       250       257       250       250       251       257       239       250       239       317       353       340       366       312       383
dram[1]:        250       257       250       257       251       239       250       239       250       239       342       353       367       353       373       388
dram[2]:        258       264       253       257       240       250       252       257       239       257       318       357       333       347       331       390
dram[3]:        266       257       257       250         0       250       239       239         0       251       350       388       370       384       323       395
dram[4]:        250       257       256       257       239       239       250       250         0       239       308       343       342       365       350       390
dram[5]:        250       256       257       256       240       239       239       239       239       250       312       339       339       343       367       375
dram[6]:        256       256       256       261       239       248       250         0       250       240       318       351       367       340       345       393
dram[7]:        250       250       257       257       250       257       250       257       239       250       324       347       366       361       357       354
dram[8]:        257       250       258       250       251       251       256       239       239       250       328       343       352       349       353       372
dram[9]:        257       257       256       250       257       256       239       250       257       239       388       377       401       382       364       378
dram[10]:        256       257       257       250       250       239       239       239       239       241       335       349       363       380       324       366
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59530 n_act=37 n_pre=21 n_req=197 n_rd=640 n_write=37 bw_util=0.02247
n_activity=3170 dram_eff=0.4271
bk0: 16a 60194i bk1: 16a 60219i bk2: 24a 60125i bk3: 32a 60165i bk4: 20a 60157i bk5: 16a 60172i bk6: 32a 60084i bk7: 4a 60232i bk8: 20a 60160i bk9: 24a 60149i bk10: 76a 59997i bk11: 68a 59956i bk12: 76a 59943i bk13: 76a 59932i bk14: 68a 60031i bk15: 72a 59886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0698581
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59584 n_act=32 n_pre=16 n_req=180 n_rd=604 n_write=29 bw_util=0.02101
n_activity=2750 dram_eff=0.4604
bk0: 36a 60183i bk1: 36a 60078i bk2: 8a 60230i bk3: 36a 60104i bk4: 8a 60204i bk5: 12a 60202i bk6: 12a 60191i bk7: 4a 60240i bk8: 4a 60248i bk9: 8a 60226i bk10: 72a 60060i bk11: 68a 59952i bk12: 84a 59891i bk13: 76a 59941i bk14: 64a 60035i bk15: 76a 59851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0616112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59581 n_act=37 n_pre=21 n_req=179 n_rd=596 n_write=30 bw_util=0.02077
n_activity=2753 dram_eff=0.4548
bk0: 32a 60092i bk1: 12a 60220i bk2: 20a 60201i bk3: 24a 60159i bk4: 4a 60234i bk5: 12a 60197i bk6: 16a 60175i bk7: 12a 60194i bk8: 4a 60242i bk9: 28a 60095i bk10: 64a 60066i bk11: 64a 59972i bk12: 80a 59923i bk13: 80a 59890i bk14: 76a 59960i bk15: 68a 59925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0669875
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59610 n_act=34 n_pre=20 n_req=166 n_rd=580 n_write=21 bw_util=0.01995
n_activity=2687 dram_eff=0.4473
bk0: 28a 60136i bk1: 40a 60129i bk2: 24a 60104i bk3: 20a 60188i bk4: 0a 60256i bk5: 4a 60244i bk6: 4a 60238i bk7: 12a 60204i bk8: 0a 60269i bk9: 12a 60212i bk10: 60a 60105i bk11: 60a 60004i bk12: 96a 59804i bk13: 80a 59890i bk14: 72a 59984i bk15: 68a 59917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.060234
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59531 n_act=36 n_pre=21 n_req=197 n_rd=640 n_write=37 bw_util=0.02247
n_activity=3187 dram_eff=0.4249
bk0: 24a 60201i bk1: 32a 60166i bk2: 40a 60089i bk3: 36a 60123i bk4: 8a 60213i bk5: 8a 60221i bk6: 24a 60140i bk7: 4a 60250i bk8: 0a 60270i bk9: 4a 60244i bk10: 72a 60051i bk11: 72a 59929i bk12: 76a 59951i bk13: 88a 59893i bk14: 80a 59868i bk15: 72a 59880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0480046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59578 n_act=33 n_pre=17 n_req=178 n_rd=612 n_write=25 bw_util=0.02114
n_activity=2811 dram_eff=0.4532
bk0: 40a 60174i bk1: 40a 60130i bk2: 20a 60165i bk3: 12a 60200i bk4: 4a 60237i bk5: 4a 60242i bk6: 12a 60207i bk7: 12a 60208i bk8: 4a 60242i bk9: 20a 60170i bk10: 68a 60081i bk11: 72a 59936i bk12: 72a 59959i bk13: 76a 59938i bk14: 76a 59946i bk15: 80a 59779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0567328
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59521 n_act=36 n_pre=21 n_req=198 n_rd=652 n_write=35 bw_util=0.0228
n_activity=3130 dram_eff=0.439
bk0: 36a 60168i bk1: 36a 60134i bk2: 36a 60095i bk3: 24a 60135i bk4: 8a 60214i bk5: 16a 60160i bk6: 20a 60146i bk7: 0a 60259i bk8: 12a 60191i bk9: 8a 60225i bk10: 88a 59921i bk11: 68a 59950i bk12: 84a 59777i bk13: 80a 59753i bk14: 68a 59991i bk15: 68a 59857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0894051
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59522 n_act=36 n_pre=20 n_req=195 n_rd=656 n_write=31 bw_util=0.0228
n_activity=3154 dram_eff=0.4356
bk0: 36a 60189i bk1: 40a 60187i bk2: 40a 60107i bk3: 20a 60170i bk4: 24a 60117i bk5: 20a 60119i bk6: 16a 60168i bk7: 12a 60159i bk8: 4a 60236i bk9: 24a 60134i bk10: 68a 60063i bk11: 64a 59959i bk12: 76a 59844i bk13: 76a 59761i bk14: 68a 60002i bk15: 68a 59907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0586244
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59537 n_act=36 n_pre=20 n_req=192 n_rd=640 n_write=32 bw_util=0.0223
n_activity=3046 dram_eff=0.4412
bk0: 40a 60126i bk1: 32a 60190i bk2: 24a 60152i bk3: 16a 60214i bk4: 16a 60171i bk5: 4a 60246i bk6: 24a 60120i bk7: 16a 60179i bk8: 16a 60193i bk9: 8a 60214i bk10: 72a 60033i bk11: 68a 59946i bk12: 80a 59859i bk13: 84a 59867i bk14: 72a 59922i bk15: 68a 59850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0709865
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59517 n_act=40 n_pre=24 n_req=192 n_rd=656 n_write=28 bw_util=0.0227
n_activity=3132 dram_eff=0.4368
bk0: 56a 60099i bk1: 32a 60143i bk2: 28a 60128i bk3: 20a 60185i bk4: 16a 60167i bk5: 16a 60167i bk6: 8a 60219i bk7: 4a 60246i bk8: 20a 60131i bk9: 8a 60221i bk10: 76a 60034i bk11: 76a 59927i bk12: 72a 59977i bk13: 84a 59833i bk14: 72a 59956i bk15: 68a 59878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0720816
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60265 n_nop=59591 n_act=28 n_pre=12 n_req=181 n_rd=604 n_write=30 bw_util=0.02104
n_activity=2593 dram_eff=0.489
bk0: 36a 60134i bk1: 24a 60176i bk2: 20a 60187i bk3: 24a 60186i bk4: 16a 60171i bk5: 16a 60171i bk6: 8a 60223i bk7: 8a 60225i bk8: 4a 60243i bk9: 16a 60169i bk10: 72a 60068i bk11: 72a 59918i bk12: 64a 59993i bk13: 84a 59816i bk14: 72a 59941i bk15: 68a 59852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0603335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 761, Miss = 83, Miss_rate = 0.109, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[1]: Access = 711, Miss = 77, Miss_rate = 0.108, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[2]: Access = 688, Miss = 72, Miss_rate = 0.105, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[3]: Access = 696, Miss = 79, Miss_rate = 0.114, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[4]: Access = 716, Miss = 74, Miss_rate = 0.103, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[5]: Access = 701, Miss = 75, Miss_rate = 0.107, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[6]: Access = 744, Miss = 71, Miss_rate = 0.095, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[7]: Access = 727, Miss = 74, Miss_rate = 0.102, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[8]: Access = 1082, Miss = 81, Miss_rate = 0.075, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[9]: Access = 749, Miss = 79, Miss_rate = 0.105, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[10]: Access = 738, Miss = 74, Miss_rate = 0.100, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[11]: Access = 785, Miss = 79, Miss_rate = 0.101, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 776, Miss = 88, Miss_rate = 0.113, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[13]: Access = 712, Miss = 75, Miss_rate = 0.105, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 763, Miss = 83, Miss_rate = 0.109, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[15]: Access = 736, Miss = 81, Miss_rate = 0.110, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[16]: Access = 795, Miss = 86, Miss_rate = 0.108, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[17]: Access = 719, Miss = 74, Miss_rate = 0.103, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[18]: Access = 816, Miss = 87, Miss_rate = 0.107, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[19]: Access = 728, Miss = 77, Miss_rate = 0.106, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[20]: Access = 708, Miss = 73, Miss_rate = 0.103, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[21]: Access = 666, Miss = 78, Miss_rate = 0.117, Pending_hits = 130, Reservation_fails = 0
L2_total_cache_accesses = 16517
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 2818
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=31535
icnt_total_pkts_simt_to_mem=18568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.8138
	minimum = 6
	maximum = 308
Network latency average = 17.2947
	minimum = 6
	maximum = 250
Slowest packet = 29400
Flit latency average = 18.0934
	minimum = 6
	maximum = 249
Slowest flit = 46460
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0489028
	minimum = 0.031348 (at node 15)
	maximum = 0.156348 (at node 36)
Accepted packet rate average = 0.0489028
	minimum = 0.031348 (at node 15)
	maximum = 0.156348 (at node 36)
Injected flit rate average = 0.0733542
	minimum = 0.0376176 (at node 15)
	maximum = 0.192398 (at node 36)
Accepted flit rate average= 0.0733542
	minimum = 0.0564263 (at node 15)
	maximum = 0.276646 (at node 36)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2117 (6 samples)
	minimum = 6 (6 samples)
	maximum = 94.8333 (6 samples)
Network latency average = 11.6618 (6 samples)
	minimum = 6 (6 samples)
	maximum = 74 (6 samples)
Flit latency average = 11.8821 (6 samples)
	minimum = 6 (6 samples)
	maximum = 73.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.021705 (6 samples)
	minimum = 0.0149748 (6 samples)
	maximum = 0.0473517 (6 samples)
Accepted packet rate average = 0.021705 (6 samples)
	minimum = 0.0149748 (6 samples)
	maximum = 0.0473517 (6 samples)
Injected flit rate average = 0.0327821 (6 samples)
	minimum = 0.0163147 (6 samples)
	maximum = 0.0739563 (6 samples)
Accepted flit rate average = 0.0327821 (6 samples)
	minimum = 0.0237453 (6 samples)
	maximum = 0.0810636 (6 samples)
Injected packet size average = 1.51035 (6 samples)
Accepted packet size average = 1.51035 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 56 sec (176 sec)
gpgpu_simulation_rate = 40288 (inst/sec)
gpgpu_simulation_rate = 9536 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11376
gpu_sim_insn = 1294722
gpu_ipc =     113.8117
gpu_tot_sim_cycle = 1917069
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.3742
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 956
gpu_stall_icnt2sh    = 11587
partiton_reqs_in_parallel = 250272
partiton_reqs_in_parallel_total    = 713164
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.5026
partiton_reqs_in_parallel_util = 250272
partiton_reqs_in_parallel_util_total    = 713164
gpu_sim_cycle_parition_util = 11376
gpu_tot_sim_cycle_parition_util    = 32460
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9782
partiton_replys_in_parallel = 16221
partiton_replys_in_parallel_total    = 16517
L2_BW  =     135.1522 GB/Sec
L2_BW_total  =       1.6186 GB/Sec
gpu_total_sim_rate=29736

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0346
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 176969
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
222, 222, 236, 222, 221, 222, 236, 222, 222, 222, 222, 237, 445, 222, 222, 445, 199, 199, 214, 199, 421, 474, 199, 214, 214, 214, 199, 199, 199, 214, 199, 199, 178, 178, 349, 178, 178, 178, 297, 178, 178, 178, 178, 178, 178, 178, 178, 178, 155, 155, 248, 155, 155, 274, 471, 155, 155, 324, 155, 155, 393, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8939
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4053
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49670	W0_Idle:303300	W0_Scoreboard:681696	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 401 
averagemflatency = 158 
max_icnt2mem_latency = 155 
max_icnt2sh_latency = 1917031 
mrq_lat_table:3788 	120 	175 	391 	206 	218 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29631 	2939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	30620 	934 	387 	424 	353 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22384 	1693 	2132 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         4         4         9        19         6         1         2         8        12        14        14        16        16        16        16 
dram[1]:         9         4         2        10         2         6         4        17         1         4        14        14        16        16        17        16 
dram[2]:         3         3        11         3         3         4         6         6        12        14        19        14         9        16        16        16 
dram[3]:         5         7         3         6         3         1         2         6        20         2        14        14        16        16        16        17 
dram[4]:         6         8         5        11        10         4        10        10        10         2        14        14        16        16        14        16 
dram[5]:        10         6         3         2         6         2         6         6        17        14        15        15        16        17        17        17 
dram[6]:         8         7         7         5         4         8         1         0         4         4        15        15        17        16        16        13 
dram[7]:         9        10        10         3        10        18         6        17         2        10        15        15        16        16        17        16 
dram[8]:         7         8         4         5         6         2         8         8         8         1        15        15        10        16        16        16 
dram[9]:        10         5         7         8        13         2         4        15         4         4        15        15        16        16        16        16 
dram[10]:         7         4         4         8         6         8         4         4         2         8        15        15        16        16        16        16 
maximum service time to same row:
dram[0]:      1594      1954      4454      4221      1703      2016      1346      3637      2271      5910      1240      3095      4747      3662      3044      7970 
dram[1]:      3466      5957      2615      1353      4166      6135      1361      3916      1379      2279      5526      2733      1918      1621      8180      3390 
dram[2]:      4514      2624      3108      3128      2901      1313      3485      3482      2782      5073      3069      1832      4014      4773      1836      4009 
dram[3]:      2800      1608      3419      5997       752      1353      2835      5471      5726      9150      1976      4429      3743      2636      2375      4373 
dram[4]:      7749      3362      1603      1455      4403      3571      1599      4186      2710      7413      6213      7009      2402      1390      6450      3651 
dram[5]:      2363      1841      1166      2448      2393      6673      3033      2782      3423      7799      1566      1056      3732      5998      3499      6112 
dram[6]:      1612      4130      4381      3230      4665      2894      1958      2547      5263      3791      4896      6852      2400      4504      1397       903 
dram[7]:      6247      8580      7386      4305      1590      4524      1679      3209      5492      1623      5362      1054      1951      6857      5924      3648 
dram[8]:      4655      3984      4738      1647      1231       875      8166      3967      2377      2599      5896      4287      5411      1152      3665      6762 
dram[9]:      2356      2614      3782      4120      6219      4299      3031      2156      2449      4400      1982      1057      5136      1161      2029      1370 
dram[10]:      5492       934      1242      2626      2604      2132      6664      4287      3124      2137      1334      1537      1120      1172      2195      4099 
average row accesses per activate:
dram[0]:  3.800000  4.200000  2.666667  2.750000  6.250000  5.500000  8.000000  7.000000  4.200000  4.666667  6.166667  8.000000  4.300000  7.600000  4.333333  4.428571 
dram[1]:  4.200000  2.272727  2.333333  4.500000  4.400000  4.166667  3.166667  3.714286  4.166667  4.800000 10.750000  5.625000  8.000000  8.400000  6.750000  5.166667 
dram[2]:  2.500000  5.666667  3.000000  5.666667  4.200000  3.666667  3.142857  4.000000  4.142857  3.875000  6.666667  6.500000  5.571429  7.600000  4.833333  3.857143 
dram[3]:  3.800000  2.625000  1.800000  5.333333  4.285714  7.250000  9.666667  6.000000  3.857143  5.500000  7.500000  6.000000  5.750000  7.666667  4.571429  3.555556 
dram[4]:  2.090909  3.166667  3.857143  3.833333  4.285714  4.200000  4.000000  6.200000  3.400000  4.800000  6.166667  5.714286  6.833333  8.800000  3.500000  3.857143 
dram[5]:  4.750000  2.555556  4.000000  5.750000  2.166667  5.500000  3.285714  6.000000  4.333333  4.166667  7.500000  6.000000  6.142857  8.200000  5.166667  3.444444 
dram[6]:  4.000000  2.625000  4.500000  2.666667  7.333333  4.666667 10.500000 10.000000  6.250000  6.200000  3.384615  9.250000 20.000000  4.250000  5.500000  4.166667 
dram[7]:  4.000000  5.333333  4.000000  4.000000  3.777778  3.444444  3.000000  4.285714  4.166667  4.125000  7.200000  6.000000  4.666667  3.615385  5.500000  4.000000 
dram[8]:  3.166667  3.142857  3.857143  4.250000  5.500000  5.000000  4.000000  5.200000  6.000000  5.500000  6.000000  7.400000  4.666667  8.800000  5.000000  3.714286 
dram[9]:  2.714286  3.166667  2.714286  4.000000  3.500000  5.750000  2.666667  5.750000  4.500000  4.666667  7.600000  8.000000  7.166667  6.285714  4.166667  4.666667 
dram[10]:  2.625000  2.000000  2.857143  4.400000  3.500000  7.000000  5.666667  5.166667  5.000000  5.400000 10.000000  8.666667 10.750000  6.250000  4.000000  3.250000 
average row locality = 4993/1066 = 4.683865
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        21        19        18        13        12        13        11        12        17        27        28        32        28        23        27 
dram[1]:        21        25        17        19        12        15        11        15        15        13        28        33        29        30        22        26 
dram[2]:        25        17        18        12        13        13        14        22        18        18        28        29        29        28        25        25 
dram[3]:        19        21        16        12        20        15        15        13        15        19        31        27        33        33        27        28 
dram[4]:        23        19        19        18        17        12        16        17        10        14        27        29        30        31        26        24 
dram[5]:        19        23        18        16         8        12        14        13        14        15        32        31        32        29        28        27 
dram[6]:        20        21        20        19        12        17        11         5        13        17        33        28        27        27        20        22 
dram[7]:        20        16        21        20        21        18        11        17        14        20        27        31        32        35        20        22 
dram[8]:        19        22        20        13        12        12        16        15        13         6        30        27        32        31        26        23 
dram[9]:        19        19        15        18        12        13        10        12        16        16        28        28        32        31        24        24 
dram[10]:        21        26        15        16        13        15         9        17        11        15        28        21        31        37        24        24 
total reads: 3606
bank skew: 37/5 = 7.40
chip skew: 345/312 = 1.11
number of total write accesses:
dram[0]:         0         0         5         4        12        10        11        10         9        11        10        12        11        10         3         4 
dram[1]:         0         0         4         8        10        10         8        11        10        11        15        12        11        12         5         5 
dram[2]:         0         0         6         5         8         9         8        14        11        13        12        10        10        10         4         2 
dram[3]:         0         0         2         4        10        14        14        11        12        14        14         9        13        13         5         4 
dram[4]:         0         0         8         5        13         9        12        14         7        10        10        11        11        13         9         3 
dram[5]:         0         0         6         7         5        10         9        11        12        10        13        11        11        12         3         4 
dram[6]:         0         0         7         5        10        11        10         5        12        14        11         9        13         7         2         3 
dram[7]:         0         0         7         8        13        13         7        13        11        13         9        11        10        12         2         2 
dram[8]:         0         0         7         4        10         8        12        11        11         5        12        10        10        13         4         3 
dram[9]:         0         0         4         6         9        10         6        11        11        12        10        12        11        13         1         4 
dram[10]:         0         0         5         6         8        13         8        14         9        12        12         5        12        13         4         2 
total reads: 1387
min_bank_accesses = 0!
chip skew: 139/119 = 1.17
average mf latency per bank:
dram[0]:       1037       859       853       933       448       356       385       225       504       593      1390      1199      1333      1309      1897      1960
dram[1]:       1013      1048       725       531       327       543       465       431       293       337      1184      1287      1372      1264      1901      1776
dram[2]:        963       762       540       747       581       548       597       430       517       495      1262      1389      1431      1417      1923      2280
dram[3]:       1038      1042      1139       707       599       246       280       407       308       440      1112      1498      1208      1285      1900      1888
dram[4]:        931       853       705       872       319       493       458       225       273       444      1308      1277      1312      1262      3132      2074
dram[5]:       1132      1244       714       540       434       488       586       382       310       411      1144      1234      1276      1218      1984      2087
dram[6]:        911       985       847       776       368       510       466       131       256       406      1338      1531      1254      1628      2174      2056
dram[7]:        975      1132       838       678       563       465       614       416       396       647      1404      1267      1334      1263      2215      2070
dram[8]:       1035      1015       931       827       361       322       502       512       379       190      1253      1347      1277      1249      1817      1987
dram[9]:       1130       932       825       985       394       329       407       260       394       414      1485      1318      1389      1301      2192      2092
dram[10]:       1037      1188       655       602       592       324       249       468       374       400      1249      1809      1305      1231      1661      2162
maximum mf latency per bank:
dram[0]:        277       258       259       281       259       256       257       260       261       259       317       353       340       366       312       383
dram[1]:        260       261       269       259       257       263       273       258       266       257       342       353       367       353       373       388
dram[2]:        258       264       264       275       262       269       263       271       257       264       318       357       333       347       331       390
dram[3]:        266       258       261       263       259       257       266       257       265       258       350       388       370       384       323       395
dram[4]:        268       257       260       257       258       269       308       267       256       267       308       343       342       365       350       390
dram[5]:        259       267       257       260       258       263       263       262       263       257       312       339       339       343       367       375
dram[6]:        259       261       257       267       257       258       250       239       263       267       318       351       367       340       345       393
dram[7]:        257       257       257       264       300       257       261       257       256       261       324       347       366       361       357       354
dram[8]:        257       259       266       257       256       257       257       257       257       250       328       343       352       349       353       372
dram[9]:        262       274       257       263       267       256       257       256       257       260       388       377       401       382       364       378
dram[10]:        276       285       265       258       261       265       257       266       265       265       335       349       363       380       324       366
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79817 n_act=92 n_pre=76 n_req=442 n_rd=1280 n_write=122 bw_util=0.03445
n_activity=7409 dram_eff=0.3785
bk0: 76a 81084i bk1: 84a 81091i bk2: 76a 80947i bk3: 72a 80983i bk4: 52a 81030i bk5: 48a 81117i bk6: 52a 81100i bk7: 44a 81129i bk8: 48a 81104i bk9: 68a 81026i bk10: 108a 80915i bk11: 112a 80842i bk12: 128a 80725i bk13: 112a 80832i bk14: 92a 80981i bk15: 108a 80812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0584369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79751 n_act=98 n_pre=82 n_req=463 n_rd=1324 n_write=132 bw_util=0.03578
n_activity=7314 dram_eff=0.3981
bk0: 84a 81115i bk1: 100a 80907i bk2: 68a 80979i bk3: 76a 80994i bk4: 48a 81012i bk5: 60a 80995i bk6: 44a 81014i bk7: 60a 81001i bk8: 60a 80993i bk9: 52a 81032i bk10: 112a 80887i bk11: 132a 80669i bk12: 116a 80824i bk13: 120a 80734i bk14: 88a 80972i bk15: 104a 80773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0542961
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79739 n_act=103 n_pre=87 n_req=456 n_rd=1336 n_write=122 bw_util=0.03583
n_activity=7424 dram_eff=0.3928
bk0: 100a 80920i bk1: 68a 81185i bk2: 72a 80943i bk3: 48a 81156i bk4: 52a 81100i bk5: 52a 81032i bk6: 56a 81029i bk7: 88a 80816i bk8: 72a 80932i bk9: 72a 80860i bk10: 112a 80866i bk11: 116a 80786i bk12: 116a 80795i bk13: 112a 80730i bk14: 100a 80945i bk15: 100a 80836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0590758
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79690 n_act=99 n_pre=83 n_req=483 n_rd=1376 n_write=139 bw_util=0.03723
n_activity=7632 dram_eff=0.397
bk0: 76a 81109i bk1: 84a 81050i bk2: 64a 80999i bk3: 48a 81112i bk4: 80a 80913i bk5: 60a 80949i bk6: 60a 81024i bk7: 52a 81073i bk8: 60a 80902i bk9: 76a 80904i bk10: 124a 80790i bk11: 108a 80797i bk12: 132a 80668i bk13: 132a 80673i bk14: 108a 80901i bk15: 112a 80718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.054419
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79730 n_act=105 n_pre=89 n_req=467 n_rd=1328 n_write=135 bw_util=0.03595
n_activity=7643 dram_eff=0.3828
bk0: 92a 80922i bk1: 76a 81072i bk2: 76a 80959i bk3: 72a 81034i bk4: 68a 80928i bk5: 48a 81061i bk6: 64a 80861i bk7: 68a 80877i bk8: 40a 81089i bk9: 56a 80987i bk10: 108a 80940i bk11: 116a 80721i bk12: 120a 80765i bk13: 124a 80772i bk14: 104a 80842i bk15: 96a 80833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0473663
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79763 n_act=96 n_pre=80 n_req=455 n_rd=1324 n_write=124 bw_util=0.03558
n_activity=7410 dram_eff=0.3908
bk0: 76a 81153i bk1: 92a 80977i bk2: 72a 81049i bk3: 64a 81048i bk4: 32a 81160i bk5: 48a 81081i bk6: 56a 80997i bk7: 52a 81042i bk8: 56a 80974i bk9: 60a 81023i bk10: 128a 80857i bk11: 124a 80722i bk12: 128a 80691i bk13: 116a 80783i bk14: 112a 80897i bk15: 108a 80732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0495779
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79864 n_act=86 n_pre=70 n_req=431 n_rd=1248 n_write=119 bw_util=0.03359
n_activity=7078 dram_eff=0.3863
bk0: 80a 81124i bk1: 84a 81021i bk2: 80a 81003i bk3: 76a 80956i bk4: 48a 81111i bk5: 68a 80978i bk6: 44a 81139i bk7: 20a 81274i bk8: 52a 81032i bk9: 68a 80926i bk10: 132a 80700i bk11: 112a 80820i bk12: 108a 80786i bk13: 108a 80675i bk14: 80a 81008i bk15: 88a 80823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0726406
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79670 n_act=111 n_pre=95 n_req=476 n_rd=1380 n_write=131 bw_util=0.03713
n_activity=7905 dram_eff=0.3823
bk0: 80a 81092i bk1: 64a 81211i bk2: 84a 81002i bk3: 80a 80956i bk4: 84a 80810i bk5: 72a 80881i bk6: 44a 81073i bk7: 68a 80938i bk8: 56a 81044i bk9: 80a 80905i bk10: 108a 80951i bk11: 124a 80677i bk12: 128a 80577i bk13: 140a 80310i bk14: 80a 81012i bk15: 88a 80883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0555126
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79837 n_act=89 n_pre=73 n_req=437 n_rd=1268 n_write=120 bw_util=0.03411
n_activity=7154 dram_eff=0.388
bk0: 76a 81109i bk1: 88a 81062i bk2: 80a 80982i bk3: 52a 81126i bk4: 48a 81098i bk5: 48a 81077i bk6: 64a 80969i bk7: 60a 81016i bk8: 52a 81087i bk9: 24a 81254i bk10: 120a 80843i bk11: 108a 80825i bk12: 128a 80663i bk13: 124a 80722i bk14: 104a 80858i bk15: 92a 80752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0598744
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79829 n_act=93 n_pre=77 n_req=437 n_rd=1268 n_write=120 bw_util=0.03411
n_activity=7396 dram_eff=0.3753
bk0: 76a 81080i bk1: 76a 81085i bk2: 60a 81086i bk3: 72a 81040i bk4: 48a 81020i bk5: 52a 81082i bk6: 40a 81103i bk7: 48a 81083i bk8: 64a 81028i bk9: 64a 80980i bk10: 112a 80950i bk11: 112a 80802i bk12: 128a 80769i bk13: 124a 80716i bk14: 96a 80957i bk15: 96a 80812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0606116
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81387 n_nop=79798 n_act=95 n_pre=79 n_req=446 n_rd=1292 n_write=123 bw_util=0.03477
n_activity=6989 dram_eff=0.4049
bk0: 84a 81005i bk1: 104a 80833i bk2: 60a 81025i bk3: 64a 81066i bk4: 52a 81052i bk5: 60a 81009i bk6: 36a 81184i bk7: 68a 80975i bk8: 44a 81107i bk9: 60a 80990i bk10: 112a 80864i bk11: 84a 80985i bk12: 124a 80767i bk13: 148a 80580i bk14: 96a 80868i bk15: 96a 80766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0519248

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1452, Miss = 158, Miss_rate = 0.109, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[1]: Access = 1413, Miss = 162, Miss_rate = 0.115, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[2]: Access = 1347, Miss = 155, Miss_rate = 0.115, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[3]: Access = 1491, Miss = 176, Miss_rate = 0.118, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[4]: Access = 1536, Miss = 170, Miss_rate = 0.111, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[5]: Access = 1504, Miss = 164, Miss_rate = 0.109, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[6]: Access = 1529, Miss = 176, Miss_rate = 0.115, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[7]: Access = 1491, Miss = 168, Miss_rate = 0.113, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[8]: Access = 1773, Miss = 168, Miss_rate = 0.095, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[9]: Access = 1449, Miss = 164, Miss_rate = 0.113, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[10]: Access = 1513, Miss = 165, Miss_rate = 0.109, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 166, Miss_rate = 0.108, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[12]: Access = 1430, Miss = 156, Miss_rate = 0.109, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[13]: Access = 1474, Miss = 156, Miss_rate = 0.106, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 1519, Miss = 166, Miss_rate = 0.109, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[15]: Access = 1582, Miss = 179, Miss_rate = 0.113, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[16]: Access = 1509, Miss = 168, Miss_rate = 0.111, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[17]: Access = 1345, Miss = 149, Miss_rate = 0.111, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[18]: Access = 1477, Miss = 156, Miss_rate = 0.106, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[19]: Access = 1478, Miss = 161, Miss_rate = 0.109, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[20]: Access = 1341, Miss = 152, Miss_rate = 0.113, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[21]: Access = 1550, Miss = 171, Miss_rate = 0.110, Pending_hits = 134, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 2881
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4638
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.15233
	minimum = 6
	maximum = 24
Network latency average = 7.14694
	minimum = 6
	maximum = 24
Slowest packet = 36526
Flit latency average = 6.63227
	minimum = 6
	maximum = 23
Slowest flit = 55109
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0285192
	minimum = 0.0145049 (at node 11)
	maximum = 0.0388994 (at node 1)
Accepted packet rate average = 0.0285192
	minimum = 0.0145049 (at node 11)
	maximum = 0.0388994 (at node 1)
Injected flit rate average = 0.043257
	minimum = 0.0173179 (at node 11)
	maximum = 0.0728759 (at node 49)
Accepted flit rate average= 0.043257
	minimum = 0.0261967 (at node 11)
	maximum = 0.0705463 (at node 1)
Injected packet length average = 1.51677
Accepted packet length average = 1.51677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0604 (7 samples)
	minimum = 6 (7 samples)
	maximum = 84.7143 (7 samples)
Network latency average = 11.0168 (7 samples)
	minimum = 6 (7 samples)
	maximum = 66.8571 (7 samples)
Flit latency average = 11.1321 (7 samples)
	minimum = 6 (7 samples)
	maximum = 66.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0226784 (7 samples)
	minimum = 0.0149077 (7 samples)
	maximum = 0.0461442 (7 samples)
Accepted packet rate average = 0.0226784 (7 samples)
	minimum = 0.0149077 (7 samples)
	maximum = 0.0461442 (7 samples)
Injected flit rate average = 0.0342785 (7 samples)
	minimum = 0.0164581 (7 samples)
	maximum = 0.0738019 (7 samples)
Accepted flit rate average = 0.0342785 (7 samples)
	minimum = 0.0240955 (7 samples)
	maximum = 0.0795611 (7 samples)
Injected packet size average = 1.5115 (7 samples)
Accepted packet size average = 1.5115 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 42 sec (282 sec)
gpgpu_simulation_rate = 29736 (inst/sec)
gpgpu_simulation_rate = 6798 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2884
gpu_sim_insn = 1132352
gpu_ipc =     392.6324
gpu_tot_sim_cycle = 2142103
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.4433
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 956
gpu_stall_icnt2sh    = 11595
partiton_reqs_in_parallel = 63448
partiton_reqs_in_parallel_total    = 963436
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.4794
partiton_reqs_in_parallel_util = 63448
partiton_reqs_in_parallel_util_total    = 963436
gpu_sim_cycle_parition_util = 2884
gpu_tot_sim_cycle_parition_util    = 43836
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9795
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     224.2739 GB/Sec
L2_BW_total  =       1.7505 GB/Sec
gpu_total_sim_rate=28755

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0302
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 203419
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
279, 294, 278, 279, 278, 279, 293, 294, 264, 264, 279, 309, 502, 279, 279, 517, 220, 235, 250, 235, 457, 510, 220, 235, 235, 235, 220, 235, 220, 235, 235, 220, 214, 214, 370, 214, 199, 214, 333, 214, 199, 214, 214, 214, 199, 199, 214, 214, 176, 176, 284, 191, 191, 310, 492, 191, 176, 345, 191, 176, 429, 191, 191, 176, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 48651
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43765
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107847	W0_Idle:337830	W0_Scoreboard:694267	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 421 
averagemflatency = 163 
max_icnt2mem_latency = 295 
max_icnt2sh_latency = 2142102 
mrq_lat_table:3788 	120 	175 	391 	206 	218 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35886 	3508 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	32466 	1292 	737 	1698 	2676 	683 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24074 	2039 	2144 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	4776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         4         4         9        19         6         1         2         8        12        14        14        16        16        16        16 
dram[1]:         9         4         2        10         2         6         4        17         1         4        14        14        16        16        17        16 
dram[2]:         3         3        11         3         3         4         6         6        12        14        19        14         9        16        16        16 
dram[3]:         5         7         3         6         3         1         2         6        20         2        14        14        16        16        16        17 
dram[4]:         6         8         5        11        10         4        10        10        10         2        14        14        16        16        14        16 
dram[5]:        10         6         3         2         6         2         6         6        17        14        15        15        16        17        17        17 
dram[6]:         8         7         7         5         4         8         1         0         4         4        15        15        17        16        16        13 
dram[7]:         9        10        10         3        10        18         6        17         2        10        15        15        16        16        17        16 
dram[8]:         7         8         4         5         6         2         8         8         8         1        15        15        10        16        16        16 
dram[9]:        10         5         7         8        13         2         4        15         4         4        15        15        16        16        16        16 
dram[10]:         7         4         4         8         6         8         4         4         2         8        15        15        16        16        16        16 
maximum service time to same row:
dram[0]:      1594      1954      4454      4221      1703      2016      1346      3637      2271      5910      1240      3095      4747      3662      3044      7970 
dram[1]:      3466      5957      2615      1353      4166      6135      1361      3916      1379      2279      5526      2733      1918      1621      8180      3390 
dram[2]:      4514      2624      3108      3128      2901      1313      3485      3482      2782      5073      3069      1832      4014      4773      1836      4009 
dram[3]:      2800      1608      3419      5997       752      1353      2835      5471      5726      9150      1976      4429      3743      2636      2375      4373 
dram[4]:      7749      3362      1603      1455      4403      3571      1599      4186      2710      7413      6213      7009      2402      1390      6450      3651 
dram[5]:      2363      1841      1166      2448      2393      6673      3033      2782      3423      7799      1566      1056      3732      5998      3499      6112 
dram[6]:      1612      4130      4381      3230      4665      2894      1958      2547      5263      3791      4896      6852      2400      4504      1397       903 
dram[7]:      6247      8580      7386      4305      1590      4524      1679      3209      5492      1623      5362      1054      1951      6857      5924      3648 
dram[8]:      4655      3984      4738      1647      1231       875      8166      3967      2377      2599      5896      4287      5411      1152      3665      6762 
dram[9]:      2356      2614      3782      4120      6219      4299      3031      2156      2449      4400      1982      1057      5136      1161      2029      1370 
dram[10]:      5492       934      1242      2626      2604      2132      6664      4287      3124      2137      1334      1537      1120      1172      2195      4099 
average row accesses per activate:
dram[0]:  3.800000  4.200000  2.666667  2.750000  6.250000  5.500000  8.000000  7.000000  4.200000  4.666667  6.166667  8.000000  4.300000  7.600000  4.333333  4.428571 
dram[1]:  4.200000  2.272727  2.333333  4.500000  4.400000  4.166667  3.166667  3.714286  4.166667  4.800000 10.750000  5.625000  8.000000  8.400000  6.750000  5.166667 
dram[2]:  2.500000  5.666667  3.000000  5.666667  4.200000  3.666667  3.142857  4.000000  4.142857  3.875000  6.666667  6.500000  5.571429  7.600000  4.833333  3.857143 
dram[3]:  3.800000  2.625000  1.800000  5.333333  4.285714  7.250000  9.666667  6.000000  3.857143  5.500000  7.500000  6.000000  5.750000  7.666667  4.571429  3.555556 
dram[4]:  2.090909  3.166667  3.857143  3.833333  4.285714  4.200000  4.000000  6.200000  3.400000  4.800000  6.166667  5.714286  6.833333  8.800000  3.500000  3.857143 
dram[5]:  4.750000  2.555556  4.000000  5.750000  2.166667  5.500000  3.285714  6.000000  4.333333  4.166667  7.500000  6.000000  6.142857  8.200000  5.166667  3.444444 
dram[6]:  4.000000  2.625000  4.500000  2.666667  7.333333  4.666667 10.500000 10.000000  6.250000  6.200000  3.384615  9.250000 20.000000  4.250000  5.500000  4.166667 
dram[7]:  4.000000  5.333333  4.000000  4.000000  3.777778  3.444444  3.000000  4.285714  4.166667  4.125000  7.200000  6.000000  4.666667  3.615385  5.500000  4.000000 
dram[8]:  3.166667  3.142857  3.857143  4.250000  5.500000  5.000000  4.000000  5.200000  6.000000  5.500000  6.000000  7.400000  4.666667  8.800000  5.000000  3.714286 
dram[9]:  2.714286  3.166667  2.714286  4.000000  3.500000  5.750000  2.666667  5.750000  4.500000  4.666667  7.600000  8.000000  7.166667  6.285714  4.166667  4.666667 
dram[10]:  2.625000  2.000000  2.857143  4.400000  3.500000  7.000000  5.666667  5.166667  5.000000  5.400000 10.000000  8.666667 10.750000  6.250000  4.000000  3.250000 
average row locality = 4993/1066 = 4.683865
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        21        19        18        13        12        13        11        12        17        27        28        32        28        23        27 
dram[1]:        21        25        17        19        12        15        11        15        15        13        28        33        29        30        22        26 
dram[2]:        25        17        18        12        13        13        14        22        18        18        28        29        29        28        25        25 
dram[3]:        19        21        16        12        20        15        15        13        15        19        31        27        33        33        27        28 
dram[4]:        23        19        19        18        17        12        16        17        10        14        27        29        30        31        26        24 
dram[5]:        19        23        18        16         8        12        14        13        14        15        32        31        32        29        28        27 
dram[6]:        20        21        20        19        12        17        11         5        13        17        33        28        27        27        20        22 
dram[7]:        20        16        21        20        21        18        11        17        14        20        27        31        32        35        20        22 
dram[8]:        19        22        20        13        12        12        16        15        13         6        30        27        32        31        26        23 
dram[9]:        19        19        15        18        12        13        10        12        16        16        28        28        32        31        24        24 
dram[10]:        21        26        15        16        13        15         9        17        11        15        28        21        31        37        24        24 
total reads: 3606
bank skew: 37/5 = 7.40
chip skew: 345/312 = 1.11
number of total write accesses:
dram[0]:         0         0         5         4        12        10        11        10         9        11        10        12        11        10         3         4 
dram[1]:         0         0         4         8        10        10         8        11        10        11        15        12        11        12         5         5 
dram[2]:         0         0         6         5         8         9         8        14        11        13        12        10        10        10         4         2 
dram[3]:         0         0         2         4        10        14        14        11        12        14        14         9        13        13         5         4 
dram[4]:         0         0         8         5        13         9        12        14         7        10        10        11        11        13         9         3 
dram[5]:         0         0         6         7         5        10         9        11        12        10        13        11        11        12         3         4 
dram[6]:         0         0         7         5        10        11        10         5        12        14        11         9        13         7         2         3 
dram[7]:         0         0         7         8        13        13         7        13        11        13         9        11        10        12         2         2 
dram[8]:         0         0         7         4        10         8        12        11        11         5        12        10        10        13         4         3 
dram[9]:         0         0         4         6         9        10         6        11        11        12        10        12        11        13         1         4 
dram[10]:         0         0         5         6         8        13         8        14         9        12        12         5        12        13         4         2 
total reads: 1387
min_bank_accesses = 0!
chip skew: 139/119 = 1.17
average mf latency per bank:
dram[0]:       1472      1212       983      1067       448       356       385       225       504       593      1542      1347      1594      1557      2559      2516
dram[1]:       1396      1417       892       650       327       543       465       431       293       337      1295      1424      1630      1536      2595      2328
dram[2]:       1230      1230       706       952       581       548       597       430       517       495      1406      1559      1694      1724      2562      2997
dram[3]:       1456      1409      1287       861       599       246       280       407       308       440      1242      1658      1444      1538      2459      2388
dram[4]:       1315      1245       814      1035       319       493       458       225       273       444      1474      1461      1575      1524     11198      2765
dram[5]:       1535      1610       858       681       434       488       586       382       310       411      1304      1379      1503      1455      2568      2711
dram[6]:       1284      1353       973       856       368       510       466       131       256       406      1481      1738      1528      1953      2953      2747
dram[7]:       1280      1606       937       784       563       465       614       416       396       647      1554      1432      1584      1482      2945      2802
dram[8]:       1384      1356      1040      1074       361       322       502       512       379       190      1405      1503      1557      1526      2391      2587
dram[9]:       1528      1316       958      1131       394       329       407       260       394       414      1654      1482      1644      1582      2899      2725
dram[10]:       1354      1499       816       720       592       324       249       468       374       400      1408      2089      1574      1491      2296      2814
maximum mf latency per bank:
dram[0]:        296       295       259       281       259       256       257       260       261       259       317       353       340       366       312       383
dram[1]:        298       337       269       259       257       263       273       258       266       257       342       353       367       353       373       388
dram[2]:        338       296       264       275       262       269       263       271       257       264       318       357       333       347       331       390
dram[3]:        296       296       261       263       259       257       266       257       265       258       350       388       370       384       339       395
dram[4]:        418       421       295       296       258       269       308       267       256       267       332       343       342       365       420       390
dram[5]:        309       339       279       260       258       263       263       262       263       257       312       339       339       343       367       375
dram[6]:        296       297       294       267       257       258       250       239       263       267       318       351       367       340       345       393
dram[7]:        337       296       257       292       300       257       261       257       256       261       324       347       366       361       357       354
dram[8]:        300       297       266       294       256       257       257       257       257       250       328       343       352       349       353       372
dram[9]:        279       296       257       263       267       256       257       256       257       260       388       377       401       382       364       378
dram[10]:        295       290       290       258       261       265       257       266       265       265       335       379       363       380       324       366
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85171 n_act=92 n_pre=76 n_req=442 n_rd=1280 n_write=122 bw_util=0.03233
n_activity=7409 dram_eff=0.3785
bk0: 76a 86438i bk1: 84a 86445i bk2: 76a 86301i bk3: 72a 86337i bk4: 52a 86384i bk5: 48a 86471i bk6: 52a 86454i bk7: 44a 86483i bk8: 48a 86458i bk9: 68a 86380i bk10: 108a 86269i bk11: 112a 86196i bk12: 128a 86079i bk13: 112a 86186i bk14: 92a 86335i bk15: 108a 86166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0548299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85105 n_act=98 n_pre=82 n_req=463 n_rd=1324 n_write=132 bw_util=0.03357
n_activity=7314 dram_eff=0.3981
bk0: 84a 86469i bk1: 100a 86261i bk2: 68a 86333i bk3: 76a 86348i bk4: 48a 86366i bk5: 60a 86349i bk6: 44a 86368i bk7: 60a 86355i bk8: 60a 86347i bk9: 52a 86386i bk10: 112a 86241i bk11: 132a 86023i bk12: 116a 86178i bk13: 120a 86088i bk14: 88a 86326i bk15: 104a 86127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0509448
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85093 n_act=103 n_pre=87 n_req=456 n_rd=1336 n_write=122 bw_util=0.03362
n_activity=7424 dram_eff=0.3928
bk0: 100a 86274i bk1: 68a 86539i bk2: 72a 86297i bk3: 48a 86510i bk4: 52a 86454i bk5: 52a 86386i bk6: 56a 86383i bk7: 88a 86170i bk8: 72a 86286i bk9: 72a 86214i bk10: 112a 86220i bk11: 116a 86140i bk12: 116a 86149i bk13: 112a 86084i bk14: 100a 86299i bk15: 100a 86190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0554294
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85044 n_act=99 n_pre=83 n_req=483 n_rd=1376 n_write=139 bw_util=0.03493
n_activity=7632 dram_eff=0.397
bk0: 76a 86463i bk1: 84a 86404i bk2: 64a 86353i bk3: 48a 86466i bk4: 80a 86267i bk5: 60a 86303i bk6: 60a 86378i bk7: 52a 86427i bk8: 60a 86256i bk9: 76a 86258i bk10: 124a 86144i bk11: 108a 86151i bk12: 132a 86022i bk13: 132a 86027i bk14: 108a 86255i bk15: 112a 86072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0510601
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85084 n_act=105 n_pre=89 n_req=467 n_rd=1328 n_write=135 bw_util=0.03373
n_activity=7643 dram_eff=0.3828
bk0: 92a 86276i bk1: 76a 86426i bk2: 76a 86313i bk3: 72a 86388i bk4: 68a 86282i bk5: 48a 86415i bk6: 64a 86215i bk7: 68a 86231i bk8: 40a 86443i bk9: 56a 86341i bk10: 108a 86294i bk11: 116a 86075i bk12: 120a 86119i bk13: 124a 86126i bk14: 104a 86196i bk15: 96a 86187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0444426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85117 n_act=96 n_pre=80 n_req=455 n_rd=1324 n_write=124 bw_util=0.03339
n_activity=7410 dram_eff=0.3908
bk0: 76a 86507i bk1: 92a 86331i bk2: 72a 86403i bk3: 64a 86402i bk4: 32a 86514i bk5: 48a 86435i bk6: 56a 86351i bk7: 52a 86396i bk8: 56a 86328i bk9: 60a 86377i bk10: 128a 86211i bk11: 124a 86076i bk12: 128a 86045i bk13: 116a 86137i bk14: 112a 86251i bk15: 108a 86086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0465178
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85218 n_act=86 n_pre=70 n_req=431 n_rd=1248 n_write=119 bw_util=0.03152
n_activity=7078 dram_eff=0.3863
bk0: 80a 86478i bk1: 84a 86375i bk2: 80a 86357i bk3: 76a 86310i bk4: 48a 86465i bk5: 68a 86332i bk6: 44a 86493i bk7: 20a 86628i bk8: 52a 86386i bk9: 68a 86280i bk10: 132a 86054i bk11: 112a 86174i bk12: 108a 86140i bk13: 108a 86029i bk14: 80a 86362i bk15: 88a 86177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0681569
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85024 n_act=111 n_pre=95 n_req=476 n_rd=1380 n_write=131 bw_util=0.03484
n_activity=7905 dram_eff=0.3823
bk0: 80a 86446i bk1: 64a 86565i bk2: 84a 86356i bk3: 80a 86310i bk4: 84a 86164i bk5: 72a 86235i bk6: 44a 86427i bk7: 68a 86292i bk8: 56a 86398i bk9: 80a 86259i bk10: 108a 86305i bk11: 124a 86031i bk12: 128a 85931i bk13: 140a 85664i bk14: 80a 86366i bk15: 88a 86237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0520861
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85191 n_act=89 n_pre=73 n_req=437 n_rd=1268 n_write=120 bw_util=0.032
n_activity=7154 dram_eff=0.388
bk0: 76a 86463i bk1: 88a 86416i bk2: 80a 86336i bk3: 52a 86480i bk4: 48a 86452i bk5: 48a 86431i bk6: 64a 86323i bk7: 60a 86370i bk8: 52a 86441i bk9: 24a 86608i bk10: 120a 86197i bk11: 108a 86179i bk12: 128a 86017i bk13: 124a 86076i bk14: 104a 86212i bk15: 92a 86106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0561787
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85183 n_act=93 n_pre=77 n_req=437 n_rd=1268 n_write=120 bw_util=0.032
n_activity=7396 dram_eff=0.3753
bk0: 76a 86434i bk1: 76a 86439i bk2: 60a 86440i bk3: 72a 86394i bk4: 48a 86374i bk5: 52a 86436i bk6: 40a 86457i bk7: 48a 86437i bk8: 64a 86382i bk9: 64a 86334i bk10: 112a 86304i bk11: 112a 86156i bk12: 128a 86123i bk13: 124a 86070i bk14: 96a 86311i bk15: 96a 86166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0568705
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86741 n_nop=85152 n_act=95 n_pre=79 n_req=446 n_rd=1292 n_write=123 bw_util=0.03263
n_activity=6989 dram_eff=0.4049
bk0: 84a 86359i bk1: 104a 86187i bk2: 60a 86379i bk3: 64a 86420i bk4: 52a 86406i bk5: 60a 86363i bk6: 36a 86538i bk7: 68a 86329i bk8: 44a 86461i bk9: 60a 86344i bk10: 112a 86218i bk11: 84a 86339i bk12: 124a 86121i bk13: 148a 85934i bk14: 96a 86222i bk15: 96a 86120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0487198

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1713, Miss = 158, Miss_rate = 0.092, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[1]: Access = 1657, Miss = 162, Miss_rate = 0.098, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[2]: Access = 1593, Miss = 155, Miss_rate = 0.097, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[3]: Access = 1753, Miss = 176, Miss_rate = 0.100, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[4]: Access = 1789, Miss = 170, Miss_rate = 0.095, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[5]: Access = 1775, Miss = 164, Miss_rate = 0.092, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[6]: Access = 1783, Miss = 176, Miss_rate = 0.099, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[7]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[8]: Access = 3199, Miss = 168, Miss_rate = 0.053, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[9]: Access = 1702, Miss = 164, Miss_rate = 0.096, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[10]: Access = 1770, Miss = 165, Miss_rate = 0.093, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[11]: Access = 1798, Miss = 166, Miss_rate = 0.092, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[12]: Access = 1689, Miss = 156, Miss_rate = 0.092, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[13]: Access = 1735, Miss = 156, Miss_rate = 0.090, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 1755, Miss = 166, Miss_rate = 0.095, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[15]: Access = 1843, Miss = 179, Miss_rate = 0.097, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[16]: Access = 1769, Miss = 168, Miss_rate = 0.095, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[17]: Access = 1603, Miss = 149, Miss_rate = 0.093, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[18]: Access = 1736, Miss = 156, Miss_rate = 0.090, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[19]: Access = 1746, Miss = 161, Miss_rate = 0.092, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[20]: Access = 1594, Miss = 152, Miss_rate = 0.095, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[21]: Access = 1821, Miss = 171, Miss_rate = 0.094, Pending_hits = 134, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 2881
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.3851
	minimum = 6
	maximum = 587
Network latency average = 34.3848
	minimum = 6
	maximum = 338
Slowest packet = 68351
Flit latency average = 41.8765
	minimum = 6
	maximum = 337
Slowest flit = 103756
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0473396
	minimum = 0.0332986 (at node 17)
	maximum = 0.247312 (at node 36)
Accepted packet rate average = 0.0473396
	minimum = 0.0332986 (at node 17)
	maximum = 0.247312 (at node 36)
Injected flit rate average = 0.0710094
	minimum = 0.0554977 (at node 17)
	maximum = 0.263267 (at node 36)
Accepted flit rate average= 0.0710094
	minimum = 0.0443982 (at node 17)
	maximum = 0.478668 (at node 36)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.101 (8 samples)
	minimum = 6 (8 samples)
	maximum = 147.5 (8 samples)
Network latency average = 13.9378 (8 samples)
	minimum = 6 (8 samples)
	maximum = 100.75 (8 samples)
Flit latency average = 14.9752 (8 samples)
	minimum = 6 (8 samples)
	maximum = 100 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0257611 (8 samples)
	minimum = 0.0172066 (8 samples)
	maximum = 0.0712902 (8 samples)
Accepted packet rate average = 0.0257611 (8 samples)
	minimum = 0.0172066 (8 samples)
	maximum = 0.0712902 (8 samples)
Injected flit rate average = 0.0388698 (8 samples)
	minimum = 0.021338 (8 samples)
	maximum = 0.0974851 (8 samples)
Accepted flit rate average = 0.0388698 (8 samples)
	minimum = 0.0266333 (8 samples)
	maximum = 0.129449 (8 samples)
Injected packet size average = 1.50886 (8 samples)
Accepted packet size average = 1.50886 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 31 sec (331 sec)
gpgpu_simulation_rate = 28755 (inst/sec)
gpgpu_simulation_rate = 6471 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20331
gpu_sim_insn = 1536501
gpu_ipc =      75.5743
gpu_tot_sim_cycle = 2389656
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       4.6260
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 16441
gpu_stall_icnt2sh    = 93872
partiton_reqs_in_parallel = 431797
partiton_reqs_in_parallel_total    = 1026884
partiton_level_parallism =      21.2384
partiton_level_parallism_total  =       0.6104
partiton_reqs_in_parallel_util = 431797
partiton_reqs_in_parallel_util_total    = 1026884
gpu_sim_cycle_parition_util = 20331
gpu_tot_sim_cycle_parition_util    = 46720
partiton_level_parallism_util =      21.2384
partiton_level_parallism_util_total  =      21.7548
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     366.1289 GB/Sec
L2_BW_total  =       4.6842 GB/Sec
gpu_total_sim_rate=19191

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 341595
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
325, 585, 614, 468, 727, 571, 625, 586, 310, 310, 325, 522, 899, 496, 556, 928, 243, 635, 547, 531, 793, 806, 243, 258, 258, 258, 243, 401, 243, 258, 624, 243, 547, 441, 393, 458, 222, 571, 630, 519, 222, 380, 370, 379, 222, 222, 434, 495, 199, 199, 478, 433, 333, 501, 515, 383, 199, 368, 383, 199, 752, 358, 422, 199, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 122474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:177125	W0_Idle:377960	W0_Scoreboard:1197312	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 332 
maxdqlatency = 0 
maxmflatency = 648 
averagemflatency = 168 
max_icnt2mem_latency = 295 
max_icnt2sh_latency = 2389618 
mrq_lat_table:6858 	190 	309 	737 	545 	574 	364 	135 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107782 	10099 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	73153 	7111 	19762 	8753 	5863 	3443 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49602 	13620 	20544 	867 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	27270 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	133 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        12        13         9        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:         9         8        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10         7        10        10        20        26        26        16        20        26        26        15        16        18        16        17 
dram[4]:         6         8        14        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10         6        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:         8         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8         8        14        10        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        10         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:         7        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:      5585      6679      6730      6697      3179      7335      8141      4310      8156      5910      4125      3238      4747      3662      3044      7970 
dram[1]:      6609      6889      7380      6581      4480      6135      8316      4891      4271      2279      5526      2733      3388      1621      8180      6566 
dram[2]:      6251      4380      4079      3128      4784      2718      4230      4922      2783      5073      5109      2623      6693      4773      1836      4009 
dram[3]:      7312      1608      5060      5997      3239      4194      6985      5471      7862      9150      1976      4429      3743      2676      2375      6144 
dram[4]:      7749      4673      6600      4559      7726      6263      2717      6872      5108      7413      6213      7009      5355      6307      6450      4193 
dram[5]:      3798      3530      5260      4197      4744      6673      8262      2782      3423      7799      2070      6446      4764      5998      3499      7066 
dram[6]:      6628      4130      4381      3230      4665      4984      7838      3566      5263      4613      4896      6852      4427      4504      2125      2776 
dram[7]:      6487      8580      7386      4305      4002      4524      8043      7818      5492      7782      5362      1054      1951      6857      5924      3648 
dram[8]:      7501      4831      5275      5446      4978      2882      8166      3967      8434      8248      5896      4287      5411      1152      4767      6762 
dram[9]:      7589      3958      7420      4120      6398      4299      4104      7103      4892      4400      1982      3765      5136      3934      2029      6713 
dram[10]:      6011      4576      6849      6960      7878      7343      6664      5390      7021      6442      1334      3455      2078      2715      4827      4099 
average row accesses per activate:
dram[0]:  2.562500  2.928571  2.500000  3.000000  3.666667  3.647059  5.600000  3.923077  3.058824  3.687500  3.722222  4.750000  3.571429  4.062500  3.562500  2.947368 
dram[1]:  3.083333  2.562500  2.764706  4.333333  3.600000  3.666667  3.400000  3.375000  4.000000  4.636364  6.000000  3.833333  3.941176  5.076923  4.818182  3.000000 
dram[2]:  2.450000  2.500000  2.500000  2.941176  3.444444  3.411765  3.625000  3.368421  3.000000  2.789474  4.428571  4.133333  3.888889  4.785714  3.916667  3.250000 
dram[3]:  3.076923  2.466667  2.240000  3.833333  3.166667  4.583333  3.846154  4.230769  3.411765  3.150000  4.714286  5.583333  3.789474  4.666667  3.312500  3.166667 
dram[4]:  1.954545  2.166667  2.523809  3.125000  3.266667  3.111111  3.117647  3.714286  3.375000  3.769231  3.937500  4.428571  4.125000  4.375000  3.166667  2.823529 
dram[5]:  2.611111  2.052632  3.000000  3.187500  3.000000  3.428571  4.076923  3.833333  3.785714  2.750000  4.733333  4.250000  3.600000  5.230769  3.692308  2.272727 
dram[6]:  2.687500  2.157895  2.944444  2.476191  3.733333  3.157895  4.800000  5.400000  4.230769  3.470588  3.315789  4.666667  6.800000  3.578947  3.692308  3.600000 
dram[7]:  2.588235  2.312500  2.700000  2.842105  3.235294  2.578947  3.125000  3.941176  3.928571  3.533333  4.466667  5.500000  3.428571  3.304348  3.846154  3.133333 
dram[8]:  2.368421  2.588235  2.947368  2.866667  2.894737  3.500000  2.500000  3.400000  4.416667  6.000000  3.450000  4.000000  3.272727  5.166667  3.615385  2.933333 
dram[9]:  2.785714  2.529412  3.055556  2.538461  3.294118  3.800000  3.714286  3.562500  4.307693  3.176471  5.333333  4.714286  4.600000  3.684211  2.933333  3.062500 
dram[10]:  2.200000  1.958333  2.578947  3.062500  3.928571  4.384615  4.214286  3.714286  4.000000  3.571429  6.500000  5.153846  4.647059  4.250000  3.062500  2.842105 
average row locality = 9730/2816 = 3.455256
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        41        37        31        49        46        39        35        36        42        51        41        57        47        52        51 
dram[1]:        37        41        37        43        37        39        35        37        39        34        48        53        50        49        46        46 
dram[2]:        49        45        42        40        46        41        42        47        41        36        45        45        54        52        42        47 
dram[3]:        40        37        46        37        41        37        34        39        40        46        50        49        56        54        47        49 
dram[4]:        43        39        42        40        33        39        37        36        37        33        47        47        50        54        45        44 
dram[5]:        47        39        42        42        35        32        36        28        36        38        54        51        56        51        42        45 
dram[6]:        43        41        43        43        39        42        32        37        38        41        46        54        49        50        44        50 
dram[7]:        44        37        45        45        39        33        34        49        38        36        51        50        56        57        45        43 
dram[8]:        45        44        47        33        39        41        39        35        34        26        51        48        55        46        43        39 
dram[9]:        39        43        45        56        38        40        35        38        39        37        47        49        53        53        41        45 
dram[10]:        33        47        40        40        37        40        43        33        32        34        49        51        58        52        45        50 
total reads: 7564
bank skew: 58/26 = 2.23
chip skew: 714/665 = 1.07
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        17        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        15         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        15        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        15        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         3         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2166
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:       3203      3059      2198      2450      1318      1131      1213      1124      1036      1283      1830      1914      2104      1971      3043      3299
dram[1]:       3369      3216      1939      2130      1063      1357      1165      1101      1090      1291      1861      1975      2142      2344      3190      3343
dram[2]:       3160      3245      2345      1947      1204      1145      1321      1208      1168      1143      1918      1963      2417      2337      3914      3428
dram[3]:       3229      3450      1896      2094      1310      1204      1244      1303      1158      1487      1916      1930      2245      2345      3388      3168
dram[4]:       2749      3319      1900      2072      1105      1120      1196      1208       832      1317      1763      1945      2203      2301      8314      3648
dram[5]:       3254      3279      2286      1950      1062      1135      1288      1000      1456      1047      1972      1854      2384      1979      3647      3528
dram[6]:       3391      3006      2062      1861      1193      1315      1293       962      1348      1150      1872      2001      2283      2173      3526      3348
dram[7]:       3119      3702      1850      2098      1265      1300       984      1369      1118      1416      1754      1933      2112      2314      3256      3619
dram[8]:       3043      2986      2215      2127      1316      1184      1183      1300      1227       891      1867      1768      2207      2344      3569      3764
dram[9]:       3566      3342      1835      2012      1040      1268      1072      1116      1197      1289      1905      1922      2305      2324      3545      3796
dram[10]:       3573      3199      2190      1917      1213      1200      1338      1096      1089      1152      2082      1692      2188      2321      3517      3444
maximum mf latency per bank:
dram[0]:        539       577       400       369       431       545       634       444       454       392       483       356       400       375       377       444
dram[1]:        489       364       364       447       467       379       363       464       367       454       603       428       469       466       443       503
dram[2]:        399       383       393       403       533       528       396       627       470       488       588       399       417       390       441       402
dram[3]:        441       394       444       398       571       396       567       472       566       479       501       402       513       479       648       563
dram[4]:        432       421       334       380       333       326       395       421       422       462       343       396       487       451       420       516
dram[5]:        420       457       404       332       476       396       410       326       376       415       511       339       473       365       367       404
dram[6]:        435       383       382       433       523       461       459       356       583       465       378       521       423       472       362       421
dram[7]:        371       422       331       433       367       362       419       535       410       399       391       416       418       405       465       375
dram[8]:        334       340       331       392       327       337       456       326       329       342       347       343       378       349       353       372
dram[9]:        423       437       477       560       437       506       575       608       618       421       423       463       404       525       428       438
dram[10]:        389       408       477       449       368       443       511       396       408       337       362       379       377       380       418       510
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=121020 n_act=255 n_pre=239 n_req=889 n_rd=2784 n_write=193 bw_util=0.04783
n_activity=13783 dram_eff=0.432
bk0: 164a 122860i bk1: 164a 122752i bk2: 148a 123091i bk3: 124a 123774i bk4: 196a 123062i bk5: 184a 122560i bk6: 156a 122663i bk7: 140a 122796i bk8: 144a 122942i bk9: 168a 122783i bk10: 204a 122584i bk11: 164a 123138i bk12: 228a 122819i bk13: 188a 122835i bk14: 208a 122790i bk15: 204a 122380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.196825
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=121164 n_act=230 n_pre=214 n_req=870 n_rd=2684 n_write=199 bw_util=0.04632
n_activity=12591 dram_eff=0.4579
bk0: 148a 123149i bk1: 164a 123179i bk2: 148a 123317i bk3: 172a 123150i bk4: 148a 123041i bk5: 156a 123116i bk6: 140a 122866i bk7: 148a 122963i bk8: 156a 123220i bk9: 136a 122973i bk10: 192a 122612i bk11: 212a 122522i bk12: 200a 122447i bk13: 196a 122783i bk14: 184a 122828i bk15: 184a 122465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.158566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=120915 n_act=272 n_pre=256 n_req=906 n_rd=2856 n_write=192 bw_util=0.04897
n_activity=13814 dram_eff=0.4413
bk0: 196a 122994i bk1: 180a 122854i bk2: 168a 123034i bk3: 160a 123189i bk4: 184a 122839i bk5: 164a 122738i bk6: 168a 122590i bk7: 188a 122576i bk8: 164a 122481i bk9: 144a 122829i bk10: 180a 122653i bk11: 180a 123029i bk12: 216a 122777i bk13: 208a 122699i bk14: 168a 123145i bk15: 188a 122956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.155634
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=120995 n_act=252 n_pre=236 n_req=902 n_rd=2808 n_write=200 bw_util=0.04832
n_activity=13381 dram_eff=0.4496
bk0: 160a 123005i bk1: 148a 123209i bk2: 184a 122708i bk3: 148a 123197i bk4: 164a 122695i bk5: 148a 122989i bk6: 136a 123107i bk7: 156a 122941i bk8: 160a 122652i bk9: 184a 122524i bk10: 200a 122694i bk11: 196a 123112i bk12: 224a 122380i bk13: 216a 122730i bk14: 188a 122662i bk15: 196a 122453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.184053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=121111 n_act=267 n_pre=251 n_req=864 n_rd=2664 n_write=198 bw_util=0.04598
n_activity=13602 dram_eff=0.4208
bk0: 172a 122839i bk1: 156a 123183i bk2: 168a 123008i bk3: 160a 123406i bk4: 132a 123472i bk5: 156a 123139i bk6: 148a 123146i bk7: 144a 123011i bk8: 148a 123009i bk9: 132a 122956i bk10: 188a 123188i bk11: 188a 122904i bk12: 200a 123018i bk13: 216a 122678i bk14: 180a 123153i bk15: 176a 122661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0956696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=121096 n_act=259 n_pre=243 n_req=871 n_rd=2696 n_write=197 bw_util=0.04648
n_activity=13547 dram_eff=0.4271
bk0: 188a 122952i bk1: 156a 123255i bk2: 168a 123212i bk3: 168a 123142i bk4: 140a 123278i bk5: 128a 123327i bk6: 144a 123336i bk7: 112a 123428i bk8: 144a 123195i bk9: 152a 123135i bk10: 216a 122964i bk11: 204a 122927i bk12: 224a 122854i bk13: 204a 123018i bk14: 168a 123188i bk15: 180a 122888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0821746
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=121041 n_act=249 n_pre=233 n_req=892 n_rd=2768 n_write=200 bw_util=0.04768
n_activity=13514 dram_eff=0.4392
bk0: 172a 122686i bk1: 164a 122882i bk2: 172a 123120i bk3: 172a 123047i bk4: 156a 122526i bk5: 168a 122645i bk6: 128a 123032i bk7: 148a 123077i bk8: 152a 122756i bk9: 164a 122355i bk10: 184a 122757i bk11: 216a 122268i bk12: 196a 122453i bk13: 200a 122343i bk14: 176a 122973i bk15: 200a 122401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.186447
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=120967 n_act=269 n_pre=253 n_req=896 n_rd=2808 n_write=194 bw_util=0.04823
n_activity=13912 dram_eff=0.4316
bk0: 176a 122891i bk1: 148a 122853i bk2: 180a 123391i bk3: 180a 122925i bk4: 156a 123205i bk5: 132a 123147i bk6: 136a 123042i bk7: 196a 122705i bk8: 152a 123089i bk9: 144a 123246i bk10: 204a 122892i bk11: 200a 122884i bk12: 224a 122448i bk13: 228a 122353i bk14: 180a 122814i bk15: 172a 122791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.123382
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=121136 n_act=259 n_pre=243 n_req=858 n_rd=2660 n_write=193 bw_util=0.04583
n_activity=13389 dram_eff=0.4262
bk0: 180a 123174i bk1: 176a 123176i bk2: 188a 123251i bk3: 132a 123610i bk4: 156a 123104i bk5: 164a 123120i bk6: 156a 122907i bk7: 140a 123352i bk8: 136a 123263i bk9: 104a 123526i bk10: 204a 122716i bk11: 192a 123106i bk12: 220a 122665i bk13: 184a 123029i bk14: 172a 123366i bk15: 156a 123187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0813231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=121000 n_act=258 n_pre=242 n_req=897 n_rd=2792 n_write=199 bw_util=0.04805
n_activity=13490 dram_eff=0.4434
bk0: 156a 123285i bk1: 172a 122973i bk2: 180a 122603i bk3: 224a 122146i bk4: 152a 122424i bk5: 160a 122789i bk6: 140a 122557i bk7: 152a 122447i bk8: 156a 122744i bk9: 148a 122933i bk10: 188a 122917i bk11: 196a 122566i bk12: 212a 122783i bk13: 212a 122430i bk14: 164a 122823i bk15: 180a 122661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.231358
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124491 n_nop=121076 n_act=247 n_pre=231 n_req=885 n_rd=2736 n_write=201 bw_util=0.04718
n_activity=13044 dram_eff=0.4503
bk0: 132a 123219i bk1: 188a 122674i bk2: 160a 122943i bk3: 160a 123088i bk4: 148a 123269i bk5: 160a 122777i bk6: 172a 122660i bk7: 132a 123238i bk8: 128a 123459i bk9: 136a 123263i bk10: 196a 123067i bk11: 204a 122675i bk12: 232a 122689i bk13: 208a 123008i bk14: 180a 123035i bk15: 200a 122350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.124113

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5404, Miss = 362, Miss_rate = 0.067, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 5109, Miss = 334, Miss_rate = 0.065, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 5053, Miss = 329, Miss_rate = 0.065, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[3]: Access = 5357, Miss = 342, Miss_rate = 0.064, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 5492, Miss = 361, Miss_rate = 0.066, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[5]: Access = 5341, Miss = 353, Miss_rate = 0.066, Pending_hits = 133, Reservation_fails = 1
L2_cache_bank[6]: Access = 5407, Miss = 354, Miss_rate = 0.065, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 5358, Miss = 348, Miss_rate = 0.065, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 6444, Miss = 334, Miss_rate = 0.052, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 5261, Miss = 332, Miss_rate = 0.063, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 5429, Miss = 348, Miss_rate = 0.064, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[11]: Access = 5106, Miss = 326, Miss_rate = 0.064, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 5377, Miss = 334, Miss_rate = 0.062, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 5363, Miss = 358, Miss_rate = 0.067, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 5240, Miss = 352, Miss_rate = 0.067, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[15]: Access = 5442, Miss = 350, Miss_rate = 0.064, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 5543, Miss = 353, Miss_rate = 0.064, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[17]: Access = 5045, Miss = 312, Miss_rate = 0.062, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[18]: Access = 5217, Miss = 337, Miss_rate = 0.065, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[19]: Access = 5464, Miss = 361, Miss_rate = 0.066, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 5294, Miss = 337, Miss_rate = 0.064, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 5350, Miss = 347, Miss_rate = 0.065, Pending_hits = 136, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 2962
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.3908
	minimum = 6
	maximum = 470
Network latency average = 19.4822
	minimum = 6
	maximum = 437
Slowest packet = 104911
Flit latency average = 17.7859
	minimum = 6
	maximum = 437
Slowest flit = 210931
Fragmentation average = 0.0239896
	minimum = 0
	maximum = 278
Injected packet rate average = 0.0772592
	minimum = 0.0568618 (at node 12)
	maximum = 0.0928185 (at node 44)
Accepted packet rate average = 0.0772592
	minimum = 0.0568618 (at node 12)
	maximum = 0.0928185 (at node 44)
Injected flit rate average = 0.121424
	minimum = 0.0729956 (at node 12)
	maximum = 0.171446 (at node 28)
Accepted flit rate average= 0.121424
	minimum = 0.104673 (at node 36)
	maximum = 0.158952 (at node 6)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2443 (9 samples)
	minimum = 6 (9 samples)
	maximum = 183.333 (9 samples)
Network latency average = 14.5539 (9 samples)
	minimum = 6 (9 samples)
	maximum = 138.111 (9 samples)
Flit latency average = 15.2875 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.444 (9 samples)
Fragmentation average = 0.00266551 (9 samples)
	minimum = 0 (9 samples)
	maximum = 30.8889 (9 samples)
Injected packet rate average = 0.0314831 (9 samples)
	minimum = 0.0216127 (9 samples)
	maximum = 0.0736822 (9 samples)
Accepted packet rate average = 0.0314831 (9 samples)
	minimum = 0.0216127 (9 samples)
	maximum = 0.0736822 (9 samples)
Injected flit rate average = 0.0480425 (9 samples)
	minimum = 0.0270777 (9 samples)
	maximum = 0.105703 (9 samples)
Accepted flit rate average = 0.0480425 (9 samples)
	minimum = 0.0353044 (9 samples)
	maximum = 0.132728 (9 samples)
Injected packet size average = 1.52598 (9 samples)
Accepted packet size average = 1.52598 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 36 sec (576 sec)
gpgpu_simulation_rate = 19191 (inst/sec)
gpgpu_simulation_rate = 4148 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4326
gpu_sim_insn = 1211812
gpu_ipc =     280.1230
gpu_tot_sim_cycle = 2616132
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       4.6887
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 16441
gpu_stall_icnt2sh    = 93890
partiton_reqs_in_parallel = 95172
partiton_reqs_in_parallel_total    = 1458681
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.5940
partiton_reqs_in_parallel_util = 95172
partiton_reqs_in_parallel_util_total    = 1458681
gpu_sim_cycle_parition_util = 4326
gpu_tot_sim_cycle_parition_util    = 67051
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7697
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     222.7840 GB/Sec
L2_BW_total  =       4.6471 GB/Sec
gpu_total_sim_rate=18871

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0168
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 372225
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
361, 621, 650, 504, 763, 607, 661, 622, 346, 346, 361, 558, 935, 532, 592, 964, 279, 671, 583, 567, 829, 842, 279, 294, 294, 294, 279, 437, 279, 294, 660, 279, 583, 477, 429, 494, 258, 607, 666, 555, 258, 416, 406, 415, 258, 258, 470, 531, 235, 235, 514, 469, 369, 537, 551, 419, 235, 404, 419, 235, 788, 394, 458, 235, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 199907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:293655	W0_Idle:429225	W0_Scoreboard:1209803	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 332 
maxdqlatency = 0 
maxmflatency = 648 
averagemflatency = 171 
max_icnt2mem_latency = 296 
max_icnt2sh_latency = 2616131 
mrq_lat_table:6858 	190 	309 	737 	545 	574 	364 	135 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	116830 	11219 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	75012 	7582 	20000 	10376 	10543 	4737 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51246 	14018 	20550 	867 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	35390 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        12        13         9        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:         9         8        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10         7        10        10        20        26        26        16        20        26        26        15        16        18        16        17 
dram[4]:         6         8        14        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10         6        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:         8         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8         8        14        10        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        10         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:         7        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:      5585      6679      6730      6697      3179      7335      8141      4310      8156      5910      4125      3238      4747      3662      3044      7970 
dram[1]:      6609      6889      7380      6581      4480      6135      8316      4891      4271      2279      5526      2733      3388      1621      8180      6566 
dram[2]:      6251      4380      4079      3128      4784      2718      4230      4922      2783      5073      5109      2623      6693      4773      1836      4009 
dram[3]:      7312      1608      5060      5997      3239      4194      6985      5471      7862      9150      1976      4429      3743      2676      2375      6144 
dram[4]:      7749      4673      6600      4559      7726      6263      2717      6872      5108      7413      6213      7009      5355      6307      6450      4193 
dram[5]:      3798      3530      5260      4197      4744      6673      8262      2782      3423      7799      2070      6446      4764      5998      3499      7066 
dram[6]:      6628      4130      4381      3230      4665      4984      7838      3566      5263      4613      4896      6852      4427      4504      2125      2776 
dram[7]:      6487      8580      7386      4305      4002      4524      8043      7818      5492      7782      5362      1054      1951      6857      5924      3648 
dram[8]:      7501      4831      5275      5446      4978      2882      8166      3967      8434      8248      5896      4287      5411      1152      4767      6762 
dram[9]:      7589      3958      7420      4120      6398      4299      4104      7103      4892      4400      1982      3765      5136      3934      2029      6713 
dram[10]:      6011      4576      6849      6960      7878      7343      6664      5390      7021      6442      1334      3455      2078      2715      4827      4099 
average row accesses per activate:
dram[0]:  2.562500  2.928571  2.500000  3.000000  3.666667  3.647059  5.600000  3.923077  3.058824  3.687500  3.722222  4.750000  3.571429  4.062500  3.562500  2.947368 
dram[1]:  3.083333  2.562500  2.764706  4.333333  3.600000  3.666667  3.400000  3.375000  4.000000  4.636364  6.000000  3.833333  3.941176  5.076923  4.818182  3.000000 
dram[2]:  2.450000  2.500000  2.500000  2.941176  3.444444  3.411765  3.625000  3.368421  3.000000  2.789474  4.428571  4.133333  3.888889  4.785714  3.916667  3.250000 
dram[3]:  3.076923  2.466667  2.240000  3.833333  3.166667  4.583333  3.846154  4.230769  3.411765  3.150000  4.714286  5.583333  3.789474  4.666667  3.312500  3.166667 
dram[4]:  1.954545  2.166667  2.523809  3.125000  3.266667  3.111111  3.117647  3.714286  3.375000  3.769231  3.937500  4.428571  4.125000  4.375000  3.166667  2.823529 
dram[5]:  2.611111  2.052632  3.000000  3.187500  3.000000  3.428571  4.076923  3.833333  3.785714  2.750000  4.733333  4.250000  3.600000  5.230769  3.692308  2.272727 
dram[6]:  2.687500  2.157895  2.944444  2.476191  3.733333  3.157895  4.800000  5.400000  4.230769  3.470588  3.315789  4.666667  6.800000  3.578947  3.692308  3.600000 
dram[7]:  2.588235  2.312500  2.700000  2.842105  3.235294  2.578947  3.125000  3.941176  3.928571  3.533333  4.466667  5.500000  3.428571  3.304348  3.846154  3.133333 
dram[8]:  2.368421  2.588235  2.947368  2.866667  2.894737  3.500000  2.500000  3.400000  4.416667  6.000000  3.450000  4.000000  3.272727  5.166667  3.615385  2.933333 
dram[9]:  2.785714  2.529412  3.055556  2.538461  3.294118  3.800000  3.714286  3.562500  4.307693  3.176471  5.333333  4.714286  4.600000  3.684211  2.933333  3.062500 
dram[10]:  2.200000  1.958333  2.578947  3.062500  3.928571  4.384615  4.214286  3.714286  4.000000  3.571429  6.500000  5.153846  4.647059  4.250000  3.062500  2.842105 
average row locality = 9730/2816 = 3.455256
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        41        37        31        49        46        39        35        36        42        51        41        57        47        52        51 
dram[1]:        37        41        37        43        37        39        35        37        39        34        48        53        50        49        46        46 
dram[2]:        49        45        42        40        46        41        42        47        41        36        45        45        54        52        42        47 
dram[3]:        40        37        46        37        41        37        34        39        40        46        50        49        56        54        47        49 
dram[4]:        43        39        42        40        33        39        37        36        37        33        47        47        50        54        45        44 
dram[5]:        47        39        42        42        35        32        36        28        36        38        54        51        56        51        42        45 
dram[6]:        43        41        43        43        39        42        32        37        38        41        46        54        49        50        44        50 
dram[7]:        44        37        45        45        39        33        34        49        38        36        51        50        56        57        45        43 
dram[8]:        45        44        47        33        39        41        39        35        34        26        51        48        55        46        43        39 
dram[9]:        39        43        45        56        38        40        35        38        39        37        47        49        53        53        41        45 
dram[10]:        33        47        40        40        37        40        43        33        32        34        49        51        58        52        45        50 
total reads: 7564
bank skew: 58/26 = 2.23
chip skew: 714/665 = 1.07
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        17        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        15         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        15        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        15        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         3         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2166
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:       3534      3358      2322      2601      1318      1131      1213      1124      1036      1283      1979      2097      2327      2223      3446      3715
dram[1]:       3738      3541      2069      2249      1063      1357      1165      1101      1090      1291      2021      2143      2393      2612      3689      3812
dram[2]:       3417      3530      2465      2066      1204      1145      1321      1208      1168      1143      2087      2127      2663      2581      4401      3871
dram[3]:       3567      3823      1990      2214      1310      1204      1244      1303      1158      1487      2070      2084      2470      2577      3821      3589
dram[4]:       3113      3703      2020      2200      1105      1120      1196      1208       832      1317      1954      2134      2496      2571     17039      4187
dram[5]:       3535      3611      2390      2047      1062      1135      1288      1000      1456      1047      2124      2010      2620      2216      4138      3994
dram[6]:       3701      3342      2160      1962      1193      1315      1293       962      1348      1150      2042      2161      2525      2412      4004      3791
dram[7]:       3426      4113      1946      2209      1265      1300       984      1369      1118      1416      1914      2099      2349      2528      3737      4127
dram[8]:       3352      3271      2309      2247      1316      1184      1183      1300      1227       891      2022      1941      2448      2621      4052      4284
dram[9]:       3905      3655      1929      2094      1040      1268      1072      1116      1197      1289      2081      2108      2554      2567      4077      4275
dram[10]:       4021      3494      2315      2035      1213      1200      1338      1096      1089      1152      2252      1848      2407      2568      3988      3876
maximum mf latency per bank:
dram[0]:        539       577       400       369       431       545       634       444       454       392       483       356       400       375       377       444
dram[1]:        489       364       364       447       467       379       363       464       367       454       603       428       469       466       443       503
dram[2]:        399       383       393       403       533       528       396       627       470       488       588       399       417       390       441       402
dram[3]:        441       394       444       398       571       396       567       472       566       479       501       402       513       479       648       563
dram[4]:        432       421       334       380       333       326       395       421       422       462       343       396       487       451       422       516
dram[5]:        420       457       404       332       476       396       410       326       376       415       511       339       473       365       367       404
dram[6]:        435       383       382       433       523       461       459       356       583       465       378       521       423       472       362       421
dram[7]:        371       422       331       433       367       362       419       535       410       399       391       416       418       405       465       375
dram[8]:        334       340       331       392       327       337       456       326       329       342       347       343       378       349       353       372
dram[9]:        423       437       477       560       437       506       575       608       618       421       423       463       404       525       428       438
dram[10]:        389       408       477       449       368       443       511       396       408       337       362       379       377       380       418       510
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=129051 n_act=255 n_pre=239 n_req=889 n_rd=2784 n_write=193 bw_util=0.04493
n_activity=13783 dram_eff=0.432
bk0: 164a 130891i bk1: 164a 130783i bk2: 148a 131122i bk3: 124a 131805i bk4: 196a 131093i bk5: 184a 130591i bk6: 156a 130694i bk7: 140a 130827i bk8: 144a 130973i bk9: 168a 130814i bk10: 204a 130615i bk11: 164a 131169i bk12: 228a 130850i bk13: 188a 130866i bk14: 208a 130821i bk15: 204a 130411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.184898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=129195 n_act=230 n_pre=214 n_req=870 n_rd=2684 n_write=199 bw_util=0.04351
n_activity=12591 dram_eff=0.4579
bk0: 148a 131180i bk1: 164a 131210i bk2: 148a 131348i bk3: 172a 131181i bk4: 148a 131072i bk5: 156a 131147i bk6: 140a 130897i bk7: 148a 130994i bk8: 156a 131251i bk9: 136a 131004i bk10: 192a 130643i bk11: 212a 130553i bk12: 200a 130478i bk13: 196a 130814i bk14: 184a 130859i bk15: 184a 130496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.148956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=128946 n_act=272 n_pre=256 n_req=906 n_rd=2856 n_write=192 bw_util=0.046
n_activity=13814 dram_eff=0.4413
bk0: 196a 131025i bk1: 180a 130885i bk2: 168a 131065i bk3: 160a 131220i bk4: 184a 130870i bk5: 164a 130769i bk6: 168a 130621i bk7: 188a 130607i bk8: 164a 130512i bk9: 144a 130860i bk10: 180a 130684i bk11: 180a 131060i bk12: 216a 130808i bk13: 208a 130730i bk14: 168a 131176i bk15: 188a 130987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.146202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=129026 n_act=252 n_pre=236 n_req=902 n_rd=2808 n_write=200 bw_util=0.0454
n_activity=13381 dram_eff=0.4496
bk0: 160a 131036i bk1: 148a 131240i bk2: 184a 130739i bk3: 148a 131228i bk4: 164a 130726i bk5: 148a 131020i bk6: 136a 131138i bk7: 156a 130972i bk8: 160a 130683i bk9: 184a 130555i bk10: 200a 130725i bk11: 196a 131143i bk12: 224a 130411i bk13: 216a 130761i bk14: 188a 130693i bk15: 196a 130484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.1729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=129142 n_act=267 n_pre=251 n_req=864 n_rd=2664 n_write=198 bw_util=0.04319
n_activity=13602 dram_eff=0.4208
bk0: 172a 130870i bk1: 156a 131214i bk2: 168a 131039i bk3: 160a 131437i bk4: 132a 131503i bk5: 156a 131170i bk6: 148a 131177i bk7: 144a 131042i bk8: 148a 131040i bk9: 132a 130987i bk10: 188a 131219i bk11: 188a 130935i bk12: 200a 131049i bk13: 216a 130709i bk14: 180a 131184i bk15: 176a 130692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0898719
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=129127 n_act=259 n_pre=243 n_req=871 n_rd=2696 n_write=197 bw_util=0.04366
n_activity=13547 dram_eff=0.4271
bk0: 188a 130983i bk1: 156a 131286i bk2: 168a 131243i bk3: 168a 131173i bk4: 140a 131309i bk5: 128a 131358i bk6: 144a 131367i bk7: 112a 131459i bk8: 144a 131226i bk9: 152a 131166i bk10: 216a 130995i bk11: 204a 130958i bk12: 224a 130885i bk13: 204a 131049i bk14: 168a 131219i bk15: 180a 130919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0771947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=129072 n_act=249 n_pre=233 n_req=892 n_rd=2768 n_write=200 bw_util=0.04479
n_activity=13514 dram_eff=0.4392
bk0: 172a 130717i bk1: 164a 130913i bk2: 172a 131151i bk3: 172a 131078i bk4: 156a 130557i bk5: 168a 130676i bk6: 128a 131063i bk7: 148a 131108i bk8: 152a 130787i bk9: 164a 130386i bk10: 184a 130788i bk11: 216a 130299i bk12: 196a 130484i bk13: 200a 130374i bk14: 176a 131004i bk15: 200a 130432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.175148
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=128998 n_act=269 n_pre=253 n_req=896 n_rd=2808 n_write=194 bw_util=0.04531
n_activity=13912 dram_eff=0.4316
bk0: 176a 130922i bk1: 148a 130884i bk2: 180a 131422i bk3: 180a 130956i bk4: 156a 131236i bk5: 132a 131178i bk6: 136a 131073i bk7: 196a 130736i bk8: 152a 131120i bk9: 144a 131277i bk10: 204a 130923i bk11: 200a 130915i bk12: 224a 130479i bk13: 228a 130384i bk14: 180a 130845i bk15: 172a 130822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.115905
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=129167 n_act=259 n_pre=243 n_req=858 n_rd=2660 n_write=193 bw_util=0.04306
n_activity=13389 dram_eff=0.4262
bk0: 180a 131205i bk1: 176a 131207i bk2: 188a 131282i bk3: 132a 131641i bk4: 156a 131135i bk5: 164a 131151i bk6: 156a 130938i bk7: 140a 131383i bk8: 136a 131294i bk9: 104a 131557i bk10: 204a 130747i bk11: 192a 131137i bk12: 220a 130696i bk13: 184a 131060i bk14: 172a 131397i bk15: 156a 131218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0763949
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=129031 n_act=258 n_pre=242 n_req=897 n_rd=2792 n_write=199 bw_util=0.04514
n_activity=13490 dram_eff=0.4434
bk0: 156a 131316i bk1: 172a 131004i bk2: 180a 130634i bk3: 224a 130177i bk4: 152a 130455i bk5: 160a 130820i bk6: 140a 130588i bk7: 152a 130478i bk8: 156a 130775i bk9: 148a 130964i bk10: 188a 130948i bk11: 196a 130597i bk12: 212a 130814i bk13: 212a 130461i bk14: 164a 130854i bk15: 180a 130692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.217338
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132522 n_nop=129107 n_act=247 n_pre=231 n_req=885 n_rd=2736 n_write=201 bw_util=0.04432
n_activity=13044 dram_eff=0.4503
bk0: 132a 131250i bk1: 188a 130705i bk2: 160a 130974i bk3: 160a 131119i bk4: 148a 131300i bk5: 160a 130808i bk6: 172a 130691i bk7: 132a 131269i bk8: 128a 131490i bk9: 136a 131294i bk10: 196a 131098i bk11: 204a 130706i bk12: 232a 130720i bk13: 208a 131039i bk14: 180a 131066i bk15: 200a 130381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.116592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5774, Miss = 362, Miss_rate = 0.063, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 5478, Miss = 334, Miss_rate = 0.061, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 5421, Miss = 329, Miss_rate = 0.061, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[3]: Access = 5729, Miss = 342, Miss_rate = 0.060, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 5862, Miss = 361, Miss_rate = 0.062, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[5]: Access = 5708, Miss = 353, Miss_rate = 0.062, Pending_hits = 133, Reservation_fails = 1
L2_cache_bank[6]: Access = 5773, Miss = 354, Miss_rate = 0.061, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 5726, Miss = 348, Miss_rate = 0.061, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 8837, Miss = 334, Miss_rate = 0.038, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 5629, Miss = 332, Miss_rate = 0.059, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 5799, Miss = 348, Miss_rate = 0.060, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[11]: Access = 5471, Miss = 326, Miss_rate = 0.060, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 5748, Miss = 334, Miss_rate = 0.058, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 5735, Miss = 358, Miss_rate = 0.062, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 5608, Miss = 352, Miss_rate = 0.063, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[15]: Access = 5813, Miss = 350, Miss_rate = 0.060, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 5917, Miss = 353, Miss_rate = 0.060, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[17]: Access = 5416, Miss = 312, Miss_rate = 0.058, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[18]: Access = 5590, Miss = 337, Miss_rate = 0.060, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[19]: Access = 5840, Miss = 361, Miss_rate = 0.062, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 5667, Miss = 337, Miss_rate = 0.059, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 5723, Miss = 347, Miss_rate = 0.061, Pending_hits = 136, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 2962
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.9502
	minimum = 6
	maximum = 589
Network latency average = 41.0332
	minimum = 6
	maximum = 338
Slowest packet = 239212
Flit latency average = 50.9944
	minimum = 6
	maximum = 337
Slowest flit = 372547
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0470197
	minimum = 0.0356069 (at node 11)
	maximum = 0.276647 (at node 36)
Accepted packet rate average = 0.0470197
	minimum = 0.0356069 (at node 11)
	maximum = 0.276647 (at node 36)
Injected flit rate average = 0.0705295
	minimum = 0.0528324 (at node 39)
	maximum = 0.287283 (at node 36)
Accepted flit rate average= 0.0705295
	minimum = 0.0430058 (at node 11)
	maximum = 0.542659 (at node 36)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.7149 (10 samples)
	minimum = 6 (10 samples)
	maximum = 223.9 (10 samples)
Network latency average = 17.2018 (10 samples)
	minimum = 6 (10 samples)
	maximum = 158.1 (10 samples)
Flit latency average = 18.8582 (10 samples)
	minimum = 6 (10 samples)
	maximum = 157.4 (10 samples)
Fragmentation average = 0.00239896 (10 samples)
	minimum = 0 (10 samples)
	maximum = 27.8 (10 samples)
Injected packet rate average = 0.0330367 (10 samples)
	minimum = 0.0230121 (10 samples)
	maximum = 0.0939787 (10 samples)
Accepted packet rate average = 0.0330367 (10 samples)
	minimum = 0.0230121 (10 samples)
	maximum = 0.0939787 (10 samples)
Injected flit rate average = 0.0502912 (10 samples)
	minimum = 0.0296532 (10 samples)
	maximum = 0.123861 (10 samples)
Accepted flit rate average = 0.0502912 (10 samples)
	minimum = 0.0360745 (10 samples)
	maximum = 0.173721 (10 samples)
Injected packet size average = 1.52228 (10 samples)
Accepted packet size average = 1.52228 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 50 sec (650 sec)
gpgpu_simulation_rate = 18871 (inst/sec)
gpgpu_simulation_rate = 4024 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 55076
gpu_sim_insn = 2703696
gpu_ipc =      49.0903
gpu_tot_sim_cycle = 2898430
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       5.1648
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 203589
gpu_stall_icnt2sh    = 773938
partiton_reqs_in_parallel = 1024524
partiton_reqs_in_parallel_total    = 1553853
partiton_level_parallism =      18.6020
partiton_level_parallism_total  =       0.8896
partiton_reqs_in_parallel_util = 1024524
partiton_reqs_in_parallel_util_total    = 1553853
gpu_sim_cycle_parition_util = 55048
gpu_tot_sim_cycle_parition_util    = 71377
partiton_level_parallism_util =      18.6115
partiton_level_parallism_util_total  =      20.3945
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     517.7238 GB/Sec
L2_BW_total  =      14.0323 GB/Sec
gpu_total_sim_rate=9913

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0098
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641153
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1047, 1214, 1349, 1158, 1367, 1191, 1226, 1194, 914, 915, 978, 1083, 1529, 1050, 1188, 1468, 542, 971, 907, 796, 1092, 1082, 659, 482, 592, 646, 481, 736, 556, 626, 998, 661, 882, 741, 678, 768, 595, 769, 995, 779, 556, 846, 644, 658, 688, 547, 735, 782, 533, 524, 788, 743, 692, 890, 788, 632, 482, 668, 671, 491, 975, 606, 720, 450, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1153846
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1148960
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1681183	W0_Idle:616394	W0_Scoreboard:1807256	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 205 
max_icnt2mem_latency = 487 
max_icnt2sh_latency = 2898061 
mrq_lat_table:11613 	293 	463 	993 	886 	1069 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353685 	72586 	2392 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	97617 	18772 	151805 	78765 	35211 	45408 	1514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83381 	70719 	128152 	7613 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	132964 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	248 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:      5598      8260     11444     12695      7525     12695      9303     12285     11023     11030     12549     11454      8889     13850     18378     10876 
dram[1]:     16879     17066     12198      9690      7327     13690     12811     13937     13758     12478     11202     11386      7762      7941     11077     12402 
dram[2]:     14259     15865     10794     12312     16274     11183     13275     14305      8685      9136     12286     15879      8767     16898     12386     10926 
dram[3]:     14233     17938      9235     11617     11753     11506     17228     12568      8608      9150     11845     12145     11670     13149      9438     11101 
dram[4]:     10384      6556     22848     16564     16482     12903     15909     13926     19869      8817     15553      8515     21626     10000     16946     18729 
dram[5]:     12922     20437     22609      9061     18086     11201      9302     15443     19834      8038      7872     11040     15978     18584      9868      7883 
dram[6]:     16201     13942      8171     15351     17373     17689     10735     10667     15773     20891     12443     11126     11122      7640     10453      5671 
dram[7]:      8512      8953     15160     14579     12170     12335     18717     12651     21154     12135      5710     15765     14419     19500     19045      9644 
dram[8]:     15983     10253     15219     15484     12552     13203     22256     20720     19828     11768     18303     10265      8688     15546     19086     11952 
dram[9]:     10038      8169     14683     15132     12417     12565     11285     18410     11307      9563     15708      8728      9817     17302     17022      7445 
dram[10]:     20539     17941     15073     10057     11962     15245     17506     16000     10779     14139      9057     19144      9198      7337     20213     14768 
average row accesses per activate:
dram[0]:  2.309524  2.852941  2.487805  2.909091  2.971429  2.756098  4.115385  3.225806  2.700000  3.027778  3.242424  2.972222  3.000000  2.720930  3.451613  2.810811 
dram[1]:  2.605263  2.583333  2.942857  2.945946  2.585366  2.820513  3.218750  2.972222  3.027778  3.088235  3.580645  2.743590  2.829268  3.222222  2.571429  2.428571 
dram[2]:  2.243902  2.195122  2.441860  2.911765  2.868421  2.871795  2.918919  3.171429  2.717949  2.589744  2.842105  2.837838  2.853658  3.171429  3.290323  2.428571 
dram[3]:  2.219512  2.459460  2.266667  2.972222  2.756098  2.970588  3.419355  3.242424  2.666667  2.950000  3.454545  2.871795  2.720930  3.153846  2.625000  2.861111 
dram[4]:  2.021277  2.155555  2.291667  2.500000  2.864865  2.625000  2.600000  2.815789  2.945946  3.030303  3.645161  2.775000  2.947368  3.026316  2.431818  2.771429 
dram[5]:  2.552632  2.368421  2.729730  2.694444  2.828571  2.850000  3.085714  2.864865  2.666667  2.454545  3.171429  3.562500  2.767442  3.333333  3.343750  2.431818 
dram[6]:  2.588235  2.384615  2.512195  2.500000  2.605263  2.882353  4.040000  4.038462  2.756757  3.235294  3.314286  3.294118  3.656250  2.772727  2.487805  2.970588 
dram[7]:  2.317073  2.358974  2.939394  2.560976  3.235294  2.815789  3.406250  3.314286  3.655172  2.971429  2.642857  3.176471  2.428571  2.636364  3.090909  2.450000 
dram[8]:  2.204545  2.139535  2.431818  2.342105  2.400000  2.810811  2.650000  3.028571  3.393939  4.083333  2.581395  3.054054  2.568182  4.600000  2.702703  2.916667 
dram[9]:  2.687500  2.275000  2.525000  2.304348  2.488372  2.725000  3.366667  3.548387  3.235294  2.805556  3.387097  3.625000  3.027027  3.081081  2.918919  2.631579 
dram[10]:  2.838710  2.162791  2.302325  2.941176  3.406250  2.736842  3.366667  2.828571  3.235294  2.861111  3.242424  3.419355  2.902439  3.515152  2.911765  2.941176 
average row locality = 18572/6549 = 2.835853
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        97        94        88        87        97        90        84        92        92        91        91       102        99       102        99 
dram[1]:        99        93        93       100        89        94        87        90        92        87        93        91        99        99       101        97 
dram[2]:        92        90        97        89        93        95        92        94        90        84        91        88       101        95        97        97 
dram[3]:        91        91        92        98        97        83        90        91        94       101        98        94       101       107        99        95 
dram[4]:        95        97        99        95        90        88        88        91        92        84        97        95        96        99        95        93 
dram[5]:        97        90        92        88        83        98        91        88        95        91        94        97       103       103       101       102 
dram[6]:        88        93        93        91        82        80        85        88        85        92        99        96        98       104        98        97 
dram[7]:        95        92        88        96        94        91        93        98        89        87        95        92       103        97        97        94 
dram[8]:        97        92        98        79        92        88        90        90        93        82        93        97        96        99        96       100 
dram[9]:        86        91        91        96        89        92        84        91        93        84        88        99        96        97       103        96 
dram[10]:        88        93        90        91        91        87        85        80        90        87        91        90        98       100        95        96 
total reads: 16400
bank skew: 107/79 = 1.35
chip skew: 1522/1452 = 1.05
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:       8297      7996      5677      5402      3249      2902      3124      2933      2818      2991      3618      3410      4750      4645      6882      6893
dram[1]:       7852      8578      5490      5373      2923      3089      2948      2940      3016      2967      3449      3751      4829      5040      6709      6905
dram[2]:       8557      8618      5604      5368      3139      2975      3036      2771      3154      2766      3462      3604      5237      4985      7273      7154
dram[3]:       8458      8412      4963      5030      3034      2953      3113      3051      2805      3017      3433      3445      5013      4693      6865      7014
dram[4]:       7895      7802      4859      4939      2833      2799      2951      2932      2706      3066      3545      3420      4940      5033     13996      6983
dram[5]:       8574      9022      5609      5736      3130      2981      2798      2837      3103      2959      3530      3495      4991      4892      6868      7173
dram[6]:       9076      7901      5308      5109      3109      3158      3176      2875      3116      2881      3359      3515      4862      4536      6807      6945
dram[7]:       8168      8656      5323      5611      2986      3286      2997      3093      2625      3332      3459      3842      4763      5236      6965      7419
dram[8]:       8206      9024      5053      6295      3068      3201      2940      3302      2885      2939      3588      3662      5518      5505      6956      7264
dram[9]:       8537      8488      5071      5424      2826      2990      2997      3000      2920      2994      3602      3466      5241      5234      6333      7120
dram[10]:       8312      8913      5108      5139      2901      2959      3021      2930      2692      3109      3592      3603      4943      5136      7105      7175
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227444 n_act=580 n_pre=564 n_req=1695 n_rd=6008 n_write=193 bw_util=0.05282
n_activity=25961 dram_eff=0.4777
bk0: 388a 229318i bk1: 388a 229225i bk2: 376a 229702i bk3: 352a 230378i bk4: 348a 230161i bk5: 388a 229175i bk6: 360a 229664i bk7: 336a 229682i bk8: 368a 229948i bk9: 368a 229788i bk10: 364a 230449i bk11: 364a 230462i bk12: 408a 230019i bk13: 396a 229597i bk14: 408a 229864i bk15: 396a 229283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.675176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227399 n_act=595 n_pre=579 n_req=1704 n_rd=6016 n_write=200 bw_util=0.05295
n_activity=26224 dram_eff=0.4741
bk0: 396a 230147i bk1: 372a 230244i bk2: 372a 230518i bk3: 400a 230134i bk4: 356a 230055i bk5: 376a 229863i bk6: 348a 229564i bk7: 360a 229535i bk8: 368a 229837i bk9: 348a 229746i bk10: 372a 229534i bk11: 364a 230078i bk12: 396a 229701i bk13: 396a 229966i bk14: 404a 230390i bk15: 388a 229719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.651082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227452 n_act=610 n_pre=594 n_req=1678 n_rd=5940 n_write=193 bw_util=0.05224
n_activity=25975 dram_eff=0.4722
bk0: 368a 230202i bk1: 360a 229764i bk2: 388a 230027i bk3: 356a 230697i bk4: 372a 230073i bk5: 380a 229658i bk6: 368a 229641i bk7: 376a 230017i bk8: 360a 229686i bk9: 336a 230598i bk10: 364a 230280i bk11: 352a 230131i bk12: 404a 229938i bk13: 380a 229741i bk14: 388a 230125i bk15: 388a 230086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.560968
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227297 n_act=610 n_pre=594 n_req=1722 n_rd=6088 n_write=200 bw_util=0.05356
n_activity=26730 dram_eff=0.4705
bk0: 364a 230152i bk1: 364a 230115i bk2: 368a 230392i bk3: 392a 230439i bk4: 388a 230116i bk5: 332a 230880i bk6: 360a 230590i bk7: 364a 230452i bk8: 376a 230155i bk9: 404a 229946i bk10: 392a 230073i bk11: 376a 230604i bk12: 404a 230145i bk13: 428a 229783i bk14: 396a 229734i bk15: 380a 229577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.547551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227364 n_act=633 n_pre=617 n_req=1693 n_rd=5976 n_write=199 bw_util=0.0526
n_activity=26704 dram_eff=0.4625
bk0: 380a 229816i bk1: 388a 229865i bk2: 396a 230480i bk3: 380a 230698i bk4: 360a 231057i bk5: 352a 230949i bk6: 352a 230379i bk7: 364a 230246i bk8: 368a 230052i bk9: 336a 230078i bk10: 388a 230313i bk11: 380a 229534i bk12: 384a 229910i bk13: 396a 229797i bk14: 380a 230283i bk15: 372a 229752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.649008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227348 n_act=604 n_pre=588 n_req=1710 n_rd=6052 n_write=197 bw_util=0.05323
n_activity=26602 dram_eff=0.4698
bk0: 388a 229623i bk1: 360a 229996i bk2: 368a 230340i bk3: 352a 230602i bk4: 332a 231294i bk5: 392a 230214i bk6: 364a 230835i bk7: 352a 230677i bk8: 380a 230225i bk9: 364a 230145i bk10: 376a 231202i bk11: 388a 230710i bk12: 412a 230372i bk13: 412a 230144i bk14: 404a 230114i bk15: 408a 229461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.653327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227593 n_act=568 n_pre=552 n_req=1669 n_rd=5876 n_write=200 bw_util=0.05176
n_activity=25208 dram_eff=0.4821
bk0: 352a 230581i bk1: 372a 229759i bk2: 372a 230650i bk3: 364a 230343i bk4: 328a 230433i bk5: 320a 230668i bk6: 340a 230385i bk7: 352a 230126i bk8: 340a 230145i bk9: 368a 229706i bk10: 396a 229974i bk11: 384a 229412i bk12: 392a 229575i bk13: 416a 229257i bk14: 392a 229806i bk15: 388a 229497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.597992
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227409 n_act=599 n_pre=583 n_req=1695 n_rd=6004 n_write=194 bw_util=0.0528
n_activity=26480 dram_eff=0.4681
bk0: 380a 230252i bk1: 368a 229862i bk2: 352a 231233i bk3: 384a 230161i bk4: 376a 230312i bk5: 364a 229962i bk6: 372a 229673i bk7: 392a 229686i bk8: 356a 230238i bk9: 348a 230230i bk10: 380a 230081i bk11: 368a 230265i bk12: 412a 229662i bk13: 388a 230130i bk14: 388a 230379i bk15: 376a 229892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.653578
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227473 n_act=605 n_pre=589 n_req=1676 n_rd=5928 n_write=194 bw_util=0.05215
n_activity=26392 dram_eff=0.4639
bk0: 388a 230001i bk1: 368a 230010i bk2: 392a 230630i bk3: 316a 231087i bk4: 368a 230117i bk5: 352a 230479i bk6: 360a 230214i bk7: 360a 230527i bk8: 372a 230345i bk9: 328a 230621i bk10: 372a 230127i bk11: 388a 230215i bk12: 384a 229916i bk13: 396a 230113i bk14: 384a 230238i bk15: 400a 229835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.586122
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227532 n_act=584 n_pre=568 n_req=1677 n_rd=5904 n_write=201 bw_util=0.052
n_activity=25560 dram_eff=0.4777
bk0: 344a 230026i bk1: 364a 229946i bk2: 364a 230464i bk3: 384a 230097i bk4: 356a 229409i bk5: 368a 230140i bk6: 336a 230434i bk7: 364a 229742i bk8: 372a 230033i bk9: 336a 230279i bk10: 352a 230356i bk11: 396a 229831i bk12: 384a 230112i bk13: 388a 229420i bk14: 412a 229916i bk15: 384a 229391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.673826
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234789 n_nop=227672 n_act=562 n_pre=546 n_req=1653 n_rd=5808 n_write=201 bw_util=0.05119
n_activity=25243 dram_eff=0.4761
bk0: 352a 230360i bk1: 372a 229984i bk2: 360a 230147i bk3: 364a 230314i bk4: 364a 230339i bk5: 348a 230112i bk6: 340a 230240i bk7: 320a 230826i bk8: 360a 230689i bk9: 348a 230549i bk10: 364a 230877i bk11: 360a 230599i bk12: 392a 230083i bk13: 400a 230484i bk14: 380a 230453i bk15: 384a 229676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.550056

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19490, Miss = 755, Miss_rate = 0.039, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 19304, Miss = 747, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 19253, Miss = 753, Miss_rate = 0.039, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[3]: Access = 19508, Miss = 751, Miss_rate = 0.038, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 19760, Miss = 753, Miss_rate = 0.038, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 19290, Miss = 732, Miss_rate = 0.038, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 19409, Miss = 762, Miss_rate = 0.039, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 19472, Miss = 760, Miss_rate = 0.039, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 22428, Miss = 752, Miss_rate = 0.034, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 19089, Miss = 742, Miss_rate = 0.039, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 19538, Miss = 756, Miss_rate = 0.039, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 19340, Miss = 757, Miss_rate = 0.039, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 19145, Miss = 728, Miss_rate = 0.038, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 19260, Miss = 741, Miss_rate = 0.038, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 19129, Miss = 754, Miss_rate = 0.039, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 19633, Miss = 747, Miss_rate = 0.038, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 19692, Miss = 755, Miss_rate = 0.038, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[17]: Access = 19438, Miss = 727, Miss_rate = 0.037, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 19062, Miss = 730, Miss_rate = 0.038, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 19459, Miss = 746, Miss_rate = 0.038, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 19148, Miss = 728, Miss_rate = 0.038, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 19250, Miss = 724, Miss_rate = 0.038, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 2980
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.194
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.3793
	minimum = 6
	maximum = 750
Network latency average = 35.1386
	minimum = 6
	maximum = 744
Slowest packet = 264465
Flit latency average = 29.6204
	minimum = 6
	maximum = 744
Slowest flit = 409627
Fragmentation average = 0.0629502
	minimum = 0
	maximum = 597
Injected packet rate average = 0.109244
	minimum = 0.0839756 (at node 8)
	maximum = 0.127298 (at node 45)
Accepted packet rate average = 0.109244
	minimum = 0.0839756 (at node 8)
	maximum = 0.127298 (at node 45)
Injected flit rate average = 0.186864
	minimum = 0.11112 (at node 8)
	maximum = 0.273879 (at node 45)
Accepted flit rate average= 0.186864
	minimum = 0.160652 (at node 40)
	maximum = 0.25692 (at node 17)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.048 (11 samples)
	minimum = 6 (11 samples)
	maximum = 271.727 (11 samples)
Network latency average = 18.8324 (11 samples)
	minimum = 6 (11 samples)
	maximum = 211.364 (11 samples)
Flit latency average = 19.8366 (11 samples)
	minimum = 6 (11 samples)
	maximum = 210.727 (11 samples)
Fragmentation average = 0.00790362 (11 samples)
	minimum = 0 (11 samples)
	maximum = 79.5455 (11 samples)
Injected packet rate average = 0.0399647 (11 samples)
	minimum = 0.0285543 (11 samples)
	maximum = 0.0970077 (11 samples)
Accepted packet rate average = 0.0399647 (11 samples)
	minimum = 0.0285543 (11 samples)
	maximum = 0.0970077 (11 samples)
Injected flit rate average = 0.0627069 (11 samples)
	minimum = 0.0370593 (11 samples)
	maximum = 0.137499 (11 samples)
Accepted flit rate average = 0.0627069 (11 samples)
	minimum = 0.0473998 (11 samples)
	maximum = 0.181284 (11 samples)
Injected packet size average = 1.56906 (11 samples)
Accepted packet size average = 1.56906 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 10 sec (1510 sec)
gpgpu_simulation_rate = 9913 (inst/sec)
gpgpu_simulation_rate = 1919 (cycle/sec)
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4286
gpu_sim_insn = 1431682
gpu_ipc =     334.0369
gpu_tot_sim_cycle = 3124866
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       5.2487
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 203589
gpu_stall_icnt2sh    = 773938
partiton_reqs_in_parallel = 94292
partiton_reqs_in_parallel_total    = 2578377
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.8553
partiton_reqs_in_parallel_util = 94292
partiton_reqs_in_parallel_util_total    = 2578377
gpu_sim_cycle_parition_util = 4286
gpu_tot_sim_cycle_parition_util    = 126425
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.4472
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     226.4555 GB/Sec
L2_BW_total  =      13.3260 GB/Sec
gpu_total_sim_rate=10334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 671873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1119, 1286, 1421, 1230, 1439, 1263, 1298, 1266, 986, 987, 1050, 1155, 1601, 1122, 1260, 1540, 578, 1007, 943, 832, 1128, 1118, 695, 518, 628, 682, 517, 772, 592, 662, 1034, 697, 918, 777, 714, 804, 631, 805, 1031, 815, 592, 882, 680, 694, 724, 583, 771, 818, 569, 560, 824, 779, 728, 926, 824, 668, 518, 704, 707, 527, 1011, 642, 756, 486, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1232185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1227299
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1798621	W0_Idle:668102	W0_Scoreboard:1819974	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 205 
max_icnt2mem_latency = 487 
max_icnt2sh_latency = 3124865 
mrq_lat_table:11613 	293 	463 	993 	886 	1069 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	362799 	73712 	2392 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	99465 	19269 	152058 	80381 	39948 	46693 	1518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	85125 	71018 	128157 	7613 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	141156 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	257 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:      5598      8260     11444     12695      7525     12695      9303     12285     11023     11030     12549     11454      8889     13850     18378     10876 
dram[1]:     16879     17066     12198      9690      7327     13690     12811     13937     13758     12478     11202     11386      7762      7941     11077     12402 
dram[2]:     14259     15865     10794     12312     16274     11183     13275     14305      8685      9136     12286     15879      8767     16898     12386     10926 
dram[3]:     14233     17938      9235     11617     11753     11506     17228     12568      8608      9150     11845     12145     11670     13149      9438     11101 
dram[4]:     10384      6556     22848     16564     16482     12903     15909     13926     19869      8817     15553      8515     21626     10000     16946     18729 
dram[5]:     12922     20437     22609      9061     18086     11201      9302     15443     19834      8038      7872     11040     15978     18584      9868      7883 
dram[6]:     16201     13942      8171     15351     17373     17689     10735     10667     15773     20891     12443     11126     11122      7640     10453      5671 
dram[7]:      8512      8953     15160     14579     12170     12335     18717     12651     21154     12135      5710     15765     14419     19500     19045      9644 
dram[8]:     15983     10253     15219     15484     12552     13203     22256     20720     19828     11768     18303     10265      8688     15546     19086     11952 
dram[9]:     10038      8169     14683     15132     12417     12565     11285     18410     11307      9563     15708      8728      9817     17302     17022      7445 
dram[10]:     20539     17941     15073     10057     11962     15245     17506     16000     10779     14139      9057     19144      9198      7337     20213     14768 
average row accesses per activate:
dram[0]:  2.309524  2.852941  2.487805  2.909091  2.971429  2.756098  4.115385  3.225806  2.700000  3.027778  3.242424  2.972222  3.000000  2.720930  3.451613  2.810811 
dram[1]:  2.605263  2.583333  2.942857  2.945946  2.585366  2.820513  3.218750  2.972222  3.027778  3.088235  3.580645  2.743590  2.829268  3.222222  2.571429  2.428571 
dram[2]:  2.243902  2.195122  2.441860  2.911765  2.868421  2.871795  2.918919  3.171429  2.717949  2.589744  2.842105  2.837838  2.853658  3.171429  3.290323  2.428571 
dram[3]:  2.219512  2.459460  2.266667  2.972222  2.756098  2.970588  3.419355  3.242424  2.666667  2.950000  3.454545  2.871795  2.720930  3.153846  2.625000  2.861111 
dram[4]:  2.021277  2.155555  2.291667  2.500000  2.864865  2.625000  2.600000  2.815789  2.945946  3.030303  3.645161  2.775000  2.947368  3.026316  2.431818  2.771429 
dram[5]:  2.552632  2.368421  2.729730  2.694444  2.828571  2.850000  3.085714  2.864865  2.666667  2.454545  3.171429  3.562500  2.767442  3.333333  3.343750  2.431818 
dram[6]:  2.588235  2.384615  2.512195  2.500000  2.605263  2.882353  4.040000  4.038462  2.756757  3.235294  3.314286  3.294118  3.656250  2.772727  2.487805  2.970588 
dram[7]:  2.317073  2.358974  2.939394  2.560976  3.235294  2.815789  3.406250  3.314286  3.655172  2.971429  2.642857  3.176471  2.428571  2.636364  3.090909  2.450000 
dram[8]:  2.204545  2.139535  2.431818  2.342105  2.400000  2.810811  2.650000  3.028571  3.393939  4.083333  2.581395  3.054054  2.568182  4.600000  2.702703  2.916667 
dram[9]:  2.687500  2.275000  2.525000  2.304348  2.488372  2.725000  3.366667  3.548387  3.235294  2.805556  3.387097  3.625000  3.027027  3.081081  2.918919  2.631579 
dram[10]:  2.838710  2.162791  2.302325  2.941176  3.406250  2.736842  3.366667  2.828571  3.235294  2.861111  3.242424  3.419355  2.902439  3.515152  2.911765  2.941176 
average row locality = 18572/6549 = 2.835853
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        97        94        88        87        97        90        84        92        92        91        91       102        99       102        99 
dram[1]:        99        93        93       100        89        94        87        90        92        87        93        91        99        99       101        97 
dram[2]:        92        90        97        89        93        95        92        94        90        84        91        88       101        95        97        97 
dram[3]:        91        91        92        98        97        83        90        91        94       101        98        94       101       107        99        95 
dram[4]:        95        97        99        95        90        88        88        91        92        84        97        95        96        99        95        93 
dram[5]:        97        90        92        88        83        98        91        88        95        91        94        97       103       103       101       102 
dram[6]:        88        93        93        91        82        80        85        88        85        92        99        96        98       104        98        97 
dram[7]:        95        92        88        96        94        91        93        98        89        87        95        92       103        97        97        94 
dram[8]:        97        92        98        79        92        88        90        90        93        82        93        97        96        99        96       100 
dram[9]:        86        91        91        96        89        92        84        91        93        84        88        99        96        97       103        96 
dram[10]:        88        93        90        91        91        87        85        80        90        87        91        90        98       100        95        96 
total reads: 16400
bank skew: 107/79 = 1.35
chip skew: 1522/1452 = 1.05
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:       8437      8133      5736      5463      3249      2902      3124      2933      2818      2991      3711      3504      4891      4788      7098      7123
dram[1]:       7988      8720      5547      5425      2923      3089      2948      2940      3016      2967      3546      3865      4982      5188      6951      7145
dram[2]:       8695      8760      5662      5427      3139      2975      3036      2771      3154      2766      3559      3706      5384      5132      7496      7378
dram[3]:       8596      8555      5016      5082      3034      2953      3113      3051      2805      3017      3524      3537      5155      4828      7085      7245
dram[4]:       8070      7958      4920      4997      2833      2799      2951      2932      2706      3066      3649      3528      5118      5193     18686      7251
dram[5]:       8714      9164      5662      5787      3130      2981      2798      2837      3103      2959      3626      3592      5136      5033      7092      7391
dram[6]:       9235      8051      5357      5161      3109      3158      3176      2875      3116      2881      3453      3617      5007      4671      7029      7179
dram[7]:       8307      8814      5379      5664      2986      3286      2997      3093      2625      3332      3557      3945      4909      5377      7202      7661
dram[8]:       8343      9163      5106      6355      3068      3201      2940      3302      2885      2939      3688      3763      5672      5656      7184      7481
dram[9]:       8697      8632      5122      5474      2826      2990      2997      3000      2920      2994      3713      3578      5393      5389      6551      7354
dram[10]:       8481      9065      5169      5196      2901      2959      3021      2930      2692      3109      3693      3708      5091      5286      7341      7408
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235401 n_act=580 n_pre=564 n_req=1695 n_rd=6008 n_write=193 bw_util=0.05109
n_activity=25961 dram_eff=0.4777
bk0: 388a 237275i bk1: 388a 237182i bk2: 376a 237659i bk3: 352a 238335i bk4: 348a 238118i bk5: 388a 237132i bk6: 360a 237621i bk7: 336a 237639i bk8: 368a 237905i bk9: 368a 237745i bk10: 364a 238406i bk11: 364a 238419i bk12: 408a 237976i bk13: 396a 237554i bk14: 408a 237821i bk15: 396a 237240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.653045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235356 n_act=595 n_pre=579 n_req=1704 n_rd=6016 n_write=200 bw_util=0.05121
n_activity=26224 dram_eff=0.4741
bk0: 396a 238104i bk1: 372a 238201i bk2: 372a 238475i bk3: 400a 238091i bk4: 356a 238012i bk5: 376a 237820i bk6: 348a 237521i bk7: 360a 237492i bk8: 368a 237794i bk9: 348a 237703i bk10: 372a 237491i bk11: 364a 238035i bk12: 396a 237658i bk13: 396a 237923i bk14: 404a 238347i bk15: 388a 237676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.629741
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235409 n_act=610 n_pre=594 n_req=1678 n_rd=5940 n_write=193 bw_util=0.05053
n_activity=25975 dram_eff=0.4722
bk0: 368a 238159i bk1: 360a 237721i bk2: 388a 237984i bk3: 356a 238654i bk4: 372a 238030i bk5: 380a 237615i bk6: 368a 237598i bk7: 376a 237974i bk8: 360a 237643i bk9: 336a 238555i bk10: 364a 238237i bk11: 352a 238088i bk12: 404a 237895i bk13: 380a 237698i bk14: 388a 238082i bk15: 388a 238043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.542579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235254 n_act=610 n_pre=594 n_req=1722 n_rd=6088 n_write=200 bw_util=0.05181
n_activity=26730 dram_eff=0.4705
bk0: 364a 238109i bk1: 364a 238072i bk2: 368a 238349i bk3: 392a 238396i bk4: 388a 238073i bk5: 332a 238837i bk6: 360a 238547i bk7: 364a 238409i bk8: 376a 238112i bk9: 404a 237903i bk10: 392a 238030i bk11: 376a 238561i bk12: 404a 238102i bk13: 428a 237740i bk14: 396a 237691i bk15: 380a 237534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.529603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235321 n_act=633 n_pre=617 n_req=1693 n_rd=5976 n_write=199 bw_util=0.05088
n_activity=26704 dram_eff=0.4625
bk0: 380a 237773i bk1: 388a 237822i bk2: 396a 238437i bk3: 380a 238655i bk4: 360a 239014i bk5: 352a 238906i bk6: 352a 238336i bk7: 364a 238203i bk8: 368a 238009i bk9: 336a 238035i bk10: 388a 238270i bk11: 380a 237491i bk12: 384a 237867i bk13: 396a 237754i bk14: 380a 238240i bk15: 372a 237709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.627734
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235305 n_act=604 n_pre=588 n_req=1710 n_rd=6052 n_write=197 bw_util=0.05149
n_activity=26602 dram_eff=0.4698
bk0: 388a 237580i bk1: 360a 237953i bk2: 368a 238297i bk3: 352a 238559i bk4: 332a 239251i bk5: 392a 238171i bk6: 364a 238792i bk7: 352a 238634i bk8: 380a 238182i bk9: 364a 238102i bk10: 376a 239159i bk11: 388a 238667i bk12: 412a 238329i bk13: 412a 238101i bk14: 404a 238071i bk15: 408a 237418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.631912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235550 n_act=568 n_pre=552 n_req=1669 n_rd=5876 n_write=200 bw_util=0.05006
n_activity=25208 dram_eff=0.4821
bk0: 352a 238538i bk1: 372a 237716i bk2: 372a 238607i bk3: 364a 238300i bk4: 328a 238390i bk5: 320a 238625i bk6: 340a 238342i bk7: 352a 238083i bk8: 340a 238102i bk9: 368a 237663i bk10: 396a 237931i bk11: 384a 237369i bk12: 392a 237532i bk13: 416a 237214i bk14: 392a 237763i bk15: 388a 237454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578391
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235366 n_act=599 n_pre=583 n_req=1695 n_rd=6004 n_write=194 bw_util=0.05107
n_activity=26480 dram_eff=0.4681
bk0: 380a 238209i bk1: 368a 237819i bk2: 352a 239190i bk3: 384a 238118i bk4: 376a 238269i bk5: 364a 237919i bk6: 372a 237630i bk7: 392a 237643i bk8: 356a 238195i bk9: 348a 238187i bk10: 380a 238038i bk11: 368a 238222i bk12: 412a 237619i bk13: 388a 238087i bk14: 388a 238336i bk15: 376a 237849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.632155
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235430 n_act=605 n_pre=589 n_req=1676 n_rd=5928 n_write=194 bw_util=0.05044
n_activity=26392 dram_eff=0.4639
bk0: 388a 237958i bk1: 368a 237967i bk2: 392a 238587i bk3: 316a 239044i bk4: 368a 238074i bk5: 352a 238436i bk6: 360a 238171i bk7: 360a 238484i bk8: 372a 238302i bk9: 328a 238578i bk10: 372a 238084i bk11: 388a 238172i bk12: 384a 237873i bk13: 396a 238070i bk14: 384a 238195i bk15: 400a 237792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.566909
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235489 n_act=584 n_pre=568 n_req=1677 n_rd=5904 n_write=201 bw_util=0.0503
n_activity=25560 dram_eff=0.4777
bk0: 344a 237983i bk1: 364a 237903i bk2: 364a 238421i bk3: 384a 238054i bk4: 356a 237366i bk5: 368a 238097i bk6: 336a 238391i bk7: 364a 237699i bk8: 372a 237990i bk9: 336a 238236i bk10: 352a 238313i bk11: 396a 237788i bk12: 384a 238069i bk13: 388a 237377i bk14: 412a 237873i bk15: 384a 237348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.651739
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242746 n_nop=235629 n_act=562 n_pre=546 n_req=1653 n_rd=5808 n_write=201 bw_util=0.04951
n_activity=25243 dram_eff=0.4761
bk0: 352a 238317i bk1: 372a 237941i bk2: 360a 238104i bk3: 364a 238271i bk4: 364a 238296i bk5: 348a 238069i bk6: 340a 238197i bk7: 320a 238783i bk8: 360a 238646i bk9: 348a 238506i bk10: 364a 238834i bk11: 360a 238556i bk12: 392a 238040i bk13: 400a 238441i bk14: 380a 238410i bk15: 384a 237633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.532025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19862, Miss = 755, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 19676, Miss = 747, Miss_rate = 0.038, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 19625, Miss = 753, Miss_rate = 0.038, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[3]: Access = 19880, Miss = 751, Miss_rate = 0.038, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 20132, Miss = 753, Miss_rate = 0.037, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 19662, Miss = 732, Miss_rate = 0.037, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 19777, Miss = 762, Miss_rate = 0.039, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 19840, Miss = 760, Miss_rate = 0.038, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 24844, Miss = 752, Miss_rate = 0.030, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 19457, Miss = 742, Miss_rate = 0.038, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 19910, Miss = 756, Miss_rate = 0.038, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 19712, Miss = 757, Miss_rate = 0.038, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 19517, Miss = 728, Miss_rate = 0.037, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 19632, Miss = 741, Miss_rate = 0.038, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 19501, Miss = 754, Miss_rate = 0.039, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 20005, Miss = 747, Miss_rate = 0.037, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 20068, Miss = 755, Miss_rate = 0.038, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[17]: Access = 19814, Miss = 727, Miss_rate = 0.037, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 19438, Miss = 730, Miss_rate = 0.038, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 19835, Miss = 746, Miss_rate = 0.038, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 19524, Miss = 728, Miss_rate = 0.037, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 19626, Miss = 724, Miss_rate = 0.037, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 2980
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145009
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.191
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.1317
	minimum = 6
	maximum = 588
Network latency average = 41.0723
	minimum = 6
	maximum = 338
Slowest packet = 861156
Flit latency average = 51.0275
	minimum = 6
	maximum = 337
Slowest flit = 1433600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0477946
	minimum = 0.0373396 (at node 3)
	maximum = 0.281914 (at node 36)
Accepted packet rate average = 0.0477946
	minimum = 0.0373396 (at node 3)
	maximum = 0.281914 (at node 36)
Injected flit rate average = 0.0716919
	minimum = 0.0536756 (at node 34)
	maximum = 0.292649 (at node 36)
Accepted flit rate average= 0.0716919
	minimum = 0.0448075 (at node 3)
	maximum = 0.553092 (at node 36)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.8883 (12 samples)
	minimum = 6 (12 samples)
	maximum = 298.083 (12 samples)
Network latency average = 20.6857 (12 samples)
	minimum = 6 (12 samples)
	maximum = 221.917 (12 samples)
Flit latency average = 22.4358 (12 samples)
	minimum = 6 (12 samples)
	maximum = 221.25 (12 samples)
Fragmentation average = 0.00724498 (12 samples)
	minimum = 0 (12 samples)
	maximum = 72.9167 (12 samples)
Injected packet rate average = 0.0406172 (12 samples)
	minimum = 0.0292864 (12 samples)
	maximum = 0.112417 (12 samples)
Accepted packet rate average = 0.0406172 (12 samples)
	minimum = 0.0292864 (12 samples)
	maximum = 0.112417 (12 samples)
Injected flit rate average = 0.0634556 (12 samples)
	minimum = 0.038444 (12 samples)
	maximum = 0.150428 (12 samples)
Accepted flit rate average = 0.0634556 (12 samples)
	minimum = 0.0471837 (12 samples)
	maximum = 0.212268 (12 samples)
Injected packet size average = 1.56229 (12 samples)
Accepted packet size average = 1.56229 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 27 sec (1587 sec)
gpgpu_simulation_rate = 10334 (inst/sec)
gpgpu_simulation_rate = 1969 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 88891
gpu_sim_insn = 4962251
gpu_ipc =      55.8240
gpu_tot_sim_cycle = 3440979
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       6.2087
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 714190
gpu_stall_icnt2sh    = 2335723
partiton_reqs_in_parallel = 1445001
partiton_reqs_in_parallel_total    = 2672669
partiton_level_parallism =      16.2559
partiton_level_parallism_total  =       1.1967
partiton_reqs_in_parallel_util = 1445001
partiton_reqs_in_parallel_util_total    = 2672669
gpu_sim_cycle_parition_util = 88743
gpu_tot_sim_cycle_parition_util    = 130711
partiton_level_parallism_util =      16.2830
partiton_level_parallism_util_total  =      18.7632
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     558.3951 GB/Sec
L2_BW_total  =      26.5269 GB/Sec
gpu_total_sim_rate=6398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 965877
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1367, 1603, 1683, 1547, 1751, 1580, 1536, 1539, 1313, 1354, 1327, 1442, 1889, 1421, 1522, 1868, 905, 1325, 1230, 1169, 1520, 1384, 983, 855, 926, 968, 770, 1074, 909, 949, 1308, 1066, 1181, 1068, 1031, 1146, 839, 1067, 1348, 1158, 914, 1173, 1086, 1000, 1075, 835, 1047, 1093, 970, 850, 1140, 1060, 1104, 1191, 1106, 988, 794, 1012, 1008, 838, 1312, 847, 1017, 863, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3201007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3196121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4785199	W0_Idle:1099259	W0_Scoreboard:2550297	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 222 
max_icnt2mem_latency = 510 
max_icnt2sh_latency = 3440610 
mrq_lat_table:15053 	311 	492 	1028 	926 	1077 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	726088 	233591 	2902 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	119138 	32627 	365220 	209802 	91734 	134367 	10122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130929 	184646 	343428 	26243 	427 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	271146 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	421 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:     25649     21809     40065     23513     18725     20015     23592     16525     23028     20821     23365     23300     35824     17645     20757     21152 
dram[1]:     26250     22875     51834     22579     28334     19918     14253     24912     15713     18523     23243     15599     23602     13774     36397     33908 
dram[2]:     18938     20471     38559     20894     16274     19406     17827     15689     12766     14339     14863     15879     33287     24494     18789     23013 
dram[3]:     18130     17938     26699     24898     37594     17674     19528     19364     30921     29672     21959     25615     17982     19584     22255     24014 
dram[4]:     30317     13081     22848     29037     16482     14435     16978     30354     20881     12961     21683     18750     21626     18661     16946     18729 
dram[5]:     18823     21557     22609     26688     18086     21905     16823     15443     28354     14649     24599     23553     17199     22237     34167     18530 
dram[6]:     21771     20727     24212     31000     24171     17689     16390     11659     15773     31118     14913     12739     16492     31484     17603     16963 
dram[7]:     25002     22320     15867     24242     36009     15256     18717     16502     21154     13792     15656     18709     19465     19500     19128     18655 
dram[8]:     15983     21600     18610     16864     19989     37988     22256     20720     22026     16592     19723     35312     14093     21539     28687     32177 
dram[9]:     22237     22491     19373     20567     15369     19772     18778     18410     21989     20838     15729     26260     18025     17302     32199     16465 
dram[10]:     21997     19496     16611     32035     17961     22353     23534     16000     23233     16633     17900     19144     21823     18049     20213     19740 
average row accesses per activate:
dram[0]:  2.054545  2.604651  2.400000  2.608696  2.529412  2.560000  3.486486  3.047619  2.415094  2.804348  2.723404  2.540000  2.854167  2.537037  3.050000  2.652174 
dram[1]:  2.434783  2.434783  3.050000  2.750000  2.480769  2.560000  2.844445  2.744681  2.866667  3.023256  2.954545  2.490196  2.472727  2.833333  2.480000  2.346154 
dram[2]:  2.240000  2.113208  2.181818  2.772727  2.723404  2.580000  2.509804  2.866667  2.666667  2.433962  2.632653  2.529412  2.680000  2.700000  2.975610  2.218182 
dram[3]:  2.196079  2.488889  2.259259  2.813953  2.509804  2.888889  2.844445  2.909091  2.500000  2.804348  2.909091  2.600000  2.547170  2.700000  2.411765  2.551020 
dram[4]:  1.898305  2.113208  2.236364  2.301887  2.461539  2.186441  2.415094  2.666667  2.632653  2.666667  3.200000  2.560000  2.812500  2.647059  2.280702  2.372549 
dram[5]:  2.333333  2.382979  2.520833  2.420000  2.285714  2.666667  2.687500  2.653061  2.529412  2.370370  2.687500  3.071429  2.500000  2.893617  2.795455  2.346154 
dram[6]:  2.545455  2.113208  2.392157  2.326923  2.480769  2.452830  3.459460  3.047619  2.529412  3.095238  2.804348  2.844445  3.000000  2.686275  2.372549  2.750000 
dram[7]:  2.196079  2.153846  2.688889  2.574468  3.047619  2.844445  2.844445  2.888889  2.931818  2.687500  2.560000  2.909091  2.250000  2.509091  2.750000  2.352941 
dram[8]:  2.074074  2.196079  2.352941  2.346154  2.245614  2.723404  2.509804  2.723404  3.046512  3.555556  2.321429  2.723404  2.362069  3.317073  2.500000  2.813953 
dram[9]:  2.604651  2.240000  2.440000  2.140351  2.452830  2.433962  2.687500  2.787234  2.687500  2.580000  3.071429  3.225000  2.666667  2.537037  2.574468  2.400000 
dram[10]:  2.545455  2.074074  2.160714  2.688889  2.954545  2.529412  3.047619  2.673469  3.000000  2.509804  2.666667  2.976744  2.660377  3.022222  2.500000  2.608696 
average row locality = 22142/8549 = 2.590011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       112       111       119       119       117       117 
dram[1]:       112       112       112       112       112       112       112       112       112       112       112       111       119       119       117       117 
dram[2]:       112       112       112       112       112       112       112       112       112       112       112       112       118       119       117       117 
dram[3]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[4]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       118       117 
dram[5]:       112       112       112       112       112       112       112       112       112       111       112       112       119       119       117       117 
dram[6]:       112       112       112       112       112       112       112       111       112       112       112       112       119       119       117       117 
dram[7]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       116       116 
dram[8]:       112       112       111       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[9]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[10]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
total reads: 19970
bank skew: 120/111 = 1.08
chip skew: 1817/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:      23765     23691     14185     14090      5839      5587      5682      5347      5771      5809      6138      6125      8902      8412     12983     12433
dram[1]:      22899     22694     13442     13709      5388      5501      5266      5445      5323      5157      5796      6189      8613      8695     12015     12299
dram[2]:      23003     23168     13787     13356      5578      5411      5392      5480      5487      5198      5735      5817      8792      8702     12169     12393
dram[3]:      22121     22412     11976     12478      5679      5213      5357      5482      5279      5530      5880      5868      8429      8683     11728     11838
dram[4]:      23588     23018     12604     12806      5442      5406      5412      5502      5373      5299      6245      5914      8778      8845     21276     12111
dram[5]:      23639     22938     13270     12789      5514      5684      5315      5152      5500      5460      6051      5785      8975      8774     12320     12139
dram[6]:      22910     22524     12458     12877      5464      5201      5301      5261      5312      5312      5796      5993      8480      8247     12042     11709
dram[7]:      22819     23255     12488     13076      5452      5715      5519      5722      4888      5574      5890      6222      8679      8503     12252     12036
dram[8]:      22783     23022     12757     12862      5634      5791      5473      5720      5191      5299      5803      6241      8861      9290     11993     12821
dram[9]:      22411     23080     12648     12859      5311      5517      5177      5445      5470      5286      5873      6190      9011      8819     12161     12350
dram[10]:      22680     23550     12736     12903      5205      5426      5466      5289      4948      5513      6009      6029      8797      9207     12396     12446
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398843 n_act=759 n_pre=743 n_req=2009 n_rd=7264 n_write=193 bw_util=0.03657
n_activity=34610 dram_eff=0.4309
bk0: 452a 401860i bk1: 448a 401898i bk2: 448a 402350i bk3: 448a 402871i bk4: 448a 402542i bk5: 448a 401804i bk6: 448a 402138i bk7: 448a 402108i bk8: 448a 402455i bk9: 448a 402387i bk10: 448a 402839i bk11: 444a 402898i bk12: 476a 402640i bk13: 476a 402179i bk14: 468a 402502i bk15: 468a 401856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390079
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398842 n_act=758 n_pre=742 n_req=2015 n_rd=7260 n_write=200 bw_util=0.03659
n_activity=34984 dram_eff=0.4265
bk0: 448a 402841i bk1: 448a 402863i bk2: 448a 403265i bk3: 448a 402855i bk4: 448a 402639i bk5: 448a 402418i bk6: 448a 402048i bk7: 448a 402099i bk8: 448a 402454i bk9: 448a 402319i bk10: 448a 402018i bk11: 444a 402623i bk12: 476a 402188i bk13: 476a 402504i bk14: 468a 403038i bk15: 468a 402307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398781 n_act=792 n_pre=776 n_req=2008 n_rd=7260 n_write=193 bw_util=0.03655
n_activity=35345 dram_eff=0.4217
bk0: 448a 402826i bk1: 448a 402267i bk2: 448a 402593i bk3: 448a 403285i bk4: 448a 402682i bk5: 448a 402247i bk6: 448a 402151i bk7: 448a 402596i bk8: 448a 402287i bk9: 448a 403033i bk10: 448a 402859i bk11: 448a 402561i bk12: 472a 402588i bk13: 476a 402144i bk14: 468a 402747i bk15: 468a 402571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398808 n_act=773 n_pre=757 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03661
n_activity=34914 dram_eff=0.4276
bk0: 448a 402722i bk1: 448a 402715i bk2: 448a 402991i bk3: 448a 403141i bk4: 448a 402735i bk5: 448a 403404i bk6: 448a 403080i bk7: 448a 403009i bk8: 448a 402756i bk9: 448a 402652i bk10: 448a 402666i bk11: 448a 403196i bk12: 476a 402747i bk13: 476a 402420i bk14: 468a 402268i bk15: 468a 402092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398699 n_act=826 n_pre=810 n_req=2016 n_rd=7268 n_write=199 bw_util=0.03662
n_activity=36526 dram_eff=0.4089
bk0: 448a 402357i bk1: 448a 402559i bk2: 448a 403203i bk3: 448a 403314i bk4: 448a 403522i bk5: 448a 403272i bk6: 448a 402868i bk7: 448a 402847i bk8: 448a 402618i bk9: 448a 402486i bk10: 448a 402980i bk11: 448a 402148i bk12: 476a 402493i bk13: 476a 402302i bk14: 472a 402795i bk15: 468a 402139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374483
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398789 n_act=786 n_pre=770 n_req=2012 n_rd=7260 n_write=197 bw_util=0.03657
n_activity=35686 dram_eff=0.4179
bk0: 448a 402263i bk1: 448a 402588i bk2: 448a 402938i bk3: 448a 403079i bk4: 448a 403553i bk5: 448a 402889i bk6: 448a 403356i bk7: 448a 403161i bk8: 448a 402890i bk9: 444a 402734i bk10: 448a 403756i bk11: 448a 403342i bk12: 476a 402966i bk13: 476a 402763i bk14: 468a 402656i bk15: 468a 402152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376413
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398838 n_act=760 n_pre=744 n_req=2015 n_rd=7260 n_write=200 bw_util=0.03659
n_activity=35434 dram_eff=0.4211
bk0: 448a 403151i bk1: 448a 402286i bk2: 448a 403263i bk3: 448a 402895i bk4: 448a 402876i bk5: 448a 402970i bk6: 448a 402861i bk7: 444a 402516i bk8: 448a 402563i bk9: 448a 402349i bk10: 448a 402587i bk11: 448a 402024i bk12: 476a 402061i bk13: 476a 401955i bk14: 468a 402402i bk15: 468a 402100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344643
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398832 n_act=768 n_pre=752 n_req=2008 n_rd=7256 n_write=194 bw_util=0.03654
n_activity=35342 dram_eff=0.4216
bk0: 448a 402872i bk1: 448a 402332i bk2: 448a 403768i bk3: 448a 402883i bk4: 448a 402917i bk5: 448a 402645i bk6: 448a 402210i bk7: 448a 402327i bk8: 448a 402708i bk9: 448a 402672i bk10: 448a 402700i bk11: 448a 402809i bk12: 476a 402246i bk13: 476a 402646i bk14: 464a 402945i bk15: 464a 402423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376884
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398800 n_act=782 n_pre=766 n_req=2009 n_rd=7260 n_write=194 bw_util=0.03656
n_activity=35904 dram_eff=0.4152
bk0: 448a 402639i bk1: 448a 402669i bk2: 444a 403340i bk3: 448a 403529i bk4: 448a 402667i bk5: 448a 403061i bk6: 448a 402799i bk7: 448a 403069i bk8: 448a 402961i bk9: 448a 403083i bk10: 448a 402656i bk11: 448a 402857i bk12: 480a 402348i bk13: 480a 402516i bk14: 464a 402797i bk15: 464a 402532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33787
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398787 n_act=783 n_pre=767 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03661
n_activity=35714 dram_eff=0.418
bk0: 448a 402557i bk1: 448a 402521i bk2: 448a 403080i bk3: 448a 402711i bk4: 448a 401988i bk5: 448a 402702i bk6: 448a 402782i bk7: 448a 402093i bk8: 448a 402488i bk9: 448a 402709i bk10: 448a 402848i bk11: 448a 402537i bk12: 480a 402531i bk13: 480a 401736i bk14: 464a 402542i bk15: 464a 401906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388725
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407802 n_nop=398827 n_act=763 n_pre=747 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03661
n_activity=35342 dram_eff=0.4224
bk0: 448a 402866i bk1: 448a 402566i bk2: 448a 402658i bk3: 448a 402871i bk4: 448a 402897i bk5: 448a 402616i bk6: 448a 402708i bk7: 448a 403236i bk8: 448a 403257i bk9: 448a 402955i bk10: 448a 403318i bk11: 448a 403101i bk12: 480a 402547i bk13: 480a 403016i bk14: 464a 402882i bk15: 464a 402094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317948

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44372, Miss = 909, Miss_rate = 0.020, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 44014, Miss = 907, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 43378, Miss = 908, Miss_rate = 0.021, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 43848, Miss = 907, Miss_rate = 0.021, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 43767, Miss = 907, Miss_rate = 0.021, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 43759, Miss = 908, Miss_rate = 0.021, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 43089, Miss = 908, Miss_rate = 0.021, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 43409, Miss = 908, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 48777, Miss = 909, Miss_rate = 0.019, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 43371, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 43834, Miss = 908, Miss_rate = 0.021, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 43162, Miss = 907, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 43125, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 43314, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 43159, Miss = 907, Miss_rate = 0.021, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 43628, Miss = 907, Miss_rate = 0.021, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 43552, Miss = 907, Miss_rate = 0.021, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[17]: Access = 43710, Miss = 908, Miss_rate = 0.021, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 43293, Miss = 908, Miss_rate = 0.021, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 43575, Miss = 908, Miss_rate = 0.021, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 43366, Miss = 908, Miss_rate = 0.021, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 43513, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 2982
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274999
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.9927
	minimum = 6
	maximum = 835
Network latency average = 40.2663
	minimum = 6
	maximum = 657
Slowest packet = 883118
Flit latency average = 31.8861
	minimum = 6
	maximum = 657
Slowest flit = 1636660
Fragmentation average = 0.0684476
	minimum = 0
	maximum = 526
Injected packet rate average = 0.117825
	minimum = 0.0916183 (at node 5)
	maximum = 0.137866 (at node 28)
Accepted packet rate average = 0.117825
	minimum = 0.0916183 (at node 5)
	maximum = 0.137866 (at node 28)
Injected flit rate average = 0.209768
	minimum = 0.113972 (at node 5)
	maximum = 0.316339 (at node 28)
Accepted flit rate average= 0.209768
	minimum = 0.163313 (at node 34)
	maximum = 0.269607 (at node 26)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.9733 (13 samples)
	minimum = 6 (13 samples)
	maximum = 339.385 (13 samples)
Network latency average = 22.1919 (13 samples)
	minimum = 6 (13 samples)
	maximum = 255.385 (13 samples)
Flit latency average = 23.1627 (13 samples)
	minimum = 6 (13 samples)
	maximum = 254.769 (13 samples)
Fragmentation average = 0.0119529 (13 samples)
	minimum = 0 (13 samples)
	maximum = 107.769 (13 samples)
Injected packet rate average = 0.0465563 (13 samples)
	minimum = 0.0340811 (13 samples)
	maximum = 0.114374 (13 samples)
Accepted packet rate average = 0.0465563 (13 samples)
	minimum = 0.0340811 (13 samples)
	maximum = 0.114374 (13 samples)
Injected flit rate average = 0.0747104 (13 samples)
	minimum = 0.0442538 (13 samples)
	maximum = 0.16319 (13 samples)
Accepted flit rate average = 0.0747104 (13 samples)
	minimum = 0.0561168 (13 samples)
	maximum = 0.216679 (13 samples)
Injected packet size average = 1.60473 (13 samples)
Accepted packet size average = 1.60473 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 39 sec (3339 sec)
gpgpu_simulation_rate = 6398 (inst/sec)
gpgpu_simulation_rate = 1030 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4263
gpu_sim_insn = 1323702
gpu_ipc =     310.5095
gpu_tot_sim_cycle = 3667392
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       6.1863
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 714190
gpu_stall_icnt2sh    = 2335754
partiton_reqs_in_parallel = 93786
partiton_reqs_in_parallel_total    = 4117670
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.1484
partiton_reqs_in_parallel_util = 93786
partiton_reqs_in_parallel_util_total    = 4117670
gpu_sim_cycle_parition_util = 4263
gpu_tot_sim_cycle_parition_util    = 219454
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.8249
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     227.6773 GB/Sec
L2_BW_total  =      25.1538 GB/Sec
gpu_total_sim_rate=6604

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 996597
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1403, 1639, 1719, 1583, 1787, 1616, 1572, 1575, 1349, 1390, 1363, 1478, 1925, 1457, 1558, 1904, 941, 1361, 1266, 1205, 1556, 1420, 1019, 891, 962, 1004, 806, 1110, 945, 985, 1344, 1102, 1217, 1104, 1067, 1182, 875, 1103, 1384, 1194, 950, 1209, 1122, 1036, 1111, 871, 1083, 1129, 1006, 886, 1176, 1096, 1140, 1227, 1142, 1024, 830, 1048, 1044, 874, 1348, 883, 1053, 899, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3279711
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3274825
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4903588	W0_Idle:1150458	W0_Scoreboard:2562851	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 222 
max_icnt2mem_latency = 510 
max_icnt2sh_latency = 3667391 
mrq_lat_table:15053 	311 	492 	1028 	926 	1077 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735240 	234679 	2902 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	120798 	33114 	365573 	211494 	96477 	135664 	10130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	132564 	185056 	343431 	26243 	427 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	279338 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	430 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:     25649     21809     40065     23513     18725     20015     23592     16525     23028     20821     23365     23300     35824     17645     20757     21152 
dram[1]:     26250     22875     51834     22579     28334     19918     14253     24912     15713     18523     23243     15599     23602     13774     36397     33908 
dram[2]:     18938     20471     38559     20894     16274     19406     17827     15689     12766     14339     14863     15879     33287     24494     18789     23013 
dram[3]:     18130     17938     26699     24898     37594     17674     19528     19364     30921     29672     21959     25615     17982     19584     22255     24014 
dram[4]:     30317     13081     22848     29037     16482     14435     16978     30354     20881     12961     21683     18750     21626     18661     16946     18729 
dram[5]:     18823     21557     22609     26688     18086     21905     16823     15443     28354     14649     24599     23553     17199     22237     34167     18530 
dram[6]:     21771     20727     24212     31000     24171     17689     16390     11659     15773     31118     14913     12739     16492     31484     17603     16963 
dram[7]:     25002     22320     15867     24242     36009     15256     18717     16502     21154     13792     15656     18709     19465     19500     19128     18655 
dram[8]:     15983     21600     18610     16864     19989     37988     22256     20720     22026     16592     19723     35312     14093     21539     28687     32177 
dram[9]:     22237     22491     19373     20567     15369     19772     18778     18410     21989     20838     15729     26260     18025     17302     32199     16465 
dram[10]:     21997     19496     16611     32035     17961     22353     23534     16000     23233     16633     17900     19144     21823     18049     20213     19740 
average row accesses per activate:
dram[0]:  2.054545  2.604651  2.400000  2.608696  2.529412  2.560000  3.486486  3.047619  2.415094  2.804348  2.723404  2.540000  2.854167  2.537037  3.050000  2.652174 
dram[1]:  2.434783  2.434783  3.050000  2.750000  2.480769  2.560000  2.844445  2.744681  2.866667  3.023256  2.954545  2.490196  2.472727  2.833333  2.480000  2.346154 
dram[2]:  2.240000  2.113208  2.181818  2.772727  2.723404  2.580000  2.509804  2.866667  2.666667  2.433962  2.632653  2.529412  2.680000  2.700000  2.975610  2.218182 
dram[3]:  2.196079  2.488889  2.259259  2.813953  2.509804  2.888889  2.844445  2.909091  2.500000  2.804348  2.909091  2.600000  2.547170  2.700000  2.411765  2.551020 
dram[4]:  1.898305  2.113208  2.236364  2.301887  2.461539  2.186441  2.415094  2.666667  2.632653  2.666667  3.200000  2.560000  2.812500  2.647059  2.280702  2.372549 
dram[5]:  2.333333  2.382979  2.520833  2.420000  2.285714  2.666667  2.687500  2.653061  2.529412  2.370370  2.687500  3.071429  2.500000  2.893617  2.795455  2.346154 
dram[6]:  2.545455  2.113208  2.392157  2.326923  2.480769  2.452830  3.459460  3.047619  2.529412  3.095238  2.804348  2.844445  3.000000  2.686275  2.372549  2.750000 
dram[7]:  2.196079  2.153846  2.688889  2.574468  3.047619  2.844445  2.844445  2.888889  2.931818  2.687500  2.560000  2.909091  2.250000  2.509091  2.750000  2.352941 
dram[8]:  2.074074  2.196079  2.352941  2.346154  2.245614  2.723404  2.509804  2.723404  3.046512  3.555556  2.321429  2.723404  2.362069  3.317073  2.500000  2.813953 
dram[9]:  2.604651  2.240000  2.440000  2.140351  2.452830  2.433962  2.687500  2.787234  2.687500  2.580000  3.071429  3.225000  2.666667  2.537037  2.574468  2.400000 
dram[10]:  2.545455  2.074074  2.160714  2.688889  2.954545  2.529412  3.047619  2.673469  3.000000  2.509804  2.666667  2.976744  2.660377  3.022222  2.500000  2.608696 
average row locality = 22142/8549 = 2.590011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       112       111       119       119       117       117 
dram[1]:       112       112       112       112       112       112       112       112       112       112       112       111       119       119       117       117 
dram[2]:       112       112       112       112       112       112       112       112       112       112       112       112       118       119       117       117 
dram[3]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[4]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       118       117 
dram[5]:       112       112       112       112       112       112       112       112       112       111       112       112       119       119       117       117 
dram[6]:       112       112       112       112       112       112       112       111       112       112       112       112       119       119       117       117 
dram[7]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       116       116 
dram[8]:       112       112       111       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[9]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[10]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
total reads: 19970
bank skew: 120/111 = 1.08
chip skew: 1817/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:      23881     23814     14237     14140      5839      5587      5682      5347      5771      5809      6219      6209      9024      8535     13177     12634
dram[1]:      23024     22807     13495     13760      5388      5501      5266      5445      5323      5157      5882      6279      8748      8822     12227     12498
dram[2]:      23118     23282     13836     13409      5578      5411      5392      5480      5487      5198      5818      5901      8920      8824     12360     12582
dram[3]:      22242     22530     12021     12521      5679      5213      5357      5482      5279      5530      5961      5946      8552      8806     11916     12029
dram[4]:      23742     23158     12655     12853      5442      5406      5412      5502      5373      5299      6341      6004      8921      8980     25147     12324
dram[5]:      23760     23055     13314     12831      5514      5684      5315      5152      5500      5460      6135      5872      9103      8899     12520     12335
dram[6]:      23025     22637     12499     12922      5464      5201      5301      5261      5312      5312      5881      6084      8597      8366     12237     11909
dram[7]:      22943     23390     12534     13124      5452      5715      5519      5722      4888      5574      5975      6312      8808      8626     12454     12232
dram[8]:      22906     23141     12800     12905      5634      5791      5473      5720      5191      5299      5886      6329      8990      9416     12188     13014
dram[9]:      22531     23199     12690     12904      5311      5517      5177      5445      5470      5286      5962      6289      9137      8938     12351     12543
dram[10]:      22810     23670     12787     12949      5205      5426      5466      5289      4948      5513      6094      6115      8925      9334     12588     12645
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406757 n_act=759 n_pre=743 n_req=2009 n_rd=7264 n_write=193 bw_util=0.03588
n_activity=34610 dram_eff=0.4309
bk0: 452a 409774i bk1: 448a 409812i bk2: 448a 410264i bk3: 448a 410785i bk4: 448a 410456i bk5: 448a 409718i bk6: 448a 410052i bk7: 448a 410022i bk8: 448a 410369i bk9: 448a 410301i bk10: 448a 410753i bk11: 444a 410812i bk12: 476a 410554i bk13: 476a 410093i bk14: 468a 410416i bk15: 468a 409770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382653
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406756 n_act=758 n_pre=742 n_req=2015 n_rd=7260 n_write=200 bw_util=0.03589
n_activity=34984 dram_eff=0.4265
bk0: 448a 410755i bk1: 448a 410777i bk2: 448a 411179i bk3: 448a 410769i bk4: 448a 410553i bk5: 448a 410332i bk6: 448a 409962i bk7: 448a 410013i bk8: 448a 410368i bk9: 448a 410233i bk10: 448a 409932i bk11: 444a 410537i bk12: 476a 410102i bk13: 476a 410418i bk14: 468a 410952i bk15: 468a 410221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406695 n_act=792 n_pre=776 n_req=2008 n_rd=7260 n_write=193 bw_util=0.03586
n_activity=35345 dram_eff=0.4217
bk0: 448a 410740i bk1: 448a 410181i bk2: 448a 410507i bk3: 448a 411199i bk4: 448a 410596i bk5: 448a 410161i bk6: 448a 410065i bk7: 448a 410510i bk8: 448a 410201i bk9: 448a 410947i bk10: 448a 410773i bk11: 448a 410475i bk12: 472a 410502i bk13: 476a 410058i bk14: 468a 410661i bk15: 468a 410485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317678
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406722 n_act=773 n_pre=757 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03591
n_activity=34914 dram_eff=0.4276
bk0: 448a 410636i bk1: 448a 410629i bk2: 448a 410905i bk3: 448a 411055i bk4: 448a 410649i bk5: 448a 411318i bk6: 448a 410994i bk7: 448a 410923i bk8: 448a 410670i bk9: 448a 410566i bk10: 448a 410580i bk11: 448a 411110i bk12: 476a 410661i bk13: 476a 410334i bk14: 468a 410182i bk15: 468a 410006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30988
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406613 n_act=826 n_pre=810 n_req=2016 n_rd=7268 n_write=199 bw_util=0.03592
n_activity=36526 dram_eff=0.4089
bk0: 448a 410271i bk1: 448a 410473i bk2: 448a 411117i bk3: 448a 411228i bk4: 448a 411436i bk5: 448a 411186i bk6: 448a 410782i bk7: 448a 410761i bk8: 448a 410532i bk9: 448a 410400i bk10: 448a 410894i bk11: 448a 410062i bk12: 476a 410407i bk13: 476a 410216i bk14: 472a 410709i bk15: 468a 410053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.367354
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406703 n_act=786 n_pre=770 n_req=2012 n_rd=7260 n_write=197 bw_util=0.03588
n_activity=35686 dram_eff=0.4179
bk0: 448a 410177i bk1: 448a 410502i bk2: 448a 410852i bk3: 448a 410993i bk4: 448a 411467i bk5: 448a 410803i bk6: 448a 411270i bk7: 448a 411075i bk8: 448a 410804i bk9: 444a 410648i bk10: 448a 411670i bk11: 448a 411256i bk12: 476a 410880i bk13: 476a 410677i bk14: 468a 410570i bk15: 468a 410066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406752 n_act=760 n_pre=744 n_req=2015 n_rd=7260 n_write=200 bw_util=0.03589
n_activity=35434 dram_eff=0.4211
bk0: 448a 411065i bk1: 448a 410200i bk2: 448a 411177i bk3: 448a 410809i bk4: 448a 410790i bk5: 448a 410884i bk6: 448a 410775i bk7: 444a 410430i bk8: 448a 410477i bk9: 448a 410263i bk10: 448a 410501i bk11: 448a 409938i bk12: 476a 409975i bk13: 476a 409869i bk14: 468a 410316i bk15: 468a 410014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338082
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406746 n_act=768 n_pre=752 n_req=2008 n_rd=7256 n_write=194 bw_util=0.03584
n_activity=35342 dram_eff=0.4216
bk0: 448a 410786i bk1: 448a 410246i bk2: 448a 411682i bk3: 448a 410797i bk4: 448a 410831i bk5: 448a 410559i bk6: 448a 410124i bk7: 448a 410241i bk8: 448a 410622i bk9: 448a 410586i bk10: 448a 410614i bk11: 448a 410723i bk12: 476a 410160i bk13: 476a 410560i bk14: 464a 410859i bk15: 464a 410337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369709
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406714 n_act=782 n_pre=766 n_req=2009 n_rd=7260 n_write=194 bw_util=0.03586
n_activity=35904 dram_eff=0.4152
bk0: 448a 410553i bk1: 448a 410583i bk2: 444a 411254i bk3: 448a 411443i bk4: 448a 410581i bk5: 448a 410975i bk6: 448a 410713i bk7: 448a 410983i bk8: 448a 410875i bk9: 448a 410997i bk10: 448a 410570i bk11: 448a 410771i bk12: 480a 410262i bk13: 480a 410430i bk14: 464a 410711i bk15: 464a 410446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331438
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406701 n_act=783 n_pre=767 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03591
n_activity=35714 dram_eff=0.418
bk0: 448a 410471i bk1: 448a 410435i bk2: 448a 410994i bk3: 448a 410625i bk4: 448a 409902i bk5: 448a 410616i bk6: 448a 410696i bk7: 448a 410007i bk8: 448a 410402i bk9: 448a 410623i bk10: 448a 410762i bk11: 448a 410451i bk12: 480a 410445i bk13: 480a 409650i bk14: 464a 410456i bk15: 464a 409820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381325
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=415716 n_nop=406741 n_act=763 n_pre=747 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03591
n_activity=35342 dram_eff=0.4224
bk0: 448a 410780i bk1: 448a 410480i bk2: 448a 410572i bk3: 448a 410785i bk4: 448a 410811i bk5: 448a 410530i bk6: 448a 410622i bk7: 448a 411150i bk8: 448a 411171i bk9: 448a 410869i bk10: 448a 411232i bk11: 448a 411015i bk12: 480a 410461i bk13: 480a 410930i bk14: 464a 410796i bk15: 464a 410008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44744, Miss = 909, Miss_rate = 0.020, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 44386, Miss = 907, Miss_rate = 0.020, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 43750, Miss = 908, Miss_rate = 0.021, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 44220, Miss = 907, Miss_rate = 0.021, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 44139, Miss = 907, Miss_rate = 0.021, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 44131, Miss = 908, Miss_rate = 0.021, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 43457, Miss = 908, Miss_rate = 0.021, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 43777, Miss = 908, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 51193, Miss = 909, Miss_rate = 0.018, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 43739, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 44206, Miss = 908, Miss_rate = 0.021, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 43534, Miss = 907, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 43497, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 43686, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 43531, Miss = 907, Miss_rate = 0.021, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 44000, Miss = 907, Miss_rate = 0.021, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 43928, Miss = 907, Miss_rate = 0.021, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[17]: Access = 44086, Miss = 908, Miss_rate = 0.021, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 43669, Miss = 908, Miss_rate = 0.021, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 43951, Miss = 908, Miss_rate = 0.021, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 43742, Miss = 908, Miss_rate = 0.021, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 43889, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 2982
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 667074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.8813
	minimum = 6
	maximum = 588
Network latency average = 41.4653
	minimum = 6
	maximum = 383
Slowest packet = 1929063
Flit latency average = 51.41
	minimum = 6
	maximum = 382
Slowest flit = 3326238
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0480526
	minimum = 0.0375411 (at node 0)
	maximum = 0.283435 (at node 36)
Accepted packet rate average = 0.0480526
	minimum = 0.0375411 (at node 0)
	maximum = 0.283435 (at node 36)
Injected flit rate average = 0.0720788
	minimum = 0.0539653 (at node 34)
	maximum = 0.294228 (at node 36)
Accepted flit rate average= 0.0720788
	minimum = 0.0450493 (at node 0)
	maximum = 0.556077 (at node 36)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.8238 (14 samples)
	minimum = 6 (14 samples)
	maximum = 357.143 (14 samples)
Network latency average = 23.5686 (14 samples)
	minimum = 6 (14 samples)
	maximum = 264.5 (14 samples)
Flit latency average = 25.1804 (14 samples)
	minimum = 6 (14 samples)
	maximum = 263.857 (14 samples)
Fragmentation average = 0.0110991 (14 samples)
	minimum = 0 (14 samples)
	maximum = 100.071 (14 samples)
Injected packet rate average = 0.0466631 (14 samples)
	minimum = 0.0343283 (14 samples)
	maximum = 0.12645 (14 samples)
Accepted packet rate average = 0.0466631 (14 samples)
	minimum = 0.0343283 (14 samples)
	maximum = 0.12645 (14 samples)
Injected flit rate average = 0.0745225 (14 samples)
	minimum = 0.0449475 (14 samples)
	maximum = 0.17255 (14 samples)
Accepted flit rate average = 0.0745225 (14 samples)
	minimum = 0.0553263 (14 samples)
	maximum = 0.240922 (14 samples)
Injected packet size average = 1.59703 (14 samples)
Accepted packet size average = 1.59703 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 15 sec (3435 sec)
gpgpu_simulation_rate = 6604 (inst/sec)
gpgpu_simulation_rate = 1067 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33831
gpu_sim_insn = 2978170
gpu_ipc =      88.0308
gpu_tot_sim_cycle = 3928445
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.5333
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 955244
gpu_stall_icnt2sh    = 2976835
partiton_reqs_in_parallel = 503228
partiton_reqs_in_parallel_total    = 4211456
partiton_level_parallism =      14.8748
partiton_level_parallism_total  =       1.2001
partiton_reqs_in_parallel_util = 503228
partiton_reqs_in_parallel_util_total    = 4211456
gpu_sim_cycle_parition_util = 32519
gpu_tot_sim_cycle_parition_util    = 223717
partiton_level_parallism_util =      15.4749
partiton_level_parallism_util_total  =      18.3998
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     544.0043 GB/Sec
L2_BW_total  =      28.1672 GB/Sec
gpu_total_sim_rate=6151

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1183337
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1776, 2008, 2121, 1933, 2223, 1936, 1932, 1965, 1794, 1775, 1797, 1822, 2340, 1868, 1898, 2260, 1133, 1585, 1453, 1341, 1728, 1656, 1171, 1144, 1099, 1165, 928, 1272, 1122, 1171, 1491, 1298, 1419, 1310, 1289, 1354, 1072, 1269, 1566, 1390, 1142, 1400, 1298, 1187, 1287, 1022, 1244, 1280, 1202, 1074, 1312, 1319, 1331, 1404, 1293, 1207, 1021, 1225, 1267, 1082, 1499, 1020, 1219, 1111, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3978066
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3973180
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5871812	W0_Idle:1236695	W0_Scoreboard:2998952	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 229 
max_icnt2mem_latency = 510 
max_icnt2sh_latency = 3927034 
mrq_lat_table:15059 	311 	492 	1028 	926 	1077 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	841155 	322307 	3529 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	131858 	34955 	425889 	264825 	119486 	169963 	20444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	151420 	238294 	450993 	34188 	638 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	285696 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	453 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:     25649     21809     40065     23513     18725     20015     23592     16525     23028     20821     23365     23300     35824     17645     20757     21152 
dram[1]:     26250     22875     51834     22579     28334     19918     14253     24912     15713     18523     23243     15599     23602     13774     36397     33908 
dram[2]:     18938     20471     38559     20894     16274     19406     17827     15689     12766     14339     14863     15879     33287     24494     18789     23013 
dram[3]:     18130     17938     26699     24898     37594     17674     19528     19364     30921     29672     21959     25615     17982     19584     22255     24014 
dram[4]:     30317     13081     22848     29037     16482     14435     16978     30354     20881     12961     21683     18750     21626     18661     16946     18729 
dram[5]:     18823     21557     22609     26688     18086     21905     16823     15443     28354     14649     24599     23553     17199     22237     34167     18530 
dram[6]:     21771     20727     24212     31000     24171     17689     16390     11659     15773     31118     14913     12739     16492     31484     17603     16963 
dram[7]:     25002     22320     15867     24242     36009     15256     18717     16502     21154     13792     15656     18709     19465     19500     19128     18655 
dram[8]:     15983     21600     18610     16864     19989     37988     22256     20720     22026     16592     19723     35312     14093     21539     28687     32177 
dram[9]:     22237     22491     19373     20567     15369     19772     18778     18410     21989     20838     15729     26260     18025     17302     32199     16465 
dram[10]:     21997     19496     16611     32035     17961     22353     23534     16000     23233     16633     17900     19144     21823     18049     20213     19740 
average row accesses per activate:
dram[0]:  2.054545  2.604651  2.400000  2.608696  2.529412  2.560000  3.486486  3.047619  2.415094  2.804348  2.723404  2.509804  2.854167  2.537037  3.050000  2.652174 
dram[1]:  2.434783  2.434783  3.050000  2.750000  2.480769  2.560000  2.844445  2.744681  2.866667  3.023256  2.954545  2.461539  2.472727  2.833333  2.480000  2.346154 
dram[2]:  2.240000  2.113208  2.181818  2.772727  2.723404  2.580000  2.509804  2.866667  2.666667  2.433962  2.632653  2.529412  2.647059  2.700000  2.975610  2.218182 
dram[3]:  2.196079  2.488889  2.259259  2.813953  2.509804  2.888889  2.844445  2.909091  2.500000  2.804348  2.909091  2.600000  2.547170  2.700000  2.411765  2.551020 
dram[4]:  1.898305  2.113208  2.236364  2.301887  2.461539  2.186441  2.415094  2.666667  2.632653  2.666667  3.200000  2.560000  2.812500  2.647059  2.280702  2.372549 
dram[5]:  2.333333  2.382979  2.520833  2.420000  2.285714  2.666667  2.687500  2.653061  2.529412  2.345454  2.687500  3.071429  2.500000  2.893617  2.795455  2.346154 
dram[6]:  2.545455  2.113208  2.392157  2.326923  2.480769  2.452830  3.459460  3.000000  2.529412  3.095238  2.804348  2.844445  3.000000  2.686275  2.372549  2.750000 
dram[7]:  2.196079  2.153846  2.688889  2.574468  3.047619  2.844445  2.844445  2.888889  2.931818  2.687500  2.560000  2.909091  2.250000  2.509091  2.750000  2.352941 
dram[8]:  2.074074  2.196079  2.326923  2.346154  2.245614  2.723404  2.509804  2.723404  3.046512  3.555556  2.321429  2.723404  2.362069  3.317073  2.500000  2.813953 
dram[9]:  2.604651  2.240000  2.440000  2.140351  2.452830  2.433962  2.687500  2.787234  2.687500  2.580000  3.071429  3.225000  2.666667  2.537037  2.574468  2.400000 
dram[10]:  2.545455  2.074074  2.160714  2.688889  2.954545  2.529412  3.047619  2.673469  3.000000  2.509804  2.666667  2.976744  2.660377  3.022222  2.500000  2.608696 
average row locality = 22148/8555 = 2.588895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[1]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[2]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[3]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[4]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       118       117 
dram[5]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[6]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[7]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       116       116 
dram[8]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[9]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[10]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
total reads: 19976
bank skew: 120/112 = 1.07
chip skew: 1817/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:      32114     32373     18576     18454      6735      6554      6680      6415      6675      6791      7275      7272     10161      9489     14335     13760
dram[1]:      32039     31080     18060     18152      6546      6499      6318      6419      6415      6178      7055      7318      9871      9927     13434     13585
dram[2]:      32605     31713     18643     17739      6562      6465      6518      6446      6597      6157      6930      6984     10023      9859     13641     13655
dram[3]:      31549     31599     16496     17025      6790      6175      6434      6459      6331      6527      7124      7027      9781      9852     13038     13203
dram[4]:      31641     31581     16567     16460      6421      6298      6331      6393      6310      6260      7294      6967     10024      9970     26142     13354
dram[5]:      32340     31800     17387     17008      6463      6616      6327      6285      6558      6478      7231      7007     10169     10097     13529     13447
dram[6]:      31855     31322     16468     16801      6523      6062      6460      6176      6414      6244      7010      7180      9592      9366     13352     13042
dram[7]:      32026     32366     16816     17795      6593      6744      6520      6774      5995      6611      7049      7430      9995      9756     13737     13501
dram[8]:      32038     31770     17103     17100      6638      6775      6619      6733      6258      6402      7054      7315     10119     10445     13393     14044
dram[9]:      31300     31804     16762     16897      6356      6379      6250      6376      6554      6355      7097      7431     10274     10032     13527     13644
dram[10]:      31352     32538     16579     17085      6135      6335      6499      6266      5994      6551      7150      7213      9899     10448     13674     13857
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469569 n_act=760 n_pre=744 n_req=2010 n_rd=7268 n_write=193 bw_util=0.03118
n_activity=34662 dram_eff=0.4305
bk0: 452a 472591i bk1: 448a 472629i bk2: 448a 473081i bk3: 448a 473603i bk4: 448a 473274i bk5: 448a 472537i bk6: 448a 472871i bk7: 448a 472841i bk8: 448a 473188i bk9: 448a 473120i bk10: 448a 473572i bk11: 448a 473599i bk12: 476a 473371i bk13: 476a 472910i bk14: 468a 473233i bk15: 468a 472587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332422
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469568 n_act=759 n_pre=743 n_req=2016 n_rd=7264 n_write=200 bw_util=0.0312
n_activity=35036 dram_eff=0.4261
bk0: 448a 473572i bk1: 448a 473594i bk2: 448a 473996i bk3: 448a 473586i bk4: 448a 473372i bk5: 448a 473151i bk6: 448a 472781i bk7: 448a 472832i bk8: 448a 473187i bk9: 448a 473052i bk10: 448a 472751i bk11: 448a 473324i bk12: 476a 472919i bk13: 476a 473235i bk14: 468a 473769i bk15: 468a 473038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319889
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469507 n_act=793 n_pre=777 n_req=2009 n_rd=7264 n_write=193 bw_util=0.03117
n_activity=35397 dram_eff=0.4213
bk0: 448a 473558i bk1: 448a 472999i bk2: 448a 473325i bk3: 448a 474017i bk4: 448a 473414i bk5: 448a 472979i bk6: 448a 472883i bk7: 448a 473328i bk8: 448a 473019i bk9: 448a 473765i bk10: 448a 473591i bk11: 448a 473293i bk12: 476a 473289i bk13: 476a 472876i bk14: 468a 473479i bk15: 468a 473303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275976
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469540 n_act=773 n_pre=757 n_req=2016 n_rd=7264 n_write=200 bw_util=0.0312
n_activity=34914 dram_eff=0.4276
bk0: 448a 473454i bk1: 448a 473447i bk2: 448a 473723i bk3: 448a 473873i bk4: 448a 473467i bk5: 448a 474136i bk6: 448a 473812i bk7: 448a 473741i bk8: 448a 473488i bk9: 448a 473384i bk10: 448a 473398i bk11: 448a 473928i bk12: 476a 473479i bk13: 476a 473152i bk14: 468a 473000i bk15: 468a 472824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269201
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469431 n_act=826 n_pre=810 n_req=2016 n_rd=7268 n_write=199 bw_util=0.03121
n_activity=36526 dram_eff=0.4089
bk0: 448a 473089i bk1: 448a 473291i bk2: 448a 473935i bk3: 448a 474046i bk4: 448a 474254i bk5: 448a 474004i bk6: 448a 473600i bk7: 448a 473579i bk8: 448a 473350i bk9: 448a 473218i bk10: 448a 473712i bk11: 448a 472880i bk12: 476a 473225i bk13: 476a 473034i bk14: 472a 473527i bk15: 468a 472871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319131
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469515 n_act=787 n_pre=771 n_req=2013 n_rd=7264 n_write=197 bw_util=0.03118
n_activity=35738 dram_eff=0.4175
bk0: 448a 472994i bk1: 448a 473320i bk2: 448a 473670i bk3: 448a 473812i bk4: 448a 474286i bk5: 448a 473622i bk6: 448a 474089i bk7: 448a 473894i bk8: 448a 473623i bk9: 448a 473435i bk10: 448a 474487i bk11: 448a 474073i bk12: 476a 473697i bk13: 476a 473494i bk14: 468a 473387i bk15: 468a 472883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320776
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469564 n_act=761 n_pre=745 n_req=2016 n_rd=7264 n_write=200 bw_util=0.0312
n_activity=35486 dram_eff=0.4207
bk0: 448a 473883i bk1: 448a 473018i bk2: 448a 473995i bk3: 448a 473627i bk4: 448a 473608i bk5: 448a 473702i bk6: 448a 473594i bk7: 448a 473217i bk8: 448a 473294i bk9: 448a 473080i bk10: 448a 473319i bk11: 448a 472756i bk12: 476a 472793i bk13: 476a 472687i bk14: 468a 473134i bk15: 468a 472832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293701
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469564 n_act=768 n_pre=752 n_req=2008 n_rd=7256 n_write=194 bw_util=0.03114
n_activity=35342 dram_eff=0.4216
bk0: 448a 473604i bk1: 448a 473064i bk2: 448a 474500i bk3: 448a 473615i bk4: 448a 473649i bk5: 448a 473377i bk6: 448a 472942i bk7: 448a 473059i bk8: 448a 473440i bk9: 448a 473404i bk10: 448a 473432i bk11: 448a 473541i bk12: 476a 472978i bk13: 476a 473378i bk14: 464a 473677i bk15: 464a 473155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321177
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469526 n_act=783 n_pre=767 n_req=2010 n_rd=7264 n_write=194 bw_util=0.03117
n_activity=35956 dram_eff=0.4148
bk0: 448a 473372i bk1: 448a 473402i bk2: 448a 474041i bk3: 448a 474260i bk4: 448a 473398i bk5: 448a 473792i bk6: 448a 473530i bk7: 448a 473800i bk8: 448a 473692i bk9: 448a 473815i bk10: 448a 473388i bk11: 448a 473589i bk12: 480a 473080i bk13: 480a 473249i bk14: 464a 473530i bk15: 464a 473265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287929
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469519 n_act=783 n_pre=767 n_req=2017 n_rd=7264 n_write=201 bw_util=0.0312
n_activity=35714 dram_eff=0.418
bk0: 448a 473289i bk1: 448a 473253i bk2: 448a 473812i bk3: 448a 473443i bk4: 448a 472720i bk5: 448a 473434i bk6: 448a 473514i bk7: 448a 472825i bk8: 448a 473220i bk9: 448a 473441i bk10: 448a 473580i bk11: 448a 473269i bk12: 480a 473263i bk13: 480a 472468i bk14: 464a 473274i bk15: 464a 472638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331268
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478534 n_nop=469559 n_act=763 n_pre=747 n_req=2017 n_rd=7264 n_write=201 bw_util=0.0312
n_activity=35342 dram_eff=0.4224
bk0: 448a 473598i bk1: 448a 473298i bk2: 448a 473390i bk3: 448a 473603i bk4: 448a 473629i bk5: 448a 473348i bk6: 448a 473440i bk7: 448a 473968i bk8: 448a 473989i bk9: 448a 473687i bk10: 448a 474050i bk11: 448a 473833i bk12: 480a 473279i bk13: 480a 473748i bk14: 464a 473614i bk15: 464a 472826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270953

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53601, Miss = 909, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 53278, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 52958, Miss = 908, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 52942, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 53206, Miss = 908, Miss_rate = 0.017, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 52981, Miss = 908, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 52328, Miss = 908, Miss_rate = 0.017, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 59762, Miss = 909, Miss_rate = 0.015, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 52440, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 52881, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 52422, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 52295, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 52487, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 52295, Miss = 907, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 52843, Miss = 907, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 52788, Miss = 908, Miss_rate = 0.017, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[17]: Access = 52790, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 52412, Miss = 908, Miss_rate = 0.017, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 52749, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 52609, Miss = 908, Miss_rate = 0.017, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 52715, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 2982
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289549
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.290
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 83.2048
	minimum = 6
	maximum = 804
Network latency average = 44.2393
	minimum = 6
	maximum = 689
Slowest packet = 1951557
Flit latency average = 32.9875
	minimum = 6
	maximum = 689
Slowest flit = 3601806
Fragmentation average = 0.0169001
	minimum = 0
	maximum = 480
Injected packet rate average = 0.114792
	minimum = 0.087585 (at node 18)
	maximum = 0.136092 (at node 30)
Accepted packet rate average = 0.114792
	minimum = 0.087585 (at node 18)
	maximum = 0.136092 (at node 30)
Injected flit rate average = 0.197516
	minimum = 0.0906296 (at node 18)
	maximum = 0.325259 (at node 30)
Accepted flit rate average= 0.197516
	minimum = 0.130476 (at node 36)
	maximum = 0.288309 (at node 3)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 42.7159 (15 samples)
	minimum = 6 (15 samples)
	maximum = 386.933 (15 samples)
Network latency average = 24.9467 (15 samples)
	minimum = 6 (15 samples)
	maximum = 292.8 (15 samples)
Flit latency average = 25.7009 (15 samples)
	minimum = 6 (15 samples)
	maximum = 292.2 (15 samples)
Fragmentation average = 0.0114858 (15 samples)
	minimum = 0 (15 samples)
	maximum = 125.4 (15 samples)
Injected packet rate average = 0.051205 (15 samples)
	minimum = 0.0378787 (15 samples)
	maximum = 0.127093 (15 samples)
Accepted packet rate average = 0.051205 (15 samples)
	minimum = 0.0378787 (15 samples)
	maximum = 0.127093 (15 samples)
Injected flit rate average = 0.082722 (15 samples)
	minimum = 0.047993 (15 samples)
	maximum = 0.182731 (15 samples)
Accepted flit rate average = 0.082722 (15 samples)
	minimum = 0.0603362 (15 samples)
	maximum = 0.244081 (15 samples)
Injected packet size average = 1.61551 (15 samples)
Accepted packet size average = 1.61551 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 32 sec (4172 sec)
gpgpu_simulation_rate = 6151 (inst/sec)
gpgpu_simulation_rate = 941 (cycle/sec)
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2027
gpu_sim_insn = 1122762
gpu_ipc =     553.9033
gpu_tot_sim_cycle = 4152622
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.4510
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 955244
gpu_stall_icnt2sh    = 2976835
partiton_reqs_in_parallel = 44594
partiton_reqs_in_parallel_total    = 4714684
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.1461
partiton_reqs_in_parallel_util = 44594
partiton_reqs_in_parallel_util_total    = 4714684
gpu_sim_cycle_parition_util = 2027
gpu_tot_sim_cycle_parition_util    = 256236
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.4280
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     228.3794 GB/Sec
L2_BW_total  =      26.7581 GB/Sec
gpu_total_sim_rate=6343

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1207362
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1797, 2044, 2142, 1954, 2244, 1972, 1953, 2001, 1815, 1796, 1833, 1858, 2376, 1889, 1919, 2296, 1154, 1621, 1474, 1362, 1764, 1677, 1192, 1165, 1135, 1186, 964, 1293, 1143, 1192, 1512, 1319, 1440, 1331, 1310, 1390, 1108, 1290, 1587, 1411, 1178, 1436, 1319, 1208, 1308, 1043, 1265, 1316, 1223, 1095, 1348, 1355, 1367, 1440, 1314, 1243, 1057, 1246, 1288, 1118, 1520, 1041, 1255, 1132, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3998014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3993128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5900512	W0_Idle:1259618	W0_Scoreboard:3012240	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 228 
max_icnt2mem_latency = 510 
max_icnt2sh_latency = 4152621 
mrq_lat_table:15059 	311 	492 	1028 	926 	1077 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	845755 	322591 	3529 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	133888 	35265 	426140 	265484 	120786 	170297 	20444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	153214 	238544 	450997 	34188 	638 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	458 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:     25649     21809     40065     23513     18725     20015     23592     16525     23028     20821     23365     23300     35824     17645     20757     21152 
dram[1]:     26250     22875     51834     22579     28334     19918     14253     24912     15713     18523     23243     15599     23602     13774     36397     33908 
dram[2]:     18938     20471     38559     20894     16274     19406     17827     15689     12766     14339     14863     15879     33287     24494     18789     23013 
dram[3]:     18130     17938     26699     24898     37594     17674     19528     19364     30921     29672     21959     25615     17982     19584     22255     24014 
dram[4]:     30317     13081     22848     29037     16482     14435     16978     30354     20881     12961     21683     18750     21626     18661     16946     18729 
dram[5]:     18823     21557     22609     26688     18086     21905     16823     15443     28354     14649     24599     23553     17199     22237     34167     18530 
dram[6]:     21771     20727     24212     31000     24171     17689     16390     11659     15773     31118     14913     12739     16492     31484     17603     16963 
dram[7]:     25002     22320     15867     24242     36009     15256     18717     16502     21154     13792     15656     18709     19465     19500     19128     18655 
dram[8]:     15983     21600     18610     16864     19989     37988     22256     20720     22026     16592     19723     35312     14093     21539     28687     32177 
dram[9]:     22237     22491     19373     20567     15369     19772     18778     18410     21989     20838     15729     26260     18025     17302     32199     16465 
dram[10]:     21997     19496     16611     32035     17961     22353     23534     16000     23233     16633     17900     19144     21823     18049     20213     19740 
average row accesses per activate:
dram[0]:  2.054545  2.604651  2.400000  2.608696  2.529412  2.560000  3.486486  3.047619  2.415094  2.804348  2.723404  2.509804  2.854167  2.537037  3.050000  2.652174 
dram[1]:  2.434783  2.434783  3.050000  2.750000  2.480769  2.560000  2.844445  2.744681  2.866667  3.023256  2.954545  2.461539  2.472727  2.833333  2.480000  2.346154 
dram[2]:  2.240000  2.113208  2.181818  2.772727  2.723404  2.580000  2.509804  2.866667  2.666667  2.433962  2.632653  2.529412  2.647059  2.700000  2.975610  2.218182 
dram[3]:  2.196079  2.488889  2.259259  2.813953  2.509804  2.888889  2.844445  2.909091  2.500000  2.804348  2.909091  2.600000  2.547170  2.700000  2.411765  2.551020 
dram[4]:  1.898305  2.113208  2.236364  2.301887  2.461539  2.186441  2.415094  2.666667  2.632653  2.666667  3.200000  2.560000  2.812500  2.647059  2.280702  2.372549 
dram[5]:  2.333333  2.382979  2.520833  2.420000  2.285714  2.666667  2.687500  2.653061  2.529412  2.345454  2.687500  3.071429  2.500000  2.893617  2.795455  2.346154 
dram[6]:  2.545455  2.113208  2.392157  2.326923  2.480769  2.452830  3.459460  3.000000  2.529412  3.095238  2.804348  2.844445  3.000000  2.686275  2.372549  2.750000 
dram[7]:  2.196079  2.153846  2.688889  2.574468  3.047619  2.844445  2.844445  2.888889  2.931818  2.687500  2.560000  2.909091  2.250000  2.509091  2.750000  2.352941 
dram[8]:  2.074074  2.196079  2.326923  2.346154  2.245614  2.723404  2.509804  2.723404  3.046512  3.555556  2.321429  2.723404  2.362069  3.317073  2.500000  2.813953 
dram[9]:  2.604651  2.240000  2.440000  2.140351  2.452830  2.433962  2.687500  2.787234  2.687500  2.580000  3.071429  3.225000  2.666667  2.537037  2.574468  2.400000 
dram[10]:  2.545455  2.074074  2.160714  2.688889  2.954545  2.529412  3.047619  2.673469  3.000000  2.509804  2.666667  2.976744  2.660377  3.022222  2.500000  2.608696 
average row locality = 22148/8555 = 2.588895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[1]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[2]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[3]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[4]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       118       117 
dram[5]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[6]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[7]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       116       116 
dram[8]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[9]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[10]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
total reads: 19976
bank skew: 120/112 = 1.07
chip skew: 1817/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:      32154     32402     18596     18461      6735      6554      6680      6415      6675      6791      7308      7299     10222      9549     14453     13882
dram[1]:      32076     31122     18082     18173      6546      6499      6318      6419      6415      6178      7077      7347      9929      9989     13556     13694
dram[2]:      32636     31759     18661     17758      6562      6465      6518      6446      6597      6157      6951      7019     10084      9913     13755     13759
dram[3]:      31594     31638     16509     17044      6790      6175      6434      6459      6331      6527      7149      7054      9844      9906     13151     13314
dram[4]:      31689     31622     16584     16469      6421      6298      6331      6393      6310      6260      7315      6997     10088     10028     27373     13472
dram[5]:      32383     31827     17402     17015      6463      6616      6327      6285      6558      6478      7261      7029     10233     10155     13630     13557
dram[6]:      31898     31356     16478     16815      6523      6062      6460      6176      6414      6244      7039      7211      9648      9424     13470     13157
dram[7]:      32061     32406     16827     17811      6593      6744      6520      6774      5995      6611      7068      7467     10053      9813     13844     13614
dram[8]:      32068     31816     17109     17111      6638      6775      6619      6733      6258      6402      7088      7346     10175     10506     13525     14151
dram[9]:      31336     31841     16778     16910      6356      6379      6250      6376      6554      6355      7127      7464     10336     10092     13645     13759
dram[10]:      31384     32579     16595     17093      6135      6335      6499      6266      5994      6551      7185      7234      9953     10506     13787     13978
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473331 n_act=760 n_pre=744 n_req=2010 n_rd=7268 n_write=193 bw_util=0.03094
n_activity=34662 dram_eff=0.4305
bk0: 452a 476353i bk1: 448a 476391i bk2: 448a 476843i bk3: 448a 477365i bk4: 448a 477036i bk5: 448a 476299i bk6: 448a 476633i bk7: 448a 476603i bk8: 448a 476950i bk9: 448a 476882i bk10: 448a 477334i bk11: 448a 477361i bk12: 476a 477133i bk13: 476a 476672i bk14: 468a 476995i bk15: 468a 476349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329829
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473330 n_act=759 n_pre=743 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03095
n_activity=35036 dram_eff=0.4261
bk0: 448a 477334i bk1: 448a 477356i bk2: 448a 477758i bk3: 448a 477348i bk4: 448a 477134i bk5: 448a 476913i bk6: 448a 476543i bk7: 448a 476594i bk8: 448a 476949i bk9: 448a 476814i bk10: 448a 476513i bk11: 448a 477086i bk12: 476a 476681i bk13: 476a 476997i bk14: 468a 477531i bk15: 468a 476800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473269 n_act=793 n_pre=777 n_req=2009 n_rd=7264 n_write=193 bw_util=0.03092
n_activity=35397 dram_eff=0.4213
bk0: 448a 477320i bk1: 448a 476761i bk2: 448a 477087i bk3: 448a 477779i bk4: 448a 477176i bk5: 448a 476741i bk6: 448a 476645i bk7: 448a 477090i bk8: 448a 476781i bk9: 448a 477527i bk10: 448a 477353i bk11: 448a 477055i bk12: 476a 477051i bk13: 476a 476638i bk14: 468a 477241i bk15: 468a 477065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273824
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473302 n_act=773 n_pre=757 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03095
n_activity=34914 dram_eff=0.4276
bk0: 448a 477216i bk1: 448a 477209i bk2: 448a 477485i bk3: 448a 477635i bk4: 448a 477229i bk5: 448a 477898i bk6: 448a 477574i bk7: 448a 477503i bk8: 448a 477250i bk9: 448a 477146i bk10: 448a 477160i bk11: 448a 477690i bk12: 476a 477241i bk13: 476a 476914i bk14: 468a 476762i bk15: 468a 476586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473193 n_act=826 n_pre=810 n_req=2016 n_rd=7268 n_write=199 bw_util=0.03096
n_activity=36526 dram_eff=0.4089
bk0: 448a 476851i bk1: 448a 477053i bk2: 448a 477697i bk3: 448a 477808i bk4: 448a 478016i bk5: 448a 477766i bk6: 448a 477362i bk7: 448a 477341i bk8: 448a 477112i bk9: 448a 476980i bk10: 448a 477474i bk11: 448a 476642i bk12: 476a 476987i bk13: 476a 476796i bk14: 472a 477289i bk15: 468a 476633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473277 n_act=787 n_pre=771 n_req=2013 n_rd=7264 n_write=197 bw_util=0.03094
n_activity=35738 dram_eff=0.4175
bk0: 448a 476756i bk1: 448a 477082i bk2: 448a 477432i bk3: 448a 477574i bk4: 448a 478048i bk5: 448a 477384i bk6: 448a 477851i bk7: 448a 477656i bk8: 448a 477385i bk9: 448a 477197i bk10: 448a 478249i bk11: 448a 477835i bk12: 476a 477459i bk13: 476a 477256i bk14: 468a 477149i bk15: 468a 476645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473326 n_act=761 n_pre=745 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03095
n_activity=35486 dram_eff=0.4207
bk0: 448a 477645i bk1: 448a 476780i bk2: 448a 477757i bk3: 448a 477389i bk4: 448a 477370i bk5: 448a 477464i bk6: 448a 477356i bk7: 448a 476979i bk8: 448a 477056i bk9: 448a 476842i bk10: 448a 477081i bk11: 448a 476518i bk12: 476a 476555i bk13: 476a 476449i bk14: 468a 476896i bk15: 468a 476594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29141
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473326 n_act=768 n_pre=752 n_req=2008 n_rd=7256 n_write=194 bw_util=0.03089
n_activity=35342 dram_eff=0.4216
bk0: 448a 477366i bk1: 448a 476826i bk2: 448a 478262i bk3: 448a 477377i bk4: 448a 477411i bk5: 448a 477139i bk6: 448a 476704i bk7: 448a 476821i bk8: 448a 477202i bk9: 448a 477166i bk10: 448a 477194i bk11: 448a 477303i bk12: 476a 476740i bk13: 476a 477140i bk14: 464a 477439i bk15: 464a 476917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318672
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473288 n_act=783 n_pre=767 n_req=2010 n_rd=7264 n_write=194 bw_util=0.03093
n_activity=35956 dram_eff=0.4148
bk0: 448a 477134i bk1: 448a 477164i bk2: 448a 477803i bk3: 448a 478022i bk4: 448a 477160i bk5: 448a 477554i bk6: 448a 477292i bk7: 448a 477562i bk8: 448a 477454i bk9: 448a 477577i bk10: 448a 477150i bk11: 448a 477351i bk12: 480a 476842i bk13: 480a 477011i bk14: 464a 477292i bk15: 464a 477027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285683
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473281 n_act=783 n_pre=767 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03096
n_activity=35714 dram_eff=0.418
bk0: 448a 477051i bk1: 448a 477015i bk2: 448a 477574i bk3: 448a 477205i bk4: 448a 476482i bk5: 448a 477196i bk6: 448a 477276i bk7: 448a 476587i bk8: 448a 476982i bk9: 448a 477203i bk10: 448a 477342i bk11: 448a 477031i bk12: 480a 477025i bk13: 480a 476230i bk14: 464a 477036i bk15: 464a 476400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328684
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=482296 n_nop=473321 n_act=763 n_pre=747 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03096
n_activity=35342 dram_eff=0.4224
bk0: 448a 477360i bk1: 448a 477060i bk2: 448a 477152i bk3: 448a 477365i bk4: 448a 477391i bk5: 448a 477110i bk6: 448a 477202i bk7: 448a 477730i bk8: 448a 477751i bk9: 448a 477449i bk10: 448a 477812i bk11: 448a 477595i bk12: 480a 477041i bk13: 480a 477510i bk14: 464a 477376i bk15: 464a 476588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268839

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53798, Miss = 909, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 53461, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 53136, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 53389, Miss = 908, Miss_rate = 0.017, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 53169, Miss = 908, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 52521, Miss = 908, Miss_rate = 0.017, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 52833, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 60656, Miss = 909, Miss_rate = 0.015, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 52625, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 52593, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 52489, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 52680, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 52475, Miss = 907, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 53039, Miss = 907, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 52981, Miss = 908, Miss_rate = 0.017, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[17]: Access = 52980, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 52613, Miss = 908, Miss_rate = 0.017, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 52945, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 52800, Miss = 908, Miss_rate = 0.017, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 52903, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 2982
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.289
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.2563
	minimum = 6
	maximum = 500
Network latency average = 27.6784
	minimum = 6
	maximum = 332
Slowest packet = 2337417
Flit latency average = 32.3913
	minimum = 6
	maximum = 331
Slowest flit = 4024925
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0482132
	minimum = 0.0345508 (at node 2)
	maximum = 0.220632 (at node 36)
Accepted packet rate average = 0.0482132
	minimum = 0.0345508 (at node 2)
	maximum = 0.220632 (at node 36)
Injected flit rate average = 0.0723198
	minimum = 0.053307 (at node 2)
	maximum = 0.243337 (at node 36)
Accepted flit rate average= 0.0723198
	minimum = 0.0503455 (at node 2)
	maximum = 0.418559 (at node 36)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.0622 (16 samples)
	minimum = 6 (16 samples)
	maximum = 394 (16 samples)
Network latency average = 25.1174 (16 samples)
	minimum = 6 (16 samples)
	maximum = 295.25 (16 samples)
Flit latency average = 26.119 (16 samples)
	minimum = 6 (16 samples)
	maximum = 294.625 (16 samples)
Fragmentation average = 0.010768 (16 samples)
	minimum = 0 (16 samples)
	maximum = 117.562 (16 samples)
Injected packet rate average = 0.051018 (16 samples)
	minimum = 0.0376707 (16 samples)
	maximum = 0.132939 (16 samples)
Accepted packet rate average = 0.051018 (16 samples)
	minimum = 0.0376707 (16 samples)
	maximum = 0.132939 (16 samples)
Injected flit rate average = 0.0820719 (16 samples)
	minimum = 0.0483251 (16 samples)
	maximum = 0.186519 (16 samples)
Accepted flit rate average = 0.0820719 (16 samples)
	minimum = 0.0597118 (16 samples)
	maximum = 0.254986 (16 samples)
Injected packet size average = 1.60868 (16 samples)
Accepted packet size average = 1.60868 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 23 sec (4223 sec)
gpgpu_simulation_rate = 6343 (inst/sec)
gpgpu_simulation_rate = 983 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 4943
gpu_sim_insn = 1288129
gpu_ipc =     260.5966
gpu_tot_sim_cycle = 4384787
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.4032
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 955244
gpu_stall_icnt2sh    = 2976835
partiton_reqs_in_parallel = 108746
partiton_reqs_in_parallel_total    = 4759278
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.1102
partiton_reqs_in_parallel_util = 108746
partiton_reqs_in_parallel_util_total    = 4759278
gpu_sim_cycle_parition_util = 4943
gpu_tot_sim_cycle_parition_util    = 258263
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.4951
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     168.1874 GB/Sec
L2_BW_total  =      25.5309 GB/Sec
gpu_total_sim_rate=6523

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1890, 2152, 2220, 1977, 2337, 2080, 1976, 2024, 1908, 1819, 1856, 1881, 2399, 1912, 1942, 2319, 1217, 1644, 1497, 1385, 1827, 1700, 1215, 1273, 1158, 1294, 987, 1371, 1221, 1215, 1535, 1342, 1518, 1354, 1403, 1482, 1131, 1313, 1610, 1534, 1241, 1459, 1342, 1231, 1371, 1106, 1288, 1339, 1246, 1118, 1411, 1448, 1460, 1463, 1337, 1266, 1080, 1269, 1311, 1141, 1613, 1064, 1278, 1155, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3998703
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3993817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5907063	W0_Idle:1273899	W0_Scoreboard:3120217	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 228 
max_icnt2mem_latency = 510 
max_icnt2sh_latency = 4383935 
mrq_lat_table:15059 	311 	492 	1028 	926 	1077 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	854526 	322591 	3529 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	142613 	35311 	426140 	265484 	120786 	170297 	20444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	160907 	238898 	450998 	34188 	638 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	723 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	468 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:     25649     21809     40065     23513     18725     20015     23592     16525     23028     20821     23365     23300     35824     17645     20757     21152 
dram[1]:     26250     22875     51834     22579     28334     19918     14253     24912     15713     18523     23243     15599     23602     13774     36397     33908 
dram[2]:     18938     20471     38559     20894     16274     19406     17827     15689     12766     14339     14863     15879     33287     24494     18789     23013 
dram[3]:     18130     17938     26699     24898     37594     17674     19528     19364     30921     29672     21959     25615     17982     19584     22255     24014 
dram[4]:     30317     13081     22848     29037     16482     14435     16978     30354     20881     12961     21683     18750     21626     18661     16946     18729 
dram[5]:     18823     21557     22609     26688     18086     21905     16823     15443     28354     14649     24599     23553     17199     22237     34167     18530 
dram[6]:     21771     20727     24212     31000     24171     17689     16390     11659     15773     31118     14913     12739     16492     31484     17603     16963 
dram[7]:     25002     22320     15867     24242     36009     15256     18717     16502     21154     13792     15656     18709     19465     19500     19128     18655 
dram[8]:     15983     21600     18610     16864     19989     37988     22256     20720     22026     16592     19723     35312     14093     21539     28687     32177 
dram[9]:     22237     22491     19373     20567     15369     19772     18778     18410     21989     20838     15729     26260     18025     17302     32199     16465 
dram[10]:     21997     19496     16611     32035     17961     22353     23534     16000     23233     16633     17900     19144     21823     18049     20213     19740 
average row accesses per activate:
dram[0]:  2.054545  2.604651  2.400000  2.608696  2.529412  2.560000  3.486486  3.047619  2.415094  2.804348  2.723404  2.509804  2.854167  2.537037  3.050000  2.652174 
dram[1]:  2.434783  2.434783  3.050000  2.750000  2.480769  2.560000  2.844445  2.744681  2.866667  3.023256  2.954545  2.461539  2.472727  2.833333  2.480000  2.346154 
dram[2]:  2.240000  2.113208  2.181818  2.772727  2.723404  2.580000  2.509804  2.866667  2.666667  2.433962  2.632653  2.529412  2.647059  2.700000  2.975610  2.218182 
dram[3]:  2.196079  2.488889  2.259259  2.813953  2.509804  2.888889  2.844445  2.909091  2.500000  2.804348  2.909091  2.600000  2.547170  2.700000  2.411765  2.551020 
dram[4]:  1.898305  2.113208  2.236364  2.301887  2.461539  2.186441  2.415094  2.666667  2.632653  2.666667  3.200000  2.560000  2.812500  2.647059  2.280702  2.372549 
dram[5]:  2.333333  2.382979  2.520833  2.420000  2.285714  2.666667  2.687500  2.653061  2.529412  2.345454  2.687500  3.071429  2.500000  2.893617  2.795455  2.346154 
dram[6]:  2.545455  2.113208  2.392157  2.326923  2.480769  2.452830  3.459460  3.000000  2.529412  3.095238  2.804348  2.844445  3.000000  2.686275  2.372549  2.750000 
dram[7]:  2.196079  2.153846  2.688889  2.574468  3.047619  2.844445  2.844445  2.888889  2.931818  2.687500  2.560000  2.909091  2.250000  2.509091  2.750000  2.352941 
dram[8]:  2.074074  2.196079  2.326923  2.346154  2.245614  2.723404  2.509804  2.723404  3.046512  3.555556  2.321429  2.723404  2.362069  3.317073  2.500000  2.813953 
dram[9]:  2.604651  2.240000  2.440000  2.140351  2.452830  2.433962  2.687500  2.787234  2.687500  2.580000  3.071429  3.225000  2.666667  2.537037  2.574468  2.400000 
dram[10]:  2.545455  2.074074  2.160714  2.688889  2.954545  2.529412  3.047619  2.673469  3.000000  2.509804  2.666667  2.976744  2.660377  3.022222  2.500000  2.608696 
average row locality = 22148/8555 = 2.588895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[1]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[2]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[3]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[4]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       118       117 
dram[5]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[6]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[7]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       116       116 
dram[8]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[9]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[10]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
total reads: 19976
bank skew: 120/112 = 1.07
chip skew: 1817/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:      32262     32501     18670     18519      6750      6572      6707      6429      6699      6814      7397      7401     10291      9615     14467     13900
dram[1]:      32167     31231     18139     18245      6573      6520      6335      6445      6432      6194      7165      7438      9994     10051     13581     13726
dram[2]:      32735     31867     18703     17823      6587      6492      6539      6465      6617      6189      7048      7120     10143      9972     13782     13790
dram[3]:      31711     31752     16558     17100      6807      6198      6444      6488      6342      6545      7246      7147      9913      9967     13170     13349
dram[4]:      31792     31745     16647     16527      6448      6329      6367      6414      6341      6272      7398      7094     10155     10090     27406     13496
dram[5]:      32481     31951     17444     17067      6486      6624      6364      6302      6581      6499      7366      7144     10306     10213     13662     13593
dram[6]:      32024     31462     16540     16881      6532      6072      6478      6189      6434      6277      7153      7329      9723      9495     13501     13182
dram[7]:      32179     32521     16901     17866      6604      6766      6552      6801      6013      6630      7162      7572     10119      9891     13871     13631
dram[8]:      32174     31928     17161     17152      6650      6800      6639      6757      6276      6419      7188      7443     10240     10573     13547     14177
dram[9]:      31420     31946     16831     16973      6384      6399      6272      6408      6582      6377      7224      7565     10389     10158     13672     13786
dram[10]:      31485     32687     16667     17137      6156      6364      6514      6283      6005      6576      7289      7335     10009     10570     13816     14016
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482508 n_act=760 n_pre=744 n_req=2010 n_rd=7268 n_write=193 bw_util=0.03036
n_activity=34662 dram_eff=0.4305
bk0: 452a 485530i bk1: 448a 485568i bk2: 448a 486020i bk3: 448a 486542i bk4: 448a 486213i bk5: 448a 485476i bk6: 448a 485810i bk7: 448a 485780i bk8: 448a 486127i bk9: 448a 486059i bk10: 448a 486511i bk11: 448a 486538i bk12: 476a 486310i bk13: 476a 485849i bk14: 468a 486172i bk15: 468a 485526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482507 n_act=759 n_pre=743 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03037
n_activity=35036 dram_eff=0.4261
bk0: 448a 486511i bk1: 448a 486533i bk2: 448a 486935i bk3: 448a 486525i bk4: 448a 486311i bk5: 448a 486090i bk6: 448a 485720i bk7: 448a 485771i bk8: 448a 486126i bk9: 448a 485991i bk10: 448a 485690i bk11: 448a 486263i bk12: 476a 485858i bk13: 476a 486174i bk14: 468a 486708i bk15: 468a 485977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482446 n_act=793 n_pre=777 n_req=2009 n_rd=7264 n_write=193 bw_util=0.03035
n_activity=35397 dram_eff=0.4213
bk0: 448a 486497i bk1: 448a 485938i bk2: 448a 486264i bk3: 448a 486956i bk4: 448a 486353i bk5: 448a 485918i bk6: 448a 485822i bk7: 448a 486267i bk8: 448a 485958i bk9: 448a 486704i bk10: 448a 486530i bk11: 448a 486232i bk12: 476a 486228i bk13: 476a 485815i bk14: 468a 486418i bk15: 468a 486242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268711
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482479 n_act=773 n_pre=757 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03037
n_activity=34914 dram_eff=0.4276
bk0: 448a 486393i bk1: 448a 486386i bk2: 448a 486662i bk3: 448a 486812i bk4: 448a 486406i bk5: 448a 487075i bk6: 448a 486751i bk7: 448a 486680i bk8: 448a 486427i bk9: 448a 486323i bk10: 448a 486337i bk11: 448a 486867i bk12: 476a 486418i bk13: 476a 486091i bk14: 468a 485939i bk15: 468a 485763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482370 n_act=826 n_pre=810 n_req=2016 n_rd=7268 n_write=199 bw_util=0.03039
n_activity=36526 dram_eff=0.4089
bk0: 448a 486028i bk1: 448a 486230i bk2: 448a 486874i bk3: 448a 486985i bk4: 448a 487193i bk5: 448a 486943i bk6: 448a 486539i bk7: 448a 486518i bk8: 448a 486289i bk9: 448a 486157i bk10: 448a 486651i bk11: 448a 485819i bk12: 476a 486164i bk13: 476a 485973i bk14: 472a 486466i bk15: 468a 485810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482454 n_act=787 n_pre=771 n_req=2013 n_rd=7264 n_write=197 bw_util=0.03036
n_activity=35738 dram_eff=0.4175
bk0: 448a 485933i bk1: 448a 486259i bk2: 448a 486609i bk3: 448a 486751i bk4: 448a 487225i bk5: 448a 486561i bk6: 448a 487028i bk7: 448a 486833i bk8: 448a 486562i bk9: 448a 486374i bk10: 448a 487426i bk11: 448a 487012i bk12: 476a 486636i bk13: 476a 486433i bk14: 468a 486326i bk15: 468a 485822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31233
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482503 n_act=761 n_pre=745 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03037
n_activity=35486 dram_eff=0.4207
bk0: 448a 486822i bk1: 448a 485957i bk2: 448a 486934i bk3: 448a 486566i bk4: 448a 486547i bk5: 448a 486641i bk6: 448a 486533i bk7: 448a 486156i bk8: 448a 486233i bk9: 448a 486019i bk10: 448a 486258i bk11: 448a 485695i bk12: 476a 485732i bk13: 476a 485626i bk14: 468a 486073i bk15: 468a 485771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285969
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482503 n_act=768 n_pre=752 n_req=2008 n_rd=7256 n_write=194 bw_util=0.03032
n_activity=35342 dram_eff=0.4216
bk0: 448a 486543i bk1: 448a 486003i bk2: 448a 487439i bk3: 448a 486554i bk4: 448a 486588i bk5: 448a 486316i bk6: 448a 485881i bk7: 448a 485998i bk8: 448a 486379i bk9: 448a 486343i bk10: 448a 486371i bk11: 448a 486480i bk12: 476a 485917i bk13: 476a 486317i bk14: 464a 486616i bk15: 464a 486094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312721
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482465 n_act=783 n_pre=767 n_req=2010 n_rd=7264 n_write=194 bw_util=0.03035
n_activity=35956 dram_eff=0.4148
bk0: 448a 486311i bk1: 448a 486341i bk2: 448a 486980i bk3: 448a 487199i bk4: 448a 486337i bk5: 448a 486731i bk6: 448a 486469i bk7: 448a 486739i bk8: 448a 486631i bk9: 448a 486754i bk10: 448a 486327i bk11: 448a 486528i bk12: 480a 486019i bk13: 480a 486188i bk14: 464a 486469i bk15: 464a 486204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280349
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482458 n_act=783 n_pre=767 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03038
n_activity=35714 dram_eff=0.418
bk0: 448a 486228i bk1: 448a 486192i bk2: 448a 486751i bk3: 448a 486382i bk4: 448a 485659i bk5: 448a 486373i bk6: 448a 486453i bk7: 448a 485764i bk8: 448a 486159i bk9: 448a 486380i bk10: 448a 486519i bk11: 448a 486208i bk12: 480a 486202i bk13: 480a 485407i bk14: 464a 486213i bk15: 464a 485577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491473 n_nop=482498 n_act=763 n_pre=747 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03038
n_activity=35342 dram_eff=0.4224
bk0: 448a 486537i bk1: 448a 486237i bk2: 448a 486329i bk3: 448a 486542i bk4: 448a 486568i bk5: 448a 486287i bk6: 448a 486379i bk7: 448a 486907i bk8: 448a 486928i bk9: 448a 486626i bk10: 448a 486989i bk11: 448a 486772i bk12: 480a 486218i bk13: 480a 486687i bk14: 464a 486553i bk15: 464a 485765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54197, Miss = 909, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 53836, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 53523, Miss = 908, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 53541, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 53757, Miss = 908, Miss_rate = 0.017, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 53586, Miss = 908, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 52888, Miss = 908, Miss_rate = 0.017, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 53240, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 61077, Miss = 909, Miss_rate = 0.015, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 53027, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 53484, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 53000, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 52921, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 53098, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 52889, Miss = 907, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 53456, Miss = 907, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 53357, Miss = 908, Miss_rate = 0.017, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[17]: Access = 53366, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 52987, Miss = 908, Miss_rate = 0.017, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 53357, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 53188, Miss = 908, Miss_rate = 0.017, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 2982
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.285
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.46916
	minimum = 6
	maximum = 30
Network latency average = 7.46135
	minimum = 6
	maximum = 25
Slowest packet = 2349177
Flit latency average = 7.05914
	minimum = 6
	maximum = 24
Slowest flit = 4047031
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0354958
	minimum = 0.0241805 (at node 11)
	maximum = 0.043707 (at node 40)
Accepted packet rate average = 0.0354958
	minimum = 0.0241805 (at node 11)
	maximum = 0.043707 (at node 40)
Injected flit rate average = 0.0541238
	minimum = 0.0261028 (at node 11)
	maximum = 0.0875152 (at node 40)
Accepted flit rate average= 0.0541238
	minimum = 0.0396601 (at node 32)
	maximum = 0.0825577 (at node 1)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.9685 (17 samples)
	minimum = 6 (17 samples)
	maximum = 372.588 (17 samples)
Network latency average = 24.0788 (17 samples)
	minimum = 6 (17 samples)
	maximum = 279.353 (17 samples)
Flit latency average = 24.9979 (17 samples)
	minimum = 6 (17 samples)
	maximum = 278.706 (17 samples)
Fragmentation average = 0.0101346 (17 samples)
	minimum = 0 (17 samples)
	maximum = 110.647 (17 samples)
Injected packet rate average = 0.050105 (17 samples)
	minimum = 0.0368772 (17 samples)
	maximum = 0.12769 (17 samples)
Accepted packet rate average = 0.050105 (17 samples)
	minimum = 0.0368772 (17 samples)
	maximum = 0.12769 (17 samples)
Injected flit rate average = 0.0804279 (17 samples)
	minimum = 0.0470179 (17 samples)
	maximum = 0.180695 (17 samples)
Accepted flit rate average = 0.0804279 (17 samples)
	minimum = 0.0585323 (17 samples)
	maximum = 0.244843 (17 samples)
Injected packet size average = 1.60519 (17 samples)
Accepted packet size average = 1.60519 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 44 sec (4304 sec)
gpgpu_simulation_rate = 6523 (inst/sec)
gpgpu_simulation_rate = 1018 (cycle/sec)
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1094
gpu_sim_insn = 1114172
gpu_ipc =    1018.4388
gpu_tot_sim_cycle = 4608031
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.3348
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 955244
gpu_stall_icnt2sh    = 2976850
partiton_reqs_in_parallel = 24068
partiton_reqs_in_parallel_total    = 4868024
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0616
partiton_reqs_in_parallel_util = 24068
partiton_reqs_in_parallel_util_total    = 4868024
gpu_sim_cycle_parition_util = 1094
gpu_tot_sim_cycle_parition_util    = 263206
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.5096
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.5178 GB/Sec
L2_BW_total  =      24.3366 GB/Sec
gpu_total_sim_rate=6725

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1271588
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1932, 2194, 2262, 2019, 2379, 2122, 2018, 2066, 1950, 1861, 1898, 1923, 2441, 1954, 1984, 2361, 1238, 1665, 1518, 1406, 1848, 1721, 1236, 1294, 1179, 1315, 1008, 1392, 1242, 1236, 1556, 1363, 1539, 1375, 1424, 1503, 1152, 1334, 1631, 1555, 1262, 1480, 1363, 1252, 1392, 1127, 1309, 1360, 1267, 1139, 1432, 1469, 1481, 1484, 1358, 1287, 1101, 1290, 1332, 1162, 1634, 1085, 1299, 1176, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3998703
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3993817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5911392	W0_Idle:1277580	W0_Scoreboard:3131753	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 228 
max_icnt2mem_latency = 510 
max_icnt2sh_latency = 4608030 
mrq_lat_table:15059 	311 	492 	1028 	926 	1077 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	856598 	322591 	3529 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	144625 	35371 	426140 	265484 	120786 	170297 	20444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162664 	239178 	451009 	34188 	638 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	747 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	471 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:     25649     21809     40065     23513     18725     20015     23592     16525     23028     20821     23365     23300     35824     17645     20757     21152 
dram[1]:     26250     22875     51834     22579     28334     19918     14253     24912     15713     18523     23243     15599     23602     13774     36397     33908 
dram[2]:     18938     20471     38559     20894     16274     19406     17827     15689     12766     14339     14863     15879     33287     24494     18789     23013 
dram[3]:     18130     17938     26699     24898     37594     17674     19528     19364     30921     29672     21959     25615     17982     19584     22255     24014 
dram[4]:     30317     13081     22848     29037     16482     14435     16978     30354     20881     12961     21683     18750     21626     18661     16946     18729 
dram[5]:     18823     21557     22609     26688     18086     21905     16823     15443     28354     14649     24599     23553     17199     22237     34167     18530 
dram[6]:     21771     20727     24212     31000     24171     17689     16390     11659     15773     31118     14913     12739     16492     31484     17603     16963 
dram[7]:     25002     22320     15867     24242     36009     15256     18717     16502     21154     13792     15656     18709     19465     19500     19128     18655 
dram[8]:     15983     21600     18610     16864     19989     37988     22256     20720     22026     16592     19723     35312     14093     21539     28687     32177 
dram[9]:     22237     22491     19373     20567     15369     19772     18778     18410     21989     20838     15729     26260     18025     17302     32199     16465 
dram[10]:     21997     19496     16611     32035     17961     22353     23534     16000     23233     16633     17900     19144     21823     18049     20213     19740 
average row accesses per activate:
dram[0]:  2.054545  2.604651  2.400000  2.608696  2.529412  2.560000  3.486486  3.047619  2.415094  2.804348  2.723404  2.509804  2.854167  2.537037  3.050000  2.652174 
dram[1]:  2.434783  2.434783  3.050000  2.750000  2.480769  2.560000  2.844445  2.744681  2.866667  3.023256  2.954545  2.461539  2.472727  2.833333  2.480000  2.346154 
dram[2]:  2.240000  2.113208  2.181818  2.772727  2.723404  2.580000  2.509804  2.866667  2.666667  2.433962  2.632653  2.529412  2.647059  2.700000  2.975610  2.218182 
dram[3]:  2.196079  2.488889  2.259259  2.813953  2.509804  2.888889  2.844445  2.909091  2.500000  2.804348  2.909091  2.600000  2.547170  2.700000  2.411765  2.551020 
dram[4]:  1.898305  2.113208  2.236364  2.301887  2.461539  2.186441  2.415094  2.666667  2.632653  2.666667  3.200000  2.560000  2.812500  2.647059  2.280702  2.372549 
dram[5]:  2.333333  2.382979  2.520833  2.420000  2.285714  2.666667  2.687500  2.653061  2.529412  2.345454  2.687500  3.071429  2.500000  2.893617  2.795455  2.346154 
dram[6]:  2.545455  2.113208  2.392157  2.326923  2.480769  2.452830  3.459460  3.000000  2.529412  3.095238  2.804348  2.844445  3.000000  2.686275  2.372549  2.750000 
dram[7]:  2.196079  2.153846  2.688889  2.574468  3.047619  2.844445  2.844445  2.888889  2.931818  2.687500  2.560000  2.909091  2.250000  2.509091  2.750000  2.352941 
dram[8]:  2.074074  2.196079  2.326923  2.346154  2.245614  2.723404  2.509804  2.723404  3.046512  3.555556  2.321429  2.723404  2.362069  3.317073  2.500000  2.813953 
dram[9]:  2.604651  2.240000  2.440000  2.140351  2.452830  2.433962  2.687500  2.787234  2.687500  2.580000  3.071429  3.225000  2.666667  2.537037  2.574468  2.400000 
dram[10]:  2.545455  2.074074  2.160714  2.688889  2.954545  2.529412  3.047619  2.673469  3.000000  2.509804  2.666667  2.976744  2.660377  3.022222  2.500000  2.608696 
average row locality = 22148/8555 = 2.588895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[1]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[2]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[3]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[4]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       118       117 
dram[5]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[6]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[7]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       116       116 
dram[8]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[9]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[10]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
total reads: 19976
bank skew: 120/112 = 1.07
chip skew: 1817/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:      32263     32503     18670     18519      6750      6572      6707      6429      6699      6814      7397      7401     10318      9642     14536     13970
dram[1]:      32167     31231     18139     18245      6573      6520      6335      6445      6432      6194      7165      7438     10023     10080     13648     13795
dram[2]:      32735     31867     18703     17823      6587      6492      6539      6465      6617      6189      7048      7120     10171     10001     13851     13859
dram[3]:      31711     31752     16558     17100      6807      6198      6444      6488      6342      6545      7246      7147      9940      9995     13240     13418
dram[4]:      31792     31745     16647     16527      6448      6329      6367      6414      6341      6272      7398      7094     10183     10117     27478     13567
dram[5]:      32481     31952     17444     17067      6486      6624      6364      6302      6581      6499      7367      7145     10333     10240     13730     13662
dram[6]:      32024     31462     16541     16881      6532      6072      6478      6189      6434      6277      7153      7329      9750      9522     13571     13252
dram[7]:      32179     32521     16902     17867      6604      6766      6552      6801      6013      6630      7162      7572     10147      9918     13941     13701
dram[8]:      32174     31928     17161     17152      6650      6800      6639      6757      6276      6419      7188      7443     10272     10605     13617     14247
dram[9]:      31420     31946     16831     16973      6384      6399      6272      6408      6582      6377      7224      7565     10420     10188     13741     13856
dram[10]:      31485     32687     16667     17137      6156      6364      6514      6283      6005      6576      7289      7336     10039     10601     13886     14087
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484538 n_act=760 n_pre=744 n_req=2010 n_rd=7268 n_write=193 bw_util=0.03024
n_activity=34662 dram_eff=0.4305
bk0: 452a 487560i bk1: 448a 487598i bk2: 448a 488050i bk3: 448a 488572i bk4: 448a 488243i bk5: 448a 487506i bk6: 448a 487840i bk7: 448a 487810i bk8: 448a 488157i bk9: 448a 488089i bk10: 448a 488541i bk11: 448a 488568i bk12: 476a 488340i bk13: 476a 487879i bk14: 468a 488202i bk15: 468a 487556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484537 n_act=759 n_pre=743 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03025
n_activity=35036 dram_eff=0.4261
bk0: 448a 488541i bk1: 448a 488563i bk2: 448a 488965i bk3: 448a 488555i bk4: 448a 488341i bk5: 448a 488120i bk6: 448a 487750i bk7: 448a 487801i bk8: 448a 488156i bk9: 448a 488021i bk10: 448a 487720i bk11: 448a 488293i bk12: 476a 487888i bk13: 476a 488204i bk14: 468a 488738i bk15: 468a 488007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310187
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484476 n_act=793 n_pre=777 n_req=2009 n_rd=7264 n_write=193 bw_util=0.03022
n_activity=35397 dram_eff=0.4213
bk0: 448a 488527i bk1: 448a 487968i bk2: 448a 488294i bk3: 448a 488986i bk4: 448a 488383i bk5: 448a 487948i bk6: 448a 487852i bk7: 448a 488297i bk8: 448a 487988i bk9: 448a 488734i bk10: 448a 488560i bk11: 448a 488262i bk12: 476a 488258i bk13: 476a 487845i bk14: 468a 488448i bk15: 468a 488272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267605
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484509 n_act=773 n_pre=757 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03025
n_activity=34914 dram_eff=0.4276
bk0: 448a 488423i bk1: 448a 488416i bk2: 448a 488692i bk3: 448a 488842i bk4: 448a 488436i bk5: 448a 489105i bk6: 448a 488781i bk7: 448a 488710i bk8: 448a 488457i bk9: 448a 488353i bk10: 448a 488367i bk11: 448a 488897i bk12: 476a 488448i bk13: 476a 488121i bk14: 468a 487969i bk15: 468a 487793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261036
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484400 n_act=826 n_pre=810 n_req=2016 n_rd=7268 n_write=199 bw_util=0.03026
n_activity=36526 dram_eff=0.4089
bk0: 448a 488058i bk1: 448a 488260i bk2: 448a 488904i bk3: 448a 489015i bk4: 448a 489223i bk5: 448a 488973i bk6: 448a 488569i bk7: 448a 488548i bk8: 448a 488319i bk9: 448a 488187i bk10: 448a 488681i bk11: 448a 487849i bk12: 476a 488194i bk13: 476a 488003i bk14: 472a 488496i bk15: 468a 487840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484484 n_act=787 n_pre=771 n_req=2013 n_rd=7264 n_write=197 bw_util=0.03024
n_activity=35738 dram_eff=0.4175
bk0: 448a 487963i bk1: 448a 488289i bk2: 448a 488639i bk3: 448a 488781i bk4: 448a 489255i bk5: 448a 488591i bk6: 448a 489058i bk7: 448a 488863i bk8: 448a 488592i bk9: 448a 488404i bk10: 448a 489456i bk11: 448a 489042i bk12: 476a 488666i bk13: 476a 488463i bk14: 468a 488356i bk15: 468a 487852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311046
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484533 n_act=761 n_pre=745 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03025
n_activity=35486 dram_eff=0.4207
bk0: 448a 488852i bk1: 448a 487987i bk2: 448a 488964i bk3: 448a 488596i bk4: 448a 488577i bk5: 448a 488671i bk6: 448a 488563i bk7: 448a 488186i bk8: 448a 488263i bk9: 448a 488049i bk10: 448a 488288i bk11: 448a 487725i bk12: 476a 487762i bk13: 476a 487656i bk14: 468a 488103i bk15: 468a 487801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284793
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484533 n_act=768 n_pre=752 n_req=2008 n_rd=7256 n_write=194 bw_util=0.03019
n_activity=35342 dram_eff=0.4216
bk0: 448a 488573i bk1: 448a 488033i bk2: 448a 489469i bk3: 448a 488584i bk4: 448a 488618i bk5: 448a 488346i bk6: 448a 487911i bk7: 448a 488028i bk8: 448a 488409i bk9: 448a 488373i bk10: 448a 488401i bk11: 448a 488510i bk12: 476a 487947i bk13: 476a 488347i bk14: 464a 488646i bk15: 464a 488124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311435
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484495 n_act=783 n_pre=767 n_req=2010 n_rd=7264 n_write=194 bw_util=0.03022
n_activity=35956 dram_eff=0.4148
bk0: 448a 488341i bk1: 448a 488371i bk2: 448a 489010i bk3: 448a 489229i bk4: 448a 488367i bk5: 448a 488761i bk6: 448a 488499i bk7: 448a 488769i bk8: 448a 488661i bk9: 448a 488784i bk10: 448a 488357i bk11: 448a 488558i bk12: 480a 488049i bk13: 480a 488218i bk14: 464a 488499i bk15: 464a 488234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279196
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484488 n_act=783 n_pre=767 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03025
n_activity=35714 dram_eff=0.418
bk0: 448a 488258i bk1: 448a 488222i bk2: 448a 488781i bk3: 448a 488412i bk4: 448a 487689i bk5: 448a 488403i bk6: 448a 488483i bk7: 448a 487794i bk8: 448a 488189i bk9: 448a 488410i bk10: 448a 488549i bk11: 448a 488238i bk12: 480a 488232i bk13: 480a 487437i bk14: 464a 488243i bk15: 464a 487607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32122
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493503 n_nop=484528 n_act=763 n_pre=747 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03025
n_activity=35342 dram_eff=0.4224
bk0: 448a 488567i bk1: 448a 488267i bk2: 448a 488359i bk3: 448a 488572i bk4: 448a 488598i bk5: 448a 488317i bk6: 448a 488409i bk7: 448a 488937i bk8: 448a 488958i bk9: 448a 488656i bk10: 448a 489019i bk11: 448a 488802i bk12: 480a 488248i bk13: 480a 488717i bk14: 464a 488583i bk15: 464a 487795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54291, Miss = 909, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 53929, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 53616, Miss = 908, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 53634, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 53849, Miss = 908, Miss_rate = 0.017, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 53679, Miss = 908, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 52981, Miss = 908, Miss_rate = 0.017, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 53332, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 61176, Miss = 909, Miss_rate = 0.015, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 53120, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 53577, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 53094, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 53014, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 53190, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 52982, Miss = 907, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 53549, Miss = 907, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 53454, Miss = 908, Miss_rate = 0.017, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[17]: Access = 53463, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 53083, Miss = 908, Miss_rate = 0.017, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 53453, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 53284, Miss = 908, Miss_rate = 0.017, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 2982
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 867024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.284
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.34266
	minimum = 6
	maximum = 33
Network latency average = 8.21525
	minimum = 6
	maximum = 28
Slowest packet = 2362943
Flit latency average = 7.97603
	minimum = 6
	maximum = 27
Slowest flit = 4063099
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.037914
	minimum = 0.0292772 (at node 3)
	maximum = 0.0452882 (at node 36)
Accepted packet rate average = 0.037914
	minimum = 0.0292772 (at node 3)
	maximum = 0.0452882 (at node 36)
Injected flit rate average = 0.056871
	minimum = 0.0292772 (at node 3)
	maximum = 0.0882891 (at node 44)
Accepted flit rate average= 0.056871
	minimum = 0.042086 (at node 32)
	maximum = 0.0750229 (at node 4)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.1559 (18 samples)
	minimum = 6 (18 samples)
	maximum = 353.722 (18 samples)
Network latency average = 23.1975 (18 samples)
	minimum = 6 (18 samples)
	maximum = 265.389 (18 samples)
Flit latency average = 24.0522 (18 samples)
	minimum = 6 (18 samples)
	maximum = 264.722 (18 samples)
Fragmentation average = 0.00957153 (18 samples)
	minimum = 0 (18 samples)
	maximum = 104.5 (18 samples)
Injected packet rate average = 0.0494277 (18 samples)
	minimum = 0.036455 (18 samples)
	maximum = 0.123112 (18 samples)
Accepted packet rate average = 0.0494277 (18 samples)
	minimum = 0.036455 (18 samples)
	maximum = 0.123112 (18 samples)
Injected flit rate average = 0.0791191 (18 samples)
	minimum = 0.0460323 (18 samples)
	maximum = 0.175561 (18 samples)
Accepted flit rate average = 0.0791191 (18 samples)
	minimum = 0.0576186 (18 samples)
	maximum = 0.235408 (18 samples)
Injected packet size average = 1.6007 (18 samples)
Accepted packet size average = 1.6007 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 20 sec (4340 sec)
gpgpu_simulation_rate = 6725 (inst/sec)
gpgpu_simulation_rate = 1061 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2019
gpu_sim_insn = 1245371
gpu_ipc =     616.8257
gpu_tot_sim_cycle = 4837272
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.2920
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 955244
gpu_stall_icnt2sh    = 2976850
partiton_reqs_in_parallel = 44418
partiton_reqs_in_parallel_total    = 4892092
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0205
partiton_reqs_in_parallel_util = 44418
partiton_reqs_in_parallel_util_total    = 4892092
gpu_sim_cycle_parition_util = 2019
gpu_tot_sim_cycle_parition_util    = 264300
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.5361
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      97.6477 GB/Sec
L2_BW_total  =      23.2240 GB/Sec
gpu_total_sim_rate=6947

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1294220
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1978, 2240, 2308, 2065, 2425, 2168, 2064, 2112, 1996, 1962, 1944, 1969, 2487, 2000, 2030, 2407, 1261, 1688, 1541, 1429, 1871, 1744, 1259, 1317, 1202, 1338, 1031, 1415, 1265, 1259, 1579, 1386, 1562, 1398, 1447, 1526, 1175, 1357, 1654, 1578, 1285, 1503, 1386, 1275, 1415, 1150, 1332, 1383, 1290, 1162, 1455, 1492, 1504, 1507, 1381, 1310, 1124, 1313, 1355, 1185, 1657, 1108, 1322, 1199, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3998703
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3993817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5917431	W0_Idle:1284385	W0_Scoreboard:3144572	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 227 
max_icnt2mem_latency = 510 
max_icnt2sh_latency = 4836415 
mrq_lat_table:15059 	311 	492 	1028 	926 	1077 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	858678 	322591 	3529 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	146669 	35407 	426140 	265484 	120786 	170297 	20444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	164670 	239246 	451009 	34188 	638 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	753 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	476 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:     25649     21809     40065     23513     18725     20015     23592     16525     23028     20821     23365     23300     35824     17645     20757     21152 
dram[1]:     26250     22875     51834     22579     28334     19918     14253     24912     15713     18523     23243     15599     23602     13774     36397     33908 
dram[2]:     18938     20471     38559     20894     16274     19406     17827     15689     12766     14339     14863     15879     33287     24494     18789     23013 
dram[3]:     18130     17938     26699     24898     37594     17674     19528     19364     30921     29672     21959     25615     17982     19584     22255     24014 
dram[4]:     30317     13081     22848     29037     16482     14435     16978     30354     20881     12961     21683     18750     21626     18661     16946     18729 
dram[5]:     18823     21557     22609     26688     18086     21905     16823     15443     28354     14649     24599     23553     17199     22237     34167     18530 
dram[6]:     21771     20727     24212     31000     24171     17689     16390     11659     15773     31118     14913     12739     16492     31484     17603     16963 
dram[7]:     25002     22320     15867     24242     36009     15256     18717     16502     21154     13792     15656     18709     19465     19500     19128     18655 
dram[8]:     15983     21600     18610     16864     19989     37988     22256     20720     22026     16592     19723     35312     14093     21539     28687     32177 
dram[9]:     22237     22491     19373     20567     15369     19772     18778     18410     21989     20838     15729     26260     18025     17302     32199     16465 
dram[10]:     21997     19496     16611     32035     17961     22353     23534     16000     23233     16633     17900     19144     21823     18049     20213     19740 
average row accesses per activate:
dram[0]:  2.054545  2.604651  2.400000  2.608696  2.529412  2.560000  3.486486  3.047619  2.415094  2.804348  2.723404  2.509804  2.854167  2.537037  3.050000  2.652174 
dram[1]:  2.434783  2.434783  3.050000  2.750000  2.480769  2.560000  2.844445  2.744681  2.866667  3.023256  2.954545  2.461539  2.472727  2.833333  2.480000  2.346154 
dram[2]:  2.240000  2.113208  2.181818  2.772727  2.723404  2.580000  2.509804  2.866667  2.666667  2.433962  2.632653  2.529412  2.647059  2.700000  2.975610  2.218182 
dram[3]:  2.196079  2.488889  2.259259  2.813953  2.509804  2.888889  2.844445  2.909091  2.500000  2.804348  2.909091  2.600000  2.547170  2.700000  2.411765  2.551020 
dram[4]:  1.898305  2.113208  2.236364  2.301887  2.461539  2.186441  2.415094  2.666667  2.632653  2.666667  3.200000  2.560000  2.812500  2.647059  2.280702  2.372549 
dram[5]:  2.333333  2.382979  2.520833  2.420000  2.285714  2.666667  2.687500  2.653061  2.529412  2.345454  2.687500  3.071429  2.500000  2.893617  2.795455  2.346154 
dram[6]:  2.545455  2.113208  2.392157  2.326923  2.480769  2.452830  3.459460  3.000000  2.529412  3.095238  2.804348  2.844445  3.000000  2.686275  2.372549  2.750000 
dram[7]:  2.196079  2.153846  2.688889  2.574468  3.047619  2.844445  2.844445  2.888889  2.931818  2.687500  2.560000  2.909091  2.250000  2.509091  2.750000  2.352941 
dram[8]:  2.074074  2.196079  2.326923  2.346154  2.245614  2.723404  2.509804  2.723404  3.046512  3.555556  2.321429  2.723404  2.362069  3.317073  2.500000  2.813953 
dram[9]:  2.604651  2.240000  2.440000  2.140351  2.452830  2.433962  2.687500  2.787234  2.687500  2.580000  3.071429  3.225000  2.666667  2.537037  2.574468  2.400000 
dram[10]:  2.545455  2.074074  2.160714  2.688889  2.954545  2.529412  3.047619  2.673469  3.000000  2.509804  2.666667  2.976744  2.660377  3.022222  2.500000  2.608696 
average row locality = 22148/8555 = 2.588895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[1]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[2]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[3]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[4]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       118       117 
dram[5]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[6]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[7]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       116       116 
dram[8]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[9]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[10]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
total reads: 19976
bank skew: 120/112 = 1.07
chip skew: 1817/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:      32263     32503     18670     18519      6750      6572      6707      6429      6699      6815      7455      7458     10354      9676     14536     13970
dram[1]:      32167     31231     18139     18245      6575      6520      6335      6445      6432      6194      7222      7496     10059     10115     13649     13795
dram[2]:      32735     31867     18705     17824      6587      6492      6539      6465      6617      6189      7105      7178     10206     10036     13851     13859
dram[3]:      31711     31752     16558     17100      6807      6198      6444      6488      6342      6545      7304      7204      9975     10030     13240     13418
dram[4]:      31792     31747     16647     16527      6448      6329      6367      6414      6342      6272      7456      7151     10218     10152     27478     13567
dram[5]:      32481     31952     17444     17068      6486      6625      6364      6302      6581      6499      7429      7208     10368     10275     13730     13662
dram[6]:      32025     31462     16542     16883      6532      6072      6478      6189      6434      6277      7215      7390      9784      9556     13571     13252
dram[7]:      32179     32521     16902     17867      6604      6766      6552      6801      6013      6630      7223      7634     10182      9952     13941     13701
dram[8]:      32174     31928     17161     17155      6650      6800      6639      6757      6276      6419      7249      7504     10303     10635     13617     14247
dram[9]:      31420     31947     16831     16973      6384      6401      6272      6408      6582      6377      7285      7626     10451     10219     13741     13858
dram[10]:      31487     32687     16667     17137      6156      6364      6514      6283      6005      6576      7351      7399     10069     10632     13886     14087
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488286 n_act=760 n_pre=744 n_req=2010 n_rd=7268 n_write=193 bw_util=0.03001
n_activity=34662 dram_eff=0.4305
bk0: 452a 491308i bk1: 448a 491346i bk2: 448a 491798i bk3: 448a 492320i bk4: 448a 491991i bk5: 448a 491254i bk6: 448a 491588i bk7: 448a 491558i bk8: 448a 491905i bk9: 448a 491837i bk10: 448a 492289i bk11: 448a 492316i bk12: 476a 492088i bk13: 476a 491627i bk14: 468a 491950i bk15: 468a 491304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319909
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488285 n_act=759 n_pre=743 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03002
n_activity=35036 dram_eff=0.4261
bk0: 448a 492289i bk1: 448a 492311i bk2: 448a 492713i bk3: 448a 492303i bk4: 448a 492089i bk5: 448a 491868i bk6: 448a 491498i bk7: 448a 491549i bk8: 448a 491904i bk9: 448a 491769i bk10: 448a 491468i bk11: 448a 492041i bk12: 476a 491636i bk13: 476a 491952i bk14: 468a 492486i bk15: 468a 491755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488224 n_act=793 n_pre=777 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02999
n_activity=35397 dram_eff=0.4213
bk0: 448a 492275i bk1: 448a 491716i bk2: 448a 492042i bk3: 448a 492734i bk4: 448a 492131i bk5: 448a 491696i bk6: 448a 491600i bk7: 448a 492045i bk8: 448a 491736i bk9: 448a 492482i bk10: 448a 492308i bk11: 448a 492010i bk12: 476a 492006i bk13: 476a 491593i bk14: 468a 492196i bk15: 468a 492020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488257 n_act=773 n_pre=757 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03002
n_activity=34914 dram_eff=0.4276
bk0: 448a 492171i bk1: 448a 492164i bk2: 448a 492440i bk3: 448a 492590i bk4: 448a 492184i bk5: 448a 492853i bk6: 448a 492529i bk7: 448a 492458i bk8: 448a 492205i bk9: 448a 492101i bk10: 448a 492115i bk11: 448a 492645i bk12: 476a 492196i bk13: 476a 491869i bk14: 468a 491717i bk15: 468a 491541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259068
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488148 n_act=826 n_pre=810 n_req=2016 n_rd=7268 n_write=199 bw_util=0.03003
n_activity=36526 dram_eff=0.4089
bk0: 448a 491806i bk1: 448a 492008i bk2: 448a 492652i bk3: 448a 492763i bk4: 448a 492971i bk5: 448a 492721i bk6: 448a 492317i bk7: 448a 492296i bk8: 448a 492067i bk9: 448a 491935i bk10: 448a 492429i bk11: 448a 491597i bk12: 476a 491942i bk13: 476a 491751i bk14: 472a 492244i bk15: 468a 491588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307119
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488232 n_act=787 n_pre=771 n_req=2013 n_rd=7264 n_write=197 bw_util=0.03001
n_activity=35738 dram_eff=0.4175
bk0: 448a 491711i bk1: 448a 492037i bk2: 448a 492387i bk3: 448a 492529i bk4: 448a 493003i bk5: 448a 492339i bk6: 448a 492806i bk7: 448a 492611i bk8: 448a 492340i bk9: 448a 492152i bk10: 448a 493204i bk11: 448a 492790i bk12: 476a 492414i bk13: 476a 492211i bk14: 468a 492104i bk15: 468a 491600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.308701
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488281 n_act=761 n_pre=745 n_req=2016 n_rd=7264 n_write=200 bw_util=0.03002
n_activity=35486 dram_eff=0.4207
bk0: 448a 492600i bk1: 448a 491735i bk2: 448a 492712i bk3: 448a 492344i bk4: 448a 492325i bk5: 448a 492419i bk6: 448a 492311i bk7: 448a 491934i bk8: 448a 492011i bk9: 448a 491797i bk10: 448a 492036i bk11: 448a 491473i bk12: 476a 491510i bk13: 476a 491404i bk14: 468a 491851i bk15: 468a 491549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282646
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488281 n_act=768 n_pre=752 n_req=2008 n_rd=7256 n_write=194 bw_util=0.02996
n_activity=35342 dram_eff=0.4216
bk0: 448a 492321i bk1: 448a 491781i bk2: 448a 493217i bk3: 448a 492332i bk4: 448a 492366i bk5: 448a 492094i bk6: 448a 491659i bk7: 448a 491776i bk8: 448a 492157i bk9: 448a 492121i bk10: 448a 492149i bk11: 448a 492258i bk12: 476a 491695i bk13: 476a 492095i bk14: 464a 492394i bk15: 464a 491872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309087
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488243 n_act=783 n_pre=767 n_req=2010 n_rd=7264 n_write=194 bw_util=0.03
n_activity=35956 dram_eff=0.4148
bk0: 448a 492089i bk1: 448a 492119i bk2: 448a 492758i bk3: 448a 492977i bk4: 448a 492115i bk5: 448a 492509i bk6: 448a 492247i bk7: 448a 492517i bk8: 448a 492409i bk9: 448a 492532i bk10: 448a 492105i bk11: 448a 492306i bk12: 480a 491797i bk13: 480a 491966i bk14: 464a 492247i bk15: 464a 491982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277091
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488236 n_act=783 n_pre=767 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03003
n_activity=35714 dram_eff=0.418
bk0: 448a 492006i bk1: 448a 491970i bk2: 448a 492529i bk3: 448a 492160i bk4: 448a 491437i bk5: 448a 492151i bk6: 448a 492231i bk7: 448a 491542i bk8: 448a 491937i bk9: 448a 492158i bk10: 448a 492297i bk11: 448a 491986i bk12: 480a 491980i bk13: 480a 491185i bk14: 464a 491991i bk15: 464a 491355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318799
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497251 n_nop=488276 n_act=763 n_pre=747 n_req=2017 n_rd=7264 n_write=201 bw_util=0.03003
n_activity=35342 dram_eff=0.4224
bk0: 448a 492315i bk1: 448a 492015i bk2: 448a 492107i bk3: 448a 492320i bk4: 448a 492346i bk5: 448a 492065i bk6: 448a 492157i bk7: 448a 492685i bk8: 448a 492706i bk9: 448a 492404i bk10: 448a 492767i bk11: 448a 492550i bk12: 480a 491996i bk13: 480a 492465i bk14: 464a 492331i bk15: 464a 491543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54384, Miss = 909, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 54022, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 53712, Miss = 908, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 53727, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 53943, Miss = 908, Miss_rate = 0.017, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 53773, Miss = 908, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 53073, Miss = 908, Miss_rate = 0.017, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 53424, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 61269, Miss = 909, Miss_rate = 0.015, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 53214, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 53674, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 53193, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 53112, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53078, Miss = 907, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 53645, Miss = 907, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 53546, Miss = 908, Miss_rate = 0.017, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[17]: Access = 53557, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 53175, Miss = 908, Miss_rate = 0.017, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 53550, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 53378, Miss = 908, Miss_rate = 0.017, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 53495, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 2982
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 869098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.282
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.63149
	minimum = 6
	maximum = 19
Network latency average = 7.6274
	minimum = 6
	maximum = 18
Slowest packet = 2368934
Flit latency average = 7.23205
	minimum = 6
	maximum = 17
Slowest flit = 4071902
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0206145
	minimum = 0.0158573 (at node 3)
	maximum = 0.0245292 (at node 39)
Accepted packet rate average = 0.0206145
	minimum = 0.0158573 (at node 3)
	maximum = 0.0245292 (at node 39)
Injected flit rate average = 0.0309217
	minimum = 0.0158573 (at node 3)
	maximum = 0.0488107 (at node 39)
Accepted flit rate average= 0.0309217
	minimum = 0.0227948 (at node 34)
	maximum = 0.0441031 (at node 19)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.4968 (19 samples)
	minimum = 6 (19 samples)
	maximum = 336.105 (19 samples)
Network latency average = 22.378 (19 samples)
	minimum = 6 (19 samples)
	maximum = 252.368 (19 samples)
Flit latency average = 23.1669 (19 samples)
	minimum = 6 (19 samples)
	maximum = 251.684 (19 samples)
Fragmentation average = 0.00906777 (19 samples)
	minimum = 0 (19 samples)
	maximum = 99 (19 samples)
Injected packet rate average = 0.0479112 (19 samples)
	minimum = 0.0353709 (19 samples)
	maximum = 0.117924 (19 samples)
Accepted packet rate average = 0.0479112 (19 samples)
	minimum = 0.0353709 (19 samples)
	maximum = 0.117924 (19 samples)
Injected flit rate average = 0.0765824 (19 samples)
	minimum = 0.0444441 (19 samples)
	maximum = 0.16889 (19 samples)
Accepted flit rate average = 0.0765824 (19 samples)
	minimum = 0.0557858 (19 samples)
	maximum = 0.22534 (19 samples)
Injected packet size average = 1.59842 (19 samples)
Accepted packet size average = 1.59842 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 1 sec (4381 sec)
gpgpu_simulation_rate = 6947 (inst/sec)
gpgpu_simulation_rate = 1104 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401827 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 970
gpu_sim_insn = 1114112
gpu_ipc =    1148.5691
gpu_tot_sim_cycle = 5060392
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.2348
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 955244
gpu_stall_icnt2sh    = 2976854
partiton_reqs_in_parallel = 21340
partiton_reqs_in_parallel_total    = 4936510
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.9797
partiton_reqs_in_parallel_util = 21340
partiton_reqs_in_parallel_util_total    = 4936510
gpu_sim_cycle_parition_util = 970
gpu_tot_sim_cycle_parition_util    = 266319
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.5486
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.1213 GB/Sec
L2_BW_total  =      22.2384 GB/Sec
gpu_total_sim_rate=7142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 6345
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18791
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1314700
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2020, 2282, 2350, 2107, 2467, 2210, 2106, 2154, 2038, 2004, 1986, 2011, 2529, 2042, 2072, 2449, 1282, 1709, 1562, 1450, 1892, 1765, 1280, 1338, 1223, 1359, 1052, 1436, 1286, 1280, 1600, 1407, 1583, 1419, 1468, 1547, 1196, 1378, 1675, 1599, 1306, 1524, 1407, 1296, 1436, 1171, 1353, 1404, 1311, 1183, 1476, 1513, 1525, 1528, 1402, 1331, 1145, 1334, 1376, 1206, 1678, 1129, 1343, 1220, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3998703
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3993817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5921767	W0_Idle:1287522	W0_Scoreboard:3156011	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1156 
maxdqlatency = 0 
maxmflatency = 1582 
averagemflatency = 227 
max_icnt2mem_latency = 510 
max_icnt2sh_latency = 4836415 
mrq_lat_table:15059 	311 	492 	1028 	926 	1077 	1086 	1060 	820 	286 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	860726 	322591 	3529 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	148667 	35457 	426140 	265484 	120786 	170297 	20444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166382 	239572 	451019 	34188 	638 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	753 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	477 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        13        10        19        14        22        18        12        12        14        20        16        16        16        16 
dram[1]:        12        10        12        13        17        14        16        17        20        17        20        20        16        18        17        16 
dram[2]:        11        13        11        13        14        13        12        18        12        14        19        16        12        16        16        16 
dram[3]:        10        10        10        10        20        26        26        16        20        26        26        17        16        18        16        17 
dram[4]:         8         8        15        11        12        13        10        18        17        18        14        16        16        16        14        16 
dram[5]:        10        10        16        19        22        18        15        16        17        14        22        18        18        17        17        17 
dram[6]:        11         7        13        10        16        14        20        15        19        22        15        15        23        16        16        13 
dram[7]:         9        10        10        19        14        18        16        17        17        10        15        20        16        16        17        16 
dram[8]:         8        10        14        12        14        16        14        14        14        22        20        18        10        16        16        16 
dram[9]:        11         9        11        10        13        18        21        15        18        19        15        17        20        16        16        16 
dram[10]:        14        10        11        11        18        18        16        22        16        16        18        16        22        16        16        16 
maximum service time to same row:
dram[0]:     25649     21809     40065     23513     18725     20015     23592     16525     23028     20821     23365     23300     35824     17645     20757     21152 
dram[1]:     26250     22875     51834     22579     28334     19918     14253     24912     15713     18523     23243     15599     23602     13774     36397     33908 
dram[2]:     18938     20471     38559     20894     16274     19406     17827     15689     12766     14339     14863     15879     33287     24494     18789     23013 
dram[3]:     18130     17938     26699     24898     37594     17674     19528     19364     30921     29672     21959     25615     17982     19584     22255     24014 
dram[4]:     30317     13081     22848     29037     16482     14435     16978     30354     20881     12961     21683     18750     21626     18661     16946     18729 
dram[5]:     18823     21557     22609     26688     18086     21905     16823     15443     28354     14649     24599     23553     17199     22237     34167     18530 
dram[6]:     21771     20727     24212     31000     24171     17689     16390     11659     15773     31118     14913     12739     16492     31484     17603     16963 
dram[7]:     25002     22320     15867     24242     36009     15256     18717     16502     21154     13792     15656     18709     19465     19500     19128     18655 
dram[8]:     15983     21600     18610     16864     19989     37988     22256     20720     22026     16592     19723     35312     14093     21539     28687     32177 
dram[9]:     22237     22491     19373     20567     15369     19772     18778     18410     21989     20838     15729     26260     18025     17302     32199     16465 
dram[10]:     21997     19496     16611     32035     17961     22353     23534     16000     23233     16633     17900     19144     21823     18049     20213     19740 
average row accesses per activate:
dram[0]:  2.054545  2.604651  2.400000  2.608696  2.529412  2.560000  3.486486  3.047619  2.415094  2.804348  2.723404  2.509804  2.854167  2.537037  3.050000  2.652174 
dram[1]:  2.434783  2.434783  3.050000  2.750000  2.480769  2.560000  2.844445  2.744681  2.866667  3.023256  2.954545  2.461539  2.472727  2.833333  2.480000  2.346154 
dram[2]:  2.240000  2.113208  2.181818  2.772727  2.723404  2.580000  2.509804  2.866667  2.666667  2.433962  2.632653  2.529412  2.647059  2.700000  2.975610  2.218182 
dram[3]:  2.196079  2.488889  2.259259  2.813953  2.509804  2.888889  2.844445  2.909091  2.500000  2.804348  2.909091  2.600000  2.547170  2.700000  2.411765  2.551020 
dram[4]:  1.898305  2.113208  2.236364  2.301887  2.461539  2.186441  2.415094  2.666667  2.632653  2.666667  3.200000  2.560000  2.812500  2.647059  2.280702  2.372549 
dram[5]:  2.333333  2.382979  2.520833  2.420000  2.285714  2.666667  2.687500  2.653061  2.529412  2.345454  2.687500  3.071429  2.500000  2.893617  2.795455  2.346154 
dram[6]:  2.545455  2.113208  2.392157  2.326923  2.480769  2.452830  3.459460  3.000000  2.529412  3.095238  2.804348  2.844445  3.000000  2.686275  2.372549  2.750000 
dram[7]:  2.196079  2.153846  2.688889  2.574468  3.047619  2.844445  2.844445  2.888889  2.931818  2.687500  2.560000  2.909091  2.250000  2.509091  2.750000  2.352941 
dram[8]:  2.074074  2.196079  2.326923  2.346154  2.245614  2.723404  2.509804  2.723404  3.046512  3.555556  2.321429  2.723404  2.362069  3.317073  2.500000  2.813953 
dram[9]:  2.604651  2.240000  2.440000  2.140351  2.452830  2.433962  2.687500  2.787234  2.687500  2.580000  3.071429  3.225000  2.666667  2.537037  2.574468  2.400000 
dram[10]:  2.545455  2.074074  2.160714  2.688889  2.954545  2.529412  3.047619  2.673469  3.000000  2.509804  2.666667  2.976744  2.660377  3.022222  2.500000  2.608696 
average row locality = 22148/8555 = 2.588895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[1]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[2]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[3]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[4]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       118       117 
dram[5]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[6]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       117       117 
dram[7]:       112       112       112       112       112       112       112       112       112       112       112       112       119       119       116       116 
dram[8]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[9]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
dram[10]:       112       112       112       112       112       112       112       112       112       112       112       112       120       120       116       116 
total reads: 19976
bank skew: 120/112 = 1.07
chip skew: 1817/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8        17        16        17        16        16        17        16        16        18        18         5         5 
dram[1]:         0         0        10         9        17        16        16        17        17        18        18        16        17        17         7         5 
dram[2]:         0         0         8        10        16        17        16        17        16        17        17        17        16        16         5         5 
dram[3]:         0         0        10         9        16        18        16        16        18        17        16        18        16        16         6         8 
dram[4]:         0         0        11        10        16        17        16        16        17        16        16        16        16        16        12         4 
dram[5]:         0         0         9         9        16        16        17        18        17        17        17        17        16        17         6         5 
dram[6]:         0         0        10         9        17        18        16        17        17        18        17        16        19        18         4         4 
dram[7]:         0         0         9         9        16        16        16        18        17        17        16        16        16        19         5         4 
dram[8]:         0         0         9        10        16        16        16        16        19        16        18        16        17        16         4         5 
dram[9]:         0         0        10        10        18        17        17        19        17        17        17        17        16        17         5         4 
dram[10]:         0         0         9         9        18        17        16        19        20        16        16        16        21        16         4         4 
total reads: 2172
min_bank_accesses = 0!
chip skew: 201/193 = 1.04
average mf latency per bank:
dram[0]:      32263     32503     18670     18519      6750      6572      6707      6429      6699      6815      7455      7458     10382      9704     14605     14039
dram[1]:      32167     31231     18139     18245      6575      6520      6335      6445      6432      6194      7222      7496     10086     10143     13718     13865
dram[2]:      32735     31867     18705     17824      6587      6492      6539      6465      6617      6189      7105      7178     10233     10063     13920     13928
dram[3]:      31711     31752     16558     17100      6807      6198      6444      6488      6342      6545      7304      7204     10003     10057     13308     13485
dram[4]:      31792     31747     16647     16527      6448      6329      6367      6414      6342      6272      7456      7151     10246     10179     27543     13637
dram[5]:      32481     31952     17444     17068      6486      6625      6364      6302      6581      6499      7429      7208     10395     10302     13799     13732
dram[6]:      32025     31462     16542     16883      6532      6072      6478      6189      6434      6277      7215      7390      9811      9583     13640     13322
dram[7]:      32179     32521     16902     17867      6604      6766      6552      6801      6013      6630      7223      7634     10210      9979     14010     13772
dram[8]:      32174     31928     17161     17155      6650      6800      6639      6757      6276      6419      7249      7504     10334     10666     13688     14316
dram[9]:      31420     31947     16831     16973      6384      6401      6272      6408      6582      6377      7285      7626     10482     10250     13811     13928
dram[10]:      31487     32687     16667     17137      6156      6364      6514      6283      6005      6576      7351      7399     10099     10663     13956     14157
maximum mf latency per bank:
dram[0]:       1053      1153      1010       958       705       964      1062       996       834       738       698      1103       984       993      1316      1146
dram[1]:        907      1081      1006      1026       814       919      1279      1259      1148      1049      1005       688       768       860       729       912
dram[2]:        939       863      1106       952       792       898      1046       815       970       854       627       708       909      1206      1245      1140
dram[3]:        669      1033       710       795       985       969       809       836       566       780      1006       749       737       954      1021      1222
dram[4]:        956      1277       683       766       709       882       820       753      1025       876      1260      1123      1182      1065       977      1250
dram[5]:       1293      1231      1031       939       680      1104       749       788       778       892       678       768       893       952      1337      1460
dram[6]:        716      1218       831       845       749       792       887      1075       728       928      1086       936       960      1062      1099      1058
dram[7]:        959       772       805       896      1316      1582      1269      1122       886      1010       907       930       778       712       855       792
dram[8]:        980      1059       975       724       776       765       744       860       877       765       690       964       744      1131      1265      1435
dram[9]:       1041       776       717       779       826       748       697       744       713       805       833      1135       889      1071      1102      1329
dram[10]:       1099      1136      1134      1337       885       752       706       694       935       952       731       812       787       861      1068      1094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490086 n_act=760 n_pre=744 n_req=2010 n_rd=7268 n_write=193 bw_util=0.0299
n_activity=34662 dram_eff=0.4305
bk0: 452a 493108i bk1: 448a 493146i bk2: 448a 493598i bk3: 448a 494120i bk4: 448a 493791i bk5: 448a 493054i bk6: 448a 493388i bk7: 448a 493358i bk8: 448a 493705i bk9: 448a 493637i bk10: 448a 494089i bk11: 448a 494116i bk12: 476a 493888i bk13: 476a 493427i bk14: 468a 493750i bk15: 468a 493104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318755
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490085 n_act=759 n_pre=743 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02991
n_activity=35036 dram_eff=0.4261
bk0: 448a 494089i bk1: 448a 494111i bk2: 448a 494513i bk3: 448a 494103i bk4: 448a 493889i bk5: 448a 493668i bk6: 448a 493298i bk7: 448a 493349i bk8: 448a 493704i bk9: 448a 493569i bk10: 448a 493268i bk11: 448a 493841i bk12: 476a 493436i bk13: 476a 493752i bk14: 468a 494286i bk15: 468a 493555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490024 n_act=793 n_pre=777 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02988
n_activity=35397 dram_eff=0.4213
bk0: 448a 494075i bk1: 448a 493516i bk2: 448a 493842i bk3: 448a 494534i bk4: 448a 493931i bk5: 448a 493496i bk6: 448a 493400i bk7: 448a 493845i bk8: 448a 493536i bk9: 448a 494282i bk10: 448a 494108i bk11: 448a 493810i bk12: 476a 493806i bk13: 476a 493393i bk14: 468a 493996i bk15: 468a 493820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490057 n_act=773 n_pre=757 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02991
n_activity=34914 dram_eff=0.4276
bk0: 448a 493971i bk1: 448a 493964i bk2: 448a 494240i bk3: 448a 494390i bk4: 448a 493984i bk5: 448a 494653i bk6: 448a 494329i bk7: 448a 494258i bk8: 448a 494005i bk9: 448a 493901i bk10: 448a 493915i bk11: 448a 494445i bk12: 476a 493996i bk13: 476a 493669i bk14: 468a 493517i bk15: 468a 493341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=489948 n_act=826 n_pre=810 n_req=2016 n_rd=7268 n_write=199 bw_util=0.02992
n_activity=36526 dram_eff=0.4089
bk0: 448a 493606i bk1: 448a 493808i bk2: 448a 494452i bk3: 448a 494563i bk4: 448a 494771i bk5: 448a 494521i bk6: 448a 494117i bk7: 448a 494096i bk8: 448a 493867i bk9: 448a 493735i bk10: 448a 494229i bk11: 448a 493397i bk12: 476a 493742i bk13: 476a 493551i bk14: 472a 494044i bk15: 468a 493388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306011
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490032 n_act=787 n_pre=771 n_req=2013 n_rd=7264 n_write=197 bw_util=0.0299
n_activity=35738 dram_eff=0.4175
bk0: 448a 493511i bk1: 448a 493837i bk2: 448a 494187i bk3: 448a 494329i bk4: 448a 494803i bk5: 448a 494139i bk6: 448a 494606i bk7: 448a 494411i bk8: 448a 494140i bk9: 448a 493952i bk10: 448a 495004i bk11: 448a 494590i bk12: 476a 494214i bk13: 476a 494011i bk14: 468a 493904i bk15: 468a 493400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307588
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490081 n_act=761 n_pre=745 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02991
n_activity=35486 dram_eff=0.4207
bk0: 448a 494400i bk1: 448a 493535i bk2: 448a 494512i bk3: 448a 494144i bk4: 448a 494125i bk5: 448a 494219i bk6: 448a 494111i bk7: 448a 493734i bk8: 448a 493811i bk9: 448a 493597i bk10: 448a 493836i bk11: 448a 493273i bk12: 476a 493310i bk13: 476a 493204i bk14: 468a 493651i bk15: 468a 493349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281627
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490081 n_act=768 n_pre=752 n_req=2008 n_rd=7256 n_write=194 bw_util=0.02986
n_activity=35342 dram_eff=0.4216
bk0: 448a 494121i bk1: 448a 493581i bk2: 448a 495017i bk3: 448a 494132i bk4: 448a 494166i bk5: 448a 493894i bk6: 448a 493459i bk7: 448a 493576i bk8: 448a 493957i bk9: 448a 493921i bk10: 448a 493949i bk11: 448a 494058i bk12: 476a 493495i bk13: 476a 493895i bk14: 464a 494194i bk15: 464a 493672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307973
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490043 n_act=783 n_pre=767 n_req=2010 n_rd=7264 n_write=194 bw_util=0.02989
n_activity=35956 dram_eff=0.4148
bk0: 448a 493889i bk1: 448a 493919i bk2: 448a 494558i bk3: 448a 494777i bk4: 448a 493915i bk5: 448a 494309i bk6: 448a 494047i bk7: 448a 494317i bk8: 448a 494209i bk9: 448a 494332i bk10: 448a 493905i bk11: 448a 494106i bk12: 480a 493597i bk13: 480a 493766i bk14: 464a 494047i bk15: 464a 493782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276092
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490036 n_act=783 n_pre=767 n_req=2017 n_rd=7264 n_write=201 bw_util=0.02992
n_activity=35714 dram_eff=0.418
bk0: 448a 493806i bk1: 448a 493770i bk2: 448a 494329i bk3: 448a 493960i bk4: 448a 493237i bk5: 448a 493951i bk6: 448a 494031i bk7: 448a 493342i bk8: 448a 493737i bk9: 448a 493958i bk10: 448a 494097i bk11: 448a 493786i bk12: 480a 493780i bk13: 480a 492985i bk14: 464a 493791i bk15: 464a 493155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317649
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499051 n_nop=490076 n_act=763 n_pre=747 n_req=2017 n_rd=7264 n_write=201 bw_util=0.02992
n_activity=35342 dram_eff=0.4224
bk0: 448a 494115i bk1: 448a 493815i bk2: 448a 493907i bk3: 448a 494120i bk4: 448a 494146i bk5: 448a 493865i bk6: 448a 493957i bk7: 448a 494485i bk8: 448a 494506i bk9: 448a 494204i bk10: 448a 494567i bk11: 448a 494350i bk12: 480a 493796i bk13: 480a 494265i bk14: 464a 494131i bk15: 464a 493343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54476, Miss = 909, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[1]: Access = 54114, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 53804, Miss = 908, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 53819, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[4]: Access = 54035, Miss = 908, Miss_rate = 0.017, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[5]: Access = 53865, Miss = 908, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[6]: Access = 53165, Miss = 908, Miss_rate = 0.017, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[7]: Access = 53516, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 61361, Miss = 909, Miss_rate = 0.015, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 53306, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 53766, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[11]: Access = 53285, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 53380, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53170, Miss = 907, Miss_rate = 0.017, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 53737, Miss = 907, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[16]: Access = 53642, Miss = 908, Miss_rate = 0.017, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[17]: Access = 53653, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[18]: Access = 53271, Miss = 908, Miss_rate = 0.017, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 53646, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 53474, Miss = 908, Miss_rate = 0.017, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 53591, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 2982
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 871146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.282
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56812
	minimum = 6
	maximum = 32
Network latency average = 8.38354
	minimum = 6
	maximum = 23
Slowest packet = 2371212
Flit latency average = 8.17513
	minimum = 6
	maximum = 22
Slowest flit = 4075774
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422704
	minimum = 0.0330237 (at node 3)
	maximum = 0.0495356 (at node 44)
Accepted packet rate average = 0.0422704
	minimum = 0.0330237 (at node 3)
	maximum = 0.0495356 (at node 44)
Injected flit rate average = 0.0634056
	minimum = 0.0330237 (at node 3)
	maximum = 0.0990712 (at node 44)
Accepted flit rate average= 0.0634056
	minimum = 0.0474716 (at node 28)
	maximum = 0.0825593 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.0503 (20 samples)
	minimum = 6 (20 samples)
	maximum = 320.9 (20 samples)
Network latency average = 21.6783 (20 samples)
	minimum = 6 (20 samples)
	maximum = 240.9 (20 samples)
Flit latency average = 22.4173 (20 samples)
	minimum = 6 (20 samples)
	maximum = 240.2 (20 samples)
Fragmentation average = 0.00861438 (20 samples)
	minimum = 0 (20 samples)
	maximum = 94.05 (20 samples)
Injected packet rate average = 0.0476292 (20 samples)
	minimum = 0.0352535 (20 samples)
	maximum = 0.114504 (20 samples)
Accepted packet rate average = 0.0476292 (20 samples)
	minimum = 0.0352535 (20 samples)
	maximum = 0.114504 (20 samples)
Injected flit rate average = 0.0759236 (20 samples)
	minimum = 0.0438731 (20 samples)
	maximum = 0.165399 (20 samples)
Accepted flit rate average = 0.0759236 (20 samples)
	minimum = 0.0553701 (20 samples)
	maximum = 0.218201 (20 samples)
Injected packet size average = 1.59406 (20 samples)
Accepted packet size average = 1.59406 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 37 sec (4417 sec)
gpgpu_simulation_rate = 7142 (inst/sec)
gpgpu_simulation_rate = 1145 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader1: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader2: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader3: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader4: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader5: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader6: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader7: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader8: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader9: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader10: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader11: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader12: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader13: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader14: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader15: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader16: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader17: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader18: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader19: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader20: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader21: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader22: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader23: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader24: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader25: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader26: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader27: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Tlb_tot_access: 0 Tlb_tot_hit: 0, Tlb_tot_miss: 0, Tlb_tot_hit_rate: -nan
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader1: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader2: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader3: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader4: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader5: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader6: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader7: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader8: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader9: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader10: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader11: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader12: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader13: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader14: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader15: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader16: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader17: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader18: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader19: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader20: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader21: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader22: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader23: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader24: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader25: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader26: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader27: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Tlb_tot_valiate: 0 Tlb_invalidate: 0, Tlb_tot_evict: 0, Tlb_tot_evict page: 0
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader1: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader2: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader3: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader4: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader5: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader6: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader7: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader8: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader9: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader10: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader11: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader12: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader13: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader14: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader15: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader16: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader17: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader18: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader19: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader20: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader21: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader22: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader23: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader24: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader25: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader26: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader27: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Page_talbe_tot_access: 0 Page_tot_hit: 0, Page_tot_miss 0, Page_tot_hit_rate: -nan Page_tot_fault: 0 Page_tot_pending: 0
Total_memory_access_page_fault: 0, Average_latency 0.000000
========================================Page threshing statistics==============================
Page_validate: 0 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:    61307 	 St: 80000000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:    61308----T:   243127 	 St: 80080000 Sz: 1572864 	 Sm: 0 	 T: memcpy_h2d(122.767723)
F:   243128----T:   251830 	 St: 80200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   251831----T:   260533 	 St: 80210000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   260534----T:   269236 	 St: 80220000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   269237----T:   300430 	 St: 80230000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:   300431----T:   302966 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   525117----T:   533310 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(5.532073)
F:   755460----T:   757315 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.252532)
F:   757315----T:   759850 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   759851----T:   762386 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   984537----T:   993544 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(6.081702)
F:  1215694----T:  1216825 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.763673)
F:  1216825----T:  1219360 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1219361----T:  1221896 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1444047----T:  1455044 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(7.425388)
F:  1677194----T:  1678471 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.862255)
F:  1678471----T:  1681006 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1681007----T:  1683542 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1905693----T:  1917069 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(7.681296)
F:  2139219----T:  2142103 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.947333)
F:  2142103----T:  2144638 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2144639----T:  2147174 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2369325----T:  2389656 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(13.727886)
F:  2611806----T:  2616132 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.920999)
F:  2616132----T:  2618667 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2618668----T:  2621203 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2843354----T:  2898430 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(37.188385)
F:  3120580----T:  3124866 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.893991)
F:  3124866----T:  3127401 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3127402----T:  3129937 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3352088----T:  3440979 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(60.020931)
F:  3663129----T:  3667392 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.878460)
F:  3667392----T:  3669927 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3669928----T:  3672463 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3894614----T:  3928445 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(22.843349)
F:  4150595----T:  4152622 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.368670)
F:  4152622----T:  4155157 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4155158----T:  4157693 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4379844----T:  4384787 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.337610)
F:  4606937----T:  4608031 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.738690)
F:  4608031----T:  4610566 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4610567----T:  4613102 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4835253----T:  4837272 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.363268)
F:  5059422----T:  5060392 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.654963)
F:  5060392----T:  5062927 	 St: 80270000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5062928----T:  5094121 	 St: 80230000 Sz: 262144 	 Sm: 0 	 T: memcpy_d2h(21.062120)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 268777(cycle), 181.483459(us)
Tot_kernel_exec_time_and_fault_time: 268777(cycle), 181.483459(us)
Tot_memcpy_h2d_time: 325775(cycle), 219.969620(us)
Tot_memcpy_d2h_time: 56543(cycle), 38.178932(us)
Tot_memcpy_time: 382318(cycle), 258.148560(us)
Tot_devicesync_time: 0(cycle), 0.000000(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 56543(cycle), 38.178932(us)
GPGPU-Sim: *** exit detected ***
