#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 12 17:50:52 2020
# Process ID: 32477
# Current directory: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM
# Command line: vivado
# Log file: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/vivado.log
# Journal file: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/fs800/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 6493.410 ; gain = 109.590 ; free physical = 28702 ; free virtual = 46758
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu6_ram_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu6_ram_write_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sources_1/new/cnu6ib_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6ib_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ram_write_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bb250f2e7b13448db1f9ae9a634cbdd0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu6_ram_write_tb_behav xil_defaultlib.cnu6_ram_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu6ib_control_unit
Compiling module xil_defaultlib.cnu6_ram_write_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu6_ram_write_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim/xsim.dir/cnu6_ram_write_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 12 17:53:36 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6625.551 ; gain = 0.000 ; free physical = 28630 ; free virtual = 46796
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu6_ram_write_tb_behav -key {Behavioral:sim_1:Functional:cnu6_ram_write_tb} -tclbatch {cnu6_ram_write_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cnu6_ram_write_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 340 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 75
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6713.039 ; gain = 76.785 ; free physical = 28579 ; free virtual = 46751
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu6_ram_write_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 6713.039 ; gain = 87.488 ; free physical = 28585 ; free virtual = 46757
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cnu6_ram_write_tb/u0/clk_latch}} 
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 6739.113 ; gain = 5.004 ; free physical = 28050 ; free virtual = 46737
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 6739.113 ; gain = 0.000 ; free physical = 27849 ; free virtual = 46718
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 340 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 75
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cnu6_ram_write_tb/u0/clk_sync}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 340 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 75
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 340 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu6_ram_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu6_ram_write_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sources_1/new/cnu6ib_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6ib_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ram_write_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bb250f2e7b13448db1f9ae9a634cbdd0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu6_ram_write_tb_behav xil_defaultlib.cnu6_ram_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu6ib_control_unit
Compiling module xil_defaultlib.cnu6_ram_write_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu6_ram_write_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu6_ram_write_tb_behav -key {Behavioral:sim_1:Functional:cnu6_ram_write_tb} -tclbatch {cnu6_ram_write_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cnu6_ram_write_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 340 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 75
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6766.125 ; gain = 0.000 ; free physical = 28558 ; free virtual = 46731
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu6_ram_write_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 6766.125 ; gain = 0.000 ; free physical = 28558 ; free virtual = 46731
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cnu6_ram_write_tb/u0/clk_sync}} {{/cnu6_ram_write_tb/u0/clk_latch}} 
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 340 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 75
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 6766.125 ; gain = 0.000 ; free physical = 27986 ; free virtual = 46702
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu6_ram_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu6_ram_write_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sources_1/new/cnu6ib_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6ib_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ram_write_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bb250f2e7b13448db1f9ae9a634cbdd0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu6_ram_write_tb_behav xil_defaultlib.cnu6_ram_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu6ib_control_unit
Compiling module xil_defaultlib.cnu6_ram_write_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu6_ram_write_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu6_ram_write_tb_behav -key {Behavioral:sim_1:Functional:cnu6_ram_write_tb} -tclbatch {cnu6_ram_write_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cnu6_ram_write_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 79
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 6771.125 ; gain = 0.000 ; free physical = 28556 ; free virtual = 46730
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu6_ram_write_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 6771.125 ; gain = 0.000 ; free physical = 28556 ; free virtual = 46730
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 6771.125 ; gain = 0.000 ; free physical = 28380 ; free virtual = 46723
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cnu6_ram_write_tb/u0/clk_latch}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 400 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 79
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cnu6_ram_write_tb/u0/in_cond}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 400 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu6_ram_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu6_ram_write_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sources_1/new/cnu6ib_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6ib_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ram_write_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bb250f2e7b13448db1f9ae9a634cbdd0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu6_ram_write_tb_behav xil_defaultlib.cnu6_ram_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu6ib_control_unit
Compiling module xil_defaultlib.cnu6_ram_write_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu6_ram_write_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu6_ram_write_tb_behav -key {Behavioral:sim_1:Functional:cnu6_ram_write_tb} -tclbatch {cnu6_ram_write_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cnu6_ram_write_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 79
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 6783.125 ; gain = 0.000 ; free physical = 28483 ; free virtual = 46658
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu6_ram_write_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6783.125 ; gain = 0.000 ; free physical = 28483 ; free virtual = 46658
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 400 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 79
reset_run synth_1
launch_runs impl_1 -jobs 8
[Thu Mar 12 18:45:40 2020] Launched synth_1...
Run output will be captured here: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.runs/synth_1/runme.log
[Thu Mar 12 18:45:40 2020] Launched impl_1...
Run output will be captured here: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7025.250 ; gain = 1.000 ; free physical = 28204 ; free virtual = 46379
Restored from archive | CPU: 0.010000 secs | Memory: 0.020615 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7025.250 ; gain = 1.000 ; free physical = 28204 ; free virtual = 46379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7025.250 ; gain = 0.000 ; free physical = 28204 ; free virtual = 46378
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 7206.961 ; gain = 421.750 ; free physical = 28110 ; free virtual = 46285
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 18:54:38 2020...
