#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5572308d4730 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5572308d3db0 .scope module, "testbench_lab4" "testbench_lab4" 3 1;
 .timescale 0 0;
v0x5572309097f0_0 .var "a4", 3 0;
v0x5572309098d0_0 .var "a8", 7 0;
v0x5572309099a0_0 .var "b4", 3 0;
v0x557230909aa0_0 .var "b8", 7 0;
v0x557230909b70_0 .var "clk", 0 0;
v0x557230909c10_0 .net "co4", 0 0, L_0x55723090a280;  1 drivers
v0x557230909cb0_0 .net "co8", 0 0, L_0x55723090df10;  1 drivers
v0x557230909d80_0 .var "f", 1 0;
v0x557230909e20_0 .var/2s "i", 31 0;
v0x557230909f50_0 .net "s4", 3 0, L_0x55723090da70;  1 drivers
v0x55723090a040_0 .net "s8", 7 0, L_0x557230914be0;  1 drivers
v0x55723090a110 .array "tvs", 0 15, 25 0;
E_0x557230861120 .event posedge, v0x557230909b70_0;
S_0x5572308d50b0 .scope module, "UUT4" "gen_alu" 3 14, 4 1 0, S_0x5572308d3db0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 2 "f";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "co";
P_0x5572308a28d0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000100>;
v0x5572308fc740_0 .net *"_ivl_15", 3 0, L_0x55723090d490;  1 drivers
v0x5572308fc840_0 .net *"_ivl_21", 3 0, L_0x55723090dce0;  1 drivers
v0x5572308fc920_0 .net *"_ivl_3", 0 0, L_0x55723090a1b0;  1 drivers
v0x5572308fca10_0 .net "a", 3 0, v0x5572309097f0_0;  1 drivers
v0x5572308fcaf0_0 .net "b", 3 0, v0x5572309099a0_0;  1 drivers
v0x5572308fcbd0_0 .net "c", 4 0, L_0x55723090dbf0;  1 drivers
v0x5572308fccb0_0 .net "co", 0 0, L_0x55723090a280;  alias, 1 drivers
v0x5572308fcd70_0 .net "f", 1 0, v0x557230909d80_0;  1 drivers
v0x5572308fcec0_0 .net "s", 3 0, L_0x55723090da70;  alias, 1 drivers
L_0x55723090a1b0 .part v0x557230909d80_0, 0, 1;
L_0x55723090a280 .part L_0x55723090dbf0, 4, 1;
L_0x55723090cc40 .part v0x5572309097f0_0, 0, 1;
L_0x55723090cd30 .part v0x5572309097f0_0, 1, 1;
L_0x55723090cdd0 .part v0x5572309097f0_0, 2, 1;
L_0x55723090cf00 .part v0x5572309097f0_0, 3, 1;
L_0x55723090cfe0 .part v0x5572309099a0_0, 0, 1;
L_0x55723090d0d0 .part v0x5572309099a0_0, 1, 1;
L_0x55723090d210 .part v0x5572309099a0_0, 2, 1;
L_0x55723090d390 .part v0x5572309099a0_0, 3, 1;
L_0x55723090d490 .part L_0x55723090dbf0, 0, 4;
L_0x55723090d530 .part L_0x55723090d490, 0, 1;
L_0x55723090d6e0 .part L_0x55723090d490, 1, 1;
L_0x55723090d7d0 .part L_0x55723090d490, 2, 1;
L_0x55723090d9d0 .part L_0x55723090d490, 3, 1;
L_0x55723090da70 .concat [ 1 1 1 1], L_0x55723090a770, L_0x55723090b1d0, L_0x55723090bc00, L_0x55723090c630;
L_0x55723090dbf0 .concat8 [ 1 4 0 0], L_0x55723090a1b0, L_0x55723090dce0;
L_0x55723090dce0 .concat [ 1 1 1 1], L_0x55723090aca0, L_0x55723090b6d0, L_0x55723090c100, L_0x55723090cb30;
S_0x5572308d6530 .scope module, "U[0]" "alu_slice" 4 16, 5 1 0, S_0x5572308d50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x55723090a3f0 .functor XOR 1, L_0x55723090cfe0, L_0x55723090a320, C4<0>, C4<0>;
L_0x55723090a5a0 .functor AND 1, L_0x55723090d530, L_0x55723090a500, C4<1>, C4<1>;
v0x5572308f7ad0_0 .net *"_ivl_1", 0 0, L_0x55723090a320;  1 drivers
v0x5572308f7bd0_0 .net *"_ivl_5", 0 0, L_0x55723090a500;  1 drivers
v0x5572308f7cb0_0 .net "a", 0 0, L_0x55723090cc40;  1 drivers
v0x5572308f7d50_0 .net "b", 0 0, L_0x55723090cfe0;  1 drivers
v0x5572308f7df0_0 .net "b_inv", 0 0, L_0x55723090a3f0;  1 drivers
v0x5572308f7e90_0 .net "c", 0 0, L_0x55723090a5a0;  1 drivers
v0x5572308f7f30_0 .net "c_in", 0 0, L_0x55723090d530;  1 drivers
v0x5572308f7fd0_0 .net "c_out", 0 0, L_0x55723090aca0;  1 drivers
v0x5572308f8070_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x5572308f8110_0 .net "s", 0 0, L_0x55723090a770;  1 drivers
L_0x55723090a320 .part v0x557230909d80_0, 0, 1;
L_0x55723090a500 .part v0x557230909d80_0, 1, 1;
S_0x5572308d14f0 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x5572308d6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55723090a6b0 .functor XOR 1, L_0x55723090cc40, L_0x55723090a3f0, C4<0>, C4<0>;
L_0x55723090a770 .functor XOR 1, L_0x55723090a6b0, L_0x55723090a5a0, C4<0>, C4<0>;
L_0x55723090a8a0 .functor AND 1, L_0x55723090cc40, L_0x55723090a3f0, C4<1>, C4<1>;
L_0x55723090a9c0 .functor AND 1, L_0x55723090a3f0, L_0x55723090a5a0, C4<1>, C4<1>;
L_0x55723090aaf0 .functor OR 1, L_0x55723090a8a0, L_0x55723090a9c0, C4<0>, C4<0>;
L_0x55723090ab60 .functor AND 1, L_0x55723090cc40, L_0x55723090a5a0, C4<1>, C4<1>;
L_0x55723090aca0 .functor OR 1, L_0x55723090aaf0, L_0x55723090ab60, C4<0>, C4<0>;
v0x5572308bcff0_0 .net *"_ivl_0", 0 0, L_0x55723090a6b0;  1 drivers
v0x5572308f72c0_0 .net *"_ivl_10", 0 0, L_0x55723090ab60;  1 drivers
v0x5572308f73a0_0 .net *"_ivl_4", 0 0, L_0x55723090a8a0;  1 drivers
v0x5572308f7460_0 .net *"_ivl_6", 0 0, L_0x55723090a9c0;  1 drivers
v0x5572308f7540_0 .net *"_ivl_8", 0 0, L_0x55723090aaf0;  1 drivers
v0x5572308f7670_0 .net "a", 0 0, L_0x55723090cc40;  alias, 1 drivers
v0x5572308f7730_0 .net "b", 0 0, L_0x55723090a3f0;  alias, 1 drivers
v0x5572308f77f0_0 .net "c_in", 0 0, L_0x55723090a5a0;  alias, 1 drivers
v0x5572308f78b0_0 .net "c_out", 0 0, L_0x55723090aca0;  alias, 1 drivers
v0x5572308f7970_0 .net "s", 0 0, L_0x55723090a770;  alias, 1 drivers
S_0x5572308f8260 .scope module, "U[1]" "alu_slice" 4 16, 5 1 0, S_0x5572308d50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x55723090ae50 .functor XOR 1, L_0x55723090d0d0, L_0x55723090adb0, C4<0>, C4<0>;
L_0x55723090b000 .functor AND 1, L_0x55723090d6e0, L_0x55723090af60, C4<1>, C4<1>;
v0x5572308f90b0_0 .net *"_ivl_1", 0 0, L_0x55723090adb0;  1 drivers
v0x5572308f91b0_0 .net *"_ivl_5", 0 0, L_0x55723090af60;  1 drivers
v0x5572308f9290_0 .net "a", 0 0, L_0x55723090cd30;  1 drivers
v0x5572308f9360_0 .net "b", 0 0, L_0x55723090d0d0;  1 drivers
v0x5572308f9400_0 .net "b_inv", 0 0, L_0x55723090ae50;  1 drivers
v0x5572308f94a0_0 .net "c", 0 0, L_0x55723090b000;  1 drivers
v0x5572308f9570_0 .net "c_in", 0 0, L_0x55723090d6e0;  1 drivers
v0x5572308f9610_0 .net "c_out", 0 0, L_0x55723090b6d0;  1 drivers
v0x5572308f96e0_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x5572308f9840_0 .net "s", 0 0, L_0x55723090b1d0;  1 drivers
L_0x55723090adb0 .part v0x557230909d80_0, 0, 1;
L_0x55723090af60 .part v0x557230909d80_0, 1, 1;
S_0x5572308f84d0 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x5572308f8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55723090b110 .functor XOR 1, L_0x55723090cd30, L_0x55723090ae50, C4<0>, C4<0>;
L_0x55723090b1d0 .functor XOR 1, L_0x55723090b110, L_0x55723090b000, C4<0>, C4<0>;
L_0x55723090b300 .functor AND 1, L_0x55723090cd30, L_0x55723090ae50, C4<1>, C4<1>;
L_0x55723090b420 .functor AND 1, L_0x55723090ae50, L_0x55723090b000, C4<1>, C4<1>;
L_0x55723090b520 .functor OR 1, L_0x55723090b300, L_0x55723090b420, C4<0>, C4<0>;
L_0x55723090b590 .functor AND 1, L_0x55723090cd30, L_0x55723090b000, C4<1>, C4<1>;
L_0x55723090b6d0 .functor OR 1, L_0x55723090b520, L_0x55723090b590, C4<0>, C4<0>;
v0x5572308f86e0_0 .net *"_ivl_0", 0 0, L_0x55723090b110;  1 drivers
v0x5572308f87e0_0 .net *"_ivl_10", 0 0, L_0x55723090b590;  1 drivers
v0x5572308f88c0_0 .net *"_ivl_4", 0 0, L_0x55723090b300;  1 drivers
v0x5572308f89b0_0 .net *"_ivl_6", 0 0, L_0x55723090b420;  1 drivers
v0x5572308f8a90_0 .net *"_ivl_8", 0 0, L_0x55723090b520;  1 drivers
v0x5572308f8bc0_0 .net "a", 0 0, L_0x55723090cd30;  alias, 1 drivers
v0x5572308f8c80_0 .net "b", 0 0, L_0x55723090ae50;  alias, 1 drivers
v0x5572308f8d40_0 .net "c_in", 0 0, L_0x55723090b000;  alias, 1 drivers
v0x5572308f8e00_0 .net "c_out", 0 0, L_0x55723090b6d0;  alias, 1 drivers
v0x5572308f8f50_0 .net "s", 0 0, L_0x55723090b1d0;  alias, 1 drivers
S_0x5572308f9950 .scope module, "U[2]" "alu_slice" 4 16, 5 1 0, S_0x5572308d50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x55723090b880 .functor XOR 1, L_0x55723090d210, L_0x55723090b7e0, C4<0>, C4<0>;
L_0x55723090ba30 .functor AND 1, L_0x55723090d7d0, L_0x55723090b990, C4<1>, C4<1>;
v0x5572308fa7b0_0 .net *"_ivl_1", 0 0, L_0x55723090b7e0;  1 drivers
v0x5572308fa8b0_0 .net *"_ivl_5", 0 0, L_0x55723090b990;  1 drivers
v0x5572308fa990_0 .net "a", 0 0, L_0x55723090cdd0;  1 drivers
v0x5572308faa60_0 .net "b", 0 0, L_0x55723090d210;  1 drivers
v0x5572308fab00_0 .net "b_inv", 0 0, L_0x55723090b880;  1 drivers
v0x5572308faba0_0 .net "c", 0 0, L_0x55723090ba30;  1 drivers
v0x5572308fac70_0 .net "c_in", 0 0, L_0x55723090d7d0;  1 drivers
v0x5572308fad10_0 .net "c_out", 0 0, L_0x55723090c100;  1 drivers
v0x5572308fade0_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x5572308faf10_0 .net "s", 0 0, L_0x55723090bc00;  1 drivers
L_0x55723090b7e0 .part v0x557230909d80_0, 0, 1;
L_0x55723090b990 .part v0x557230909d80_0, 1, 1;
S_0x5572308f9bd0 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x5572308f9950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55723090bb40 .functor XOR 1, L_0x55723090cdd0, L_0x55723090b880, C4<0>, C4<0>;
L_0x55723090bc00 .functor XOR 1, L_0x55723090bb40, L_0x55723090ba30, C4<0>, C4<0>;
L_0x55723090bd30 .functor AND 1, L_0x55723090cdd0, L_0x55723090b880, C4<1>, C4<1>;
L_0x55723090be50 .functor AND 1, L_0x55723090b880, L_0x55723090ba30, C4<1>, C4<1>;
L_0x55723090bf50 .functor OR 1, L_0x55723090bd30, L_0x55723090be50, C4<0>, C4<0>;
L_0x55723090bfc0 .functor AND 1, L_0x55723090cdd0, L_0x55723090ba30, C4<1>, C4<1>;
L_0x55723090c100 .functor OR 1, L_0x55723090bf50, L_0x55723090bfc0, C4<0>, C4<0>;
v0x5572308f9de0_0 .net *"_ivl_0", 0 0, L_0x55723090bb40;  1 drivers
v0x5572308f9ee0_0 .net *"_ivl_10", 0 0, L_0x55723090bfc0;  1 drivers
v0x5572308f9fc0_0 .net *"_ivl_4", 0 0, L_0x55723090bd30;  1 drivers
v0x5572308fa0b0_0 .net *"_ivl_6", 0 0, L_0x55723090be50;  1 drivers
v0x5572308fa190_0 .net *"_ivl_8", 0 0, L_0x55723090bf50;  1 drivers
v0x5572308fa2c0_0 .net "a", 0 0, L_0x55723090cdd0;  alias, 1 drivers
v0x5572308fa380_0 .net "b", 0 0, L_0x55723090b880;  alias, 1 drivers
v0x5572308fa440_0 .net "c_in", 0 0, L_0x55723090ba30;  alias, 1 drivers
v0x5572308fa500_0 .net "c_out", 0 0, L_0x55723090c100;  alias, 1 drivers
v0x5572308fa650_0 .net "s", 0 0, L_0x55723090bc00;  alias, 1 drivers
S_0x5572308fb010 .scope module, "U[3]" "alu_slice" 4 16, 5 1 0, S_0x5572308d50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x55723090c2b0 .functor XOR 1, L_0x55723090d390, L_0x55723090c210, C4<0>, C4<0>;
L_0x55723090c460 .functor AND 1, L_0x55723090d9d0, L_0x55723090c3c0, C4<1>, C4<1>;
v0x5572308fbeb0_0 .net *"_ivl_1", 0 0, L_0x55723090c210;  1 drivers
v0x5572308fbfb0_0 .net *"_ivl_5", 0 0, L_0x55723090c3c0;  1 drivers
v0x5572308fc090_0 .net "a", 0 0, L_0x55723090cf00;  1 drivers
v0x5572308fc160_0 .net "b", 0 0, L_0x55723090d390;  1 drivers
v0x5572308fc200_0 .net "b_inv", 0 0, L_0x55723090c2b0;  1 drivers
v0x5572308fc2a0_0 .net "c", 0 0, L_0x55723090c460;  1 drivers
v0x5572308fc370_0 .net "c_in", 0 0, L_0x55723090d9d0;  1 drivers
v0x5572308fc410_0 .net "c_out", 0 0, L_0x55723090cb30;  1 drivers
v0x5572308fc4e0_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x5572308fc610_0 .net "s", 0 0, L_0x55723090c630;  1 drivers
L_0x55723090c210 .part v0x557230909d80_0, 0, 1;
L_0x55723090c3c0 .part v0x557230909d80_0, 1, 1;
S_0x5572308fb2b0 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x5572308fb010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55723090c570 .functor XOR 1, L_0x55723090cf00, L_0x55723090c2b0, C4<0>, C4<0>;
L_0x55723090c630 .functor XOR 1, L_0x55723090c570, L_0x55723090c460, C4<0>, C4<0>;
L_0x55723090c760 .functor AND 1, L_0x55723090cf00, L_0x55723090c2b0, C4<1>, C4<1>;
L_0x55723090c880 .functor AND 1, L_0x55723090c2b0, L_0x55723090c460, C4<1>, C4<1>;
L_0x55723090c980 .functor OR 1, L_0x55723090c760, L_0x55723090c880, C4<0>, C4<0>;
L_0x55723090c9f0 .functor AND 1, L_0x55723090cf00, L_0x55723090c460, C4<1>, C4<1>;
L_0x55723090cb30 .functor OR 1, L_0x55723090c980, L_0x55723090c9f0, C4<0>, C4<0>;
v0x5572308fb4e0_0 .net *"_ivl_0", 0 0, L_0x55723090c570;  1 drivers
v0x5572308fb5e0_0 .net *"_ivl_10", 0 0, L_0x55723090c9f0;  1 drivers
v0x5572308fb6c0_0 .net *"_ivl_4", 0 0, L_0x55723090c760;  1 drivers
v0x5572308fb7b0_0 .net *"_ivl_6", 0 0, L_0x55723090c880;  1 drivers
v0x5572308fb890_0 .net *"_ivl_8", 0 0, L_0x55723090c980;  1 drivers
v0x5572308fb9c0_0 .net "a", 0 0, L_0x55723090cf00;  alias, 1 drivers
v0x5572308fba80_0 .net "b", 0 0, L_0x55723090c2b0;  alias, 1 drivers
v0x5572308fbb40_0 .net "c_in", 0 0, L_0x55723090c460;  alias, 1 drivers
v0x5572308fbc00_0 .net "c_out", 0 0, L_0x55723090cb30;  alias, 1 drivers
v0x5572308fbd50_0 .net "s", 0 0, L_0x55723090c630;  alias, 1 drivers
S_0x5572308fd0d0 .scope module, "UUT8" "gen_alu" 3 24, 4 1 0, S_0x5572308d3db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 2 "f";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "co";
P_0x5572308fa230 .param/l "N" 0 4 2, +C4<00000000000000000000000000001000>;
v0x557230908ef0_0 .net *"_ivl_23", 7 0, L_0x557230914210;  1 drivers
v0x557230908ff0_0 .net *"_ivl_3", 0 0, L_0x55723090de70;  1 drivers
v0x5572309090d0_0 .net *"_ivl_33", 7 0, L_0x557230914e60;  1 drivers
v0x5572309091c0_0 .net "a", 7 0, v0x5572309098d0_0;  1 drivers
v0x5572309092a0_0 .net "b", 7 0, v0x557230909aa0_0;  1 drivers
v0x557230909380_0 .net "c", 8 0, L_0x557230914ab0;  1 drivers
v0x557230909460_0 .net "co", 0 0, L_0x55723090df10;  alias, 1 drivers
v0x557230909520_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x5572309095e0_0 .net "s", 7 0, L_0x557230914be0;  alias, 1 drivers
L_0x55723090de70 .part v0x557230909d80_0, 0, 1;
L_0x55723090df10 .part L_0x557230914ab0, 8, 1;
L_0x557230913240 .part v0x5572309098d0_0, 0, 1;
L_0x557230913330 .part v0x5572309098d0_0, 1, 1;
L_0x5572309133d0 .part v0x5572309098d0_0, 2, 1;
L_0x557230913500 .part v0x5572309098d0_0, 3, 1;
L_0x5572309135e0 .part v0x5572309098d0_0, 4, 1;
L_0x557230913680 .part v0x5572309098d0_0, 5, 1;
L_0x557230913770 .part v0x5572309098d0_0, 6, 1;
L_0x557230913810 .part v0x5572309098d0_0, 7, 1;
L_0x557230913910 .part v0x557230909aa0_0, 0, 1;
L_0x5572309139b0 .part v0x557230909aa0_0, 1, 1;
L_0x557230913b10 .part v0x557230909aa0_0, 2, 1;
L_0x557230913c00 .part v0x557230909aa0_0, 3, 1;
L_0x557230913d20 .part v0x557230909aa0_0, 4, 1;
L_0x557230913e10 .part v0x557230909aa0_0, 5, 1;
L_0x557230913f90 .part v0x557230909aa0_0, 6, 1;
L_0x557230914080 .part v0x557230909aa0_0, 7, 1;
L_0x557230914210 .part L_0x557230914ab0, 0, 8;
L_0x5572309142b0 .part L_0x557230914210, 0, 1;
L_0x557230914170 .part L_0x557230914210, 1, 1;
L_0x5572309144f0 .part L_0x557230914210, 2, 1;
L_0x5572309143f0 .part L_0x557230914210, 3, 1;
L_0x5572309146a0 .part L_0x557230914210, 4, 1;
L_0x5572309145e0 .part L_0x557230914210, 5, 1;
L_0x5572309148b0 .part L_0x557230914210, 6, 1;
L_0x557230914790 .part L_0x557230914210, 7, 1;
LS_0x557230914be0_0_0 .concat [ 1 1 1 1], L_0x55723090e360, L_0x55723090ed10, L_0x55723090f700, L_0x557230910460;
LS_0x557230914be0_0_4 .concat [ 1 1 1 1], L_0x557230910ea0, L_0x557230911890, L_0x557230912280, L_0x557230912c70;
L_0x557230914be0 .concat [ 4 4 0 0], LS_0x557230914be0_0_0, LS_0x557230914be0_0_4;
L_0x557230914ab0 .concat8 [ 1 8 0 0], L_0x55723090de70, L_0x557230914e60;
LS_0x557230914e60_0_0 .concat [ 1 1 1 1], L_0x55723090e7e0, L_0x55723090f1d0, L_0x55723090fbe0, L_0x557230910970;
LS_0x557230914e60_0_4 .concat [ 1 1 1 1], L_0x557230911360, L_0x557230911d50, L_0x557230912740, L_0x557230913130;
L_0x557230914e60 .concat [ 4 4 0 0], LS_0x557230914e60_0_0, LS_0x557230914e60_0_4;
S_0x5572308fd390 .scope module, "U[0]" "alu_slice" 4 16, 5 1 0, S_0x5572308fd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x55723090d670 .functor XOR 1, L_0x557230913910, L_0x55723090dfb0, C4<0>, C4<0>;
L_0x55723090e190 .functor AND 1, L_0x5572309142b0, L_0x55723090e0f0, C4<1>, C4<1>;
v0x5572308fe1a0_0 .net *"_ivl_1", 0 0, L_0x55723090dfb0;  1 drivers
v0x5572308fe2a0_0 .net *"_ivl_5", 0 0, L_0x55723090e0f0;  1 drivers
v0x5572308fe380_0 .net "a", 0 0, L_0x557230913240;  1 drivers
v0x5572308fe450_0 .net "b", 0 0, L_0x557230913910;  1 drivers
v0x5572308fe4f0_0 .net "b_inv", 0 0, L_0x55723090d670;  1 drivers
v0x5572308fe590_0 .net "c", 0 0, L_0x55723090e190;  1 drivers
v0x5572308fe660_0 .net "c_in", 0 0, L_0x5572309142b0;  1 drivers
v0x5572308fe700_0 .net "c_out", 0 0, L_0x55723090e7e0;  1 drivers
v0x5572308fe7d0_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x5572308fe900_0 .net "s", 0 0, L_0x55723090e360;  1 drivers
L_0x55723090dfb0 .part v0x557230909d80_0, 0, 1;
L_0x55723090e0f0 .part v0x557230909d80_0, 1, 1;
S_0x5572308fd630 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x5572308fd390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55723090e2a0 .functor XOR 1, L_0x557230913240, L_0x55723090d670, C4<0>, C4<0>;
L_0x55723090e360 .functor XOR 1, L_0x55723090e2a0, L_0x55723090e190, C4<0>, C4<0>;
L_0x55723090e470 .functor AND 1, L_0x557230913240, L_0x55723090d670, C4<1>, C4<1>;
L_0x55723090e570 .functor AND 1, L_0x55723090d670, L_0x55723090e190, C4<1>, C4<1>;
L_0x55723090e670 .functor OR 1, L_0x55723090e470, L_0x55723090e570, C4<0>, C4<0>;
L_0x55723090e6e0 .functor AND 1, L_0x557230913240, L_0x55723090e190, C4<1>, C4<1>;
L_0x55723090e7e0 .functor OR 1, L_0x55723090e670, L_0x55723090e6e0, C4<0>, C4<0>;
v0x5572308fd860_0 .net *"_ivl_0", 0 0, L_0x55723090e2a0;  1 drivers
v0x5572308fd960_0 .net *"_ivl_10", 0 0, L_0x55723090e6e0;  1 drivers
v0x5572308fda40_0 .net *"_ivl_4", 0 0, L_0x55723090e470;  1 drivers
v0x5572308fdb30_0 .net *"_ivl_6", 0 0, L_0x55723090e570;  1 drivers
v0x5572308fdc10_0 .net *"_ivl_8", 0 0, L_0x55723090e670;  1 drivers
v0x5572308fdd40_0 .net "a", 0 0, L_0x557230913240;  alias, 1 drivers
v0x5572308fde00_0 .net "b", 0 0, L_0x55723090d670;  alias, 1 drivers
v0x5572308fdec0_0 .net "c_in", 0 0, L_0x55723090e190;  alias, 1 drivers
v0x5572308fdf80_0 .net "c_out", 0 0, L_0x55723090e7e0;  alias, 1 drivers
v0x5572308fe040_0 .net "s", 0 0, L_0x55723090e360;  alias, 1 drivers
S_0x5572308fea70 .scope module, "U[1]" "alu_slice" 4 16, 5 1 0, S_0x5572308fd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x55723090e990 .functor XOR 1, L_0x5572309139b0, L_0x55723090e8f0, C4<0>, C4<0>;
L_0x55723090eb40 .functor AND 1, L_0x557230914170, L_0x55723090eaa0, C4<1>, C4<1>;
v0x5572308ff8c0_0 .net *"_ivl_1", 0 0, L_0x55723090e8f0;  1 drivers
v0x5572308ff9c0_0 .net *"_ivl_5", 0 0, L_0x55723090eaa0;  1 drivers
v0x5572308ffaa0_0 .net "a", 0 0, L_0x557230913330;  1 drivers
v0x5572308ffb70_0 .net "b", 0 0, L_0x5572309139b0;  1 drivers
v0x5572308ffc10_0 .net "b_inv", 0 0, L_0x55723090e990;  1 drivers
v0x5572308ffcb0_0 .net "c", 0 0, L_0x55723090eb40;  1 drivers
v0x5572308ffd80_0 .net "c_in", 0 0, L_0x557230914170;  1 drivers
v0x5572308ffe20_0 .net "c_out", 0 0, L_0x55723090f1d0;  1 drivers
v0x5572308ffef0_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x557230900020_0 .net "s", 0 0, L_0x55723090ed10;  1 drivers
L_0x55723090e8f0 .part v0x557230909d80_0, 0, 1;
L_0x55723090eaa0 .part v0x557230909d80_0, 1, 1;
S_0x5572308fece0 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x5572308fea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55723090ec50 .functor XOR 1, L_0x557230913330, L_0x55723090e990, C4<0>, C4<0>;
L_0x55723090ed10 .functor XOR 1, L_0x55723090ec50, L_0x55723090eb40, C4<0>, C4<0>;
L_0x55723090ee20 .functor AND 1, L_0x557230913330, L_0x55723090e990, C4<1>, C4<1>;
L_0x55723090ef20 .functor AND 1, L_0x55723090e990, L_0x55723090eb40, C4<1>, C4<1>;
L_0x55723090f020 .functor OR 1, L_0x55723090ee20, L_0x55723090ef20, C4<0>, C4<0>;
L_0x55723090f090 .functor AND 1, L_0x557230913330, L_0x55723090eb40, C4<1>, C4<1>;
L_0x55723090f1d0 .functor OR 1, L_0x55723090f020, L_0x55723090f090, C4<0>, C4<0>;
v0x5572308feef0_0 .net *"_ivl_0", 0 0, L_0x55723090ec50;  1 drivers
v0x5572308feff0_0 .net *"_ivl_10", 0 0, L_0x55723090f090;  1 drivers
v0x5572308ff0d0_0 .net *"_ivl_4", 0 0, L_0x55723090ee20;  1 drivers
v0x5572308ff1c0_0 .net *"_ivl_6", 0 0, L_0x55723090ef20;  1 drivers
v0x5572308ff2a0_0 .net *"_ivl_8", 0 0, L_0x55723090f020;  1 drivers
v0x5572308ff3d0_0 .net "a", 0 0, L_0x557230913330;  alias, 1 drivers
v0x5572308ff490_0 .net "b", 0 0, L_0x55723090e990;  alias, 1 drivers
v0x5572308ff550_0 .net "c_in", 0 0, L_0x55723090eb40;  alias, 1 drivers
v0x5572308ff610_0 .net "c_out", 0 0, L_0x55723090f1d0;  alias, 1 drivers
v0x5572308ff760_0 .net "s", 0 0, L_0x55723090ed10;  alias, 1 drivers
S_0x557230900190 .scope module, "U[2]" "alu_slice" 4 16, 5 1 0, S_0x5572308fd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x55723090f380 .functor XOR 1, L_0x557230913b10, L_0x55723090f2e0, C4<0>, C4<0>;
L_0x55723090f530 .functor AND 1, L_0x5572309144f0, L_0x55723090f490, C4<1>, C4<1>;
v0x557230901070_0 .net *"_ivl_1", 0 0, L_0x55723090f2e0;  1 drivers
v0x557230901170_0 .net *"_ivl_5", 0 0, L_0x55723090f490;  1 drivers
v0x557230901250_0 .net "a", 0 0, L_0x5572309133d0;  1 drivers
v0x557230901320_0 .net "b", 0 0, L_0x557230913b10;  1 drivers
v0x5572309013c0_0 .net "b_inv", 0 0, L_0x55723090f380;  1 drivers
v0x557230901460_0 .net "c", 0 0, L_0x55723090f530;  1 drivers
v0x557230901530_0 .net "c_in", 0 0, L_0x5572309144f0;  1 drivers
v0x5572309015d0_0 .net "c_out", 0 0, L_0x55723090fbe0;  1 drivers
v0x5572309016a0_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x5572309017d0_0 .net "s", 0 0, L_0x55723090f700;  1 drivers
L_0x55723090f2e0 .part v0x557230909d80_0, 0, 1;
L_0x55723090f490 .part v0x557230909d80_0, 1, 1;
S_0x557230900410 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x557230900190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55723090f640 .functor XOR 1, L_0x5572309133d0, L_0x55723090f380, C4<0>, C4<0>;
L_0x55723090f700 .functor XOR 1, L_0x55723090f640, L_0x55723090f530, C4<0>, C4<0>;
L_0x55723090f810 .functor AND 1, L_0x5572309133d0, L_0x55723090f380, C4<1>, C4<1>;
L_0x55723090f930 .functor AND 1, L_0x55723090f380, L_0x55723090f530, C4<1>, C4<1>;
L_0x55723090fa30 .functor OR 1, L_0x55723090f810, L_0x55723090f930, C4<0>, C4<0>;
L_0x55723090faa0 .functor AND 1, L_0x5572309133d0, L_0x55723090f530, C4<1>, C4<1>;
L_0x55723090fbe0 .functor OR 1, L_0x55723090fa30, L_0x55723090faa0, C4<0>, C4<0>;
v0x5572309006a0_0 .net *"_ivl_0", 0 0, L_0x55723090f640;  1 drivers
v0x5572309007a0_0 .net *"_ivl_10", 0 0, L_0x55723090faa0;  1 drivers
v0x557230900880_0 .net *"_ivl_4", 0 0, L_0x55723090f810;  1 drivers
v0x557230900970_0 .net *"_ivl_6", 0 0, L_0x55723090f930;  1 drivers
v0x557230900a50_0 .net *"_ivl_8", 0 0, L_0x55723090fa30;  1 drivers
v0x557230900b80_0 .net "a", 0 0, L_0x5572309133d0;  alias, 1 drivers
v0x557230900c40_0 .net "b", 0 0, L_0x55723090f380;  alias, 1 drivers
v0x557230900d00_0 .net "c_in", 0 0, L_0x55723090f530;  alias, 1 drivers
v0x557230900dc0_0 .net "c_out", 0 0, L_0x55723090fbe0;  alias, 1 drivers
v0x557230900f10_0 .net "s", 0 0, L_0x55723090f700;  alias, 1 drivers
S_0x557230901940 .scope module, "U[3]" "alu_slice" 4 16, 5 1 0, S_0x5572308fd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x55723090fd90 .functor XOR 1, L_0x557230913c00, L_0x55723090fcf0, C4<0>, C4<0>;
L_0x55723090d950 .functor AND 1, L_0x5572309143f0, L_0x55723090fea0, C4<1>, C4<1>;
v0x557230902810_0 .net *"_ivl_1", 0 0, L_0x55723090fcf0;  1 drivers
v0x557230902910_0 .net *"_ivl_5", 0 0, L_0x55723090fea0;  1 drivers
v0x5572309029f0_0 .net "a", 0 0, L_0x557230913500;  1 drivers
v0x557230902ac0_0 .net "b", 0 0, L_0x557230913c00;  1 drivers
v0x557230902b60_0 .net "b_inv", 0 0, L_0x55723090fd90;  1 drivers
v0x557230902c00_0 .net "c", 0 0, L_0x55723090d950;  1 drivers
v0x557230902cd0_0 .net "c_in", 0 0, L_0x5572309143f0;  1 drivers
v0x557230902d70_0 .net "c_out", 0 0, L_0x557230910970;  1 drivers
v0x557230902e40_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x557230902f70_0 .net "s", 0 0, L_0x557230910460;  1 drivers
L_0x55723090fcf0 .part v0x557230909d80_0, 0, 1;
L_0x55723090fea0 .part v0x557230909d80_0, 1, 1;
S_0x557230901b90 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x557230901940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5572309103a0 .functor XOR 1, L_0x557230913500, L_0x55723090fd90, C4<0>, C4<0>;
L_0x557230910460 .functor XOR 1, L_0x5572309103a0, L_0x55723090d950, C4<0>, C4<0>;
L_0x557230910570 .functor AND 1, L_0x557230913500, L_0x55723090fd90, C4<1>, C4<1>;
L_0x557230910670 .functor AND 1, L_0x55723090fd90, L_0x55723090d950, C4<1>, C4<1>;
L_0x557230910770 .functor OR 1, L_0x557230910570, L_0x557230910670, C4<0>, C4<0>;
L_0x557230910830 .functor AND 1, L_0x557230913500, L_0x55723090d950, C4<1>, C4<1>;
L_0x557230910970 .functor OR 1, L_0x557230910770, L_0x557230910830, C4<0>, C4<0>;
v0x557230901e40_0 .net *"_ivl_0", 0 0, L_0x5572309103a0;  1 drivers
v0x557230901f40_0 .net *"_ivl_10", 0 0, L_0x557230910830;  1 drivers
v0x557230902020_0 .net *"_ivl_4", 0 0, L_0x557230910570;  1 drivers
v0x557230902110_0 .net *"_ivl_6", 0 0, L_0x557230910670;  1 drivers
v0x5572309021f0_0 .net *"_ivl_8", 0 0, L_0x557230910770;  1 drivers
v0x557230902320_0 .net "a", 0 0, L_0x557230913500;  alias, 1 drivers
v0x5572309023e0_0 .net "b", 0 0, L_0x55723090fd90;  alias, 1 drivers
v0x5572309024a0_0 .net "c_in", 0 0, L_0x55723090d950;  alias, 1 drivers
v0x557230902560_0 .net "c_out", 0 0, L_0x557230910970;  alias, 1 drivers
v0x5572309026b0_0 .net "s", 0 0, L_0x557230910460;  alias, 1 drivers
S_0x5572309030e0 .scope module, "U[4]" "alu_slice" 4 16, 5 1 0, S_0x5572308fd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x557230910b20 .functor XOR 1, L_0x557230913d20, L_0x557230910a80, C4<0>, C4<0>;
L_0x557230910cd0 .functor AND 1, L_0x5572309146a0, L_0x557230910c30, C4<1>, C4<1>;
v0x557230903f40_0 .net *"_ivl_1", 0 0, L_0x557230910a80;  1 drivers
v0x557230904040_0 .net *"_ivl_5", 0 0, L_0x557230910c30;  1 drivers
v0x557230904120_0 .net "a", 0 0, L_0x5572309135e0;  1 drivers
v0x5572309041f0_0 .net "b", 0 0, L_0x557230913d20;  1 drivers
v0x557230904290_0 .net "b_inv", 0 0, L_0x557230910b20;  1 drivers
v0x557230904330_0 .net "c", 0 0, L_0x557230910cd0;  1 drivers
v0x557230904400_0 .net "c_in", 0 0, L_0x5572309146a0;  1 drivers
v0x5572309044a0_0 .net "c_out", 0 0, L_0x557230911360;  1 drivers
v0x557230904570_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x5572309046a0_0 .net "s", 0 0, L_0x557230910ea0;  1 drivers
L_0x557230910a80 .part v0x557230909d80_0, 0, 1;
L_0x557230910c30 .part v0x557230909d80_0, 1, 1;
S_0x557230903380 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x5572309030e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x557230910de0 .functor XOR 1, L_0x5572309135e0, L_0x557230910b20, C4<0>, C4<0>;
L_0x557230910ea0 .functor XOR 1, L_0x557230910de0, L_0x557230910cd0, C4<0>, C4<0>;
L_0x557230910fb0 .functor AND 1, L_0x5572309135e0, L_0x557230910b20, C4<1>, C4<1>;
L_0x5572309110b0 .functor AND 1, L_0x557230910b20, L_0x557230910cd0, C4<1>, C4<1>;
L_0x5572309111b0 .functor OR 1, L_0x557230910fb0, L_0x5572309110b0, C4<0>, C4<0>;
L_0x557230911220 .functor AND 1, L_0x5572309135e0, L_0x557230910cd0, C4<1>, C4<1>;
L_0x557230911360 .functor OR 1, L_0x5572309111b0, L_0x557230911220, C4<0>, C4<0>;
v0x557230903600_0 .net *"_ivl_0", 0 0, L_0x557230910de0;  1 drivers
v0x557230903700_0 .net *"_ivl_10", 0 0, L_0x557230911220;  1 drivers
v0x5572309037e0_0 .net *"_ivl_4", 0 0, L_0x557230910fb0;  1 drivers
v0x5572309038d0_0 .net *"_ivl_6", 0 0, L_0x5572309110b0;  1 drivers
v0x5572309039b0_0 .net *"_ivl_8", 0 0, L_0x5572309111b0;  1 drivers
v0x557230903ae0_0 .net "a", 0 0, L_0x5572309135e0;  alias, 1 drivers
v0x557230903ba0_0 .net "b", 0 0, L_0x557230910b20;  alias, 1 drivers
v0x557230903c60_0 .net "c_in", 0 0, L_0x557230910cd0;  alias, 1 drivers
v0x557230903d20_0 .net "c_out", 0 0, L_0x557230911360;  alias, 1 drivers
v0x557230903de0_0 .net "s", 0 0, L_0x557230910ea0;  alias, 1 drivers
S_0x557230904810 .scope module, "U[5]" "alu_slice" 4 16, 5 1 0, S_0x5572308fd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x557230911510 .functor XOR 1, L_0x557230913e10, L_0x557230911470, C4<0>, C4<0>;
L_0x5572309116c0 .functor AND 1, L_0x5572309145e0, L_0x557230911620, C4<1>, C4<1>;
v0x5572309056e0_0 .net *"_ivl_1", 0 0, L_0x557230911470;  1 drivers
v0x5572309057e0_0 .net *"_ivl_5", 0 0, L_0x557230911620;  1 drivers
v0x5572309058c0_0 .net "a", 0 0, L_0x557230913680;  1 drivers
v0x557230905990_0 .net "b", 0 0, L_0x557230913e10;  1 drivers
v0x557230905a30_0 .net "b_inv", 0 0, L_0x557230911510;  1 drivers
v0x557230905ad0_0 .net "c", 0 0, L_0x5572309116c0;  1 drivers
v0x557230905ba0_0 .net "c_in", 0 0, L_0x5572309145e0;  1 drivers
v0x557230905c40_0 .net "c_out", 0 0, L_0x557230911d50;  1 drivers
v0x557230905d10_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x557230905e40_0 .net "s", 0 0, L_0x557230911890;  1 drivers
L_0x557230911470 .part v0x557230909d80_0, 0, 1;
L_0x557230911620 .part v0x557230909d80_0, 1, 1;
S_0x557230904a60 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x557230904810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5572309117d0 .functor XOR 1, L_0x557230913680, L_0x557230911510, C4<0>, C4<0>;
L_0x557230911890 .functor XOR 1, L_0x5572309117d0, L_0x5572309116c0, C4<0>, C4<0>;
L_0x5572309119a0 .functor AND 1, L_0x557230913680, L_0x557230911510, C4<1>, C4<1>;
L_0x557230911aa0 .functor AND 1, L_0x557230911510, L_0x5572309116c0, C4<1>, C4<1>;
L_0x557230911ba0 .functor OR 1, L_0x5572309119a0, L_0x557230911aa0, C4<0>, C4<0>;
L_0x557230911c10 .functor AND 1, L_0x557230913680, L_0x5572309116c0, C4<1>, C4<1>;
L_0x557230911d50 .functor OR 1, L_0x557230911ba0, L_0x557230911c10, C4<0>, C4<0>;
v0x557230904d10_0 .net *"_ivl_0", 0 0, L_0x5572309117d0;  1 drivers
v0x557230904e10_0 .net *"_ivl_10", 0 0, L_0x557230911c10;  1 drivers
v0x557230904ef0_0 .net *"_ivl_4", 0 0, L_0x5572309119a0;  1 drivers
v0x557230904fe0_0 .net *"_ivl_6", 0 0, L_0x557230911aa0;  1 drivers
v0x5572309050c0_0 .net *"_ivl_8", 0 0, L_0x557230911ba0;  1 drivers
v0x5572309051f0_0 .net "a", 0 0, L_0x557230913680;  alias, 1 drivers
v0x5572309052b0_0 .net "b", 0 0, L_0x557230911510;  alias, 1 drivers
v0x557230905370_0 .net "c_in", 0 0, L_0x5572309116c0;  alias, 1 drivers
v0x557230905430_0 .net "c_out", 0 0, L_0x557230911d50;  alias, 1 drivers
v0x557230905580_0 .net "s", 0 0, L_0x557230911890;  alias, 1 drivers
S_0x557230905fb0 .scope module, "U[6]" "alu_slice" 4 16, 5 1 0, S_0x5572308fd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x557230911f00 .functor XOR 1, L_0x557230913f90, L_0x557230911e60, C4<0>, C4<0>;
L_0x5572309120b0 .functor AND 1, L_0x5572309148b0, L_0x557230912010, C4<1>, C4<1>;
v0x557230906e80_0 .net *"_ivl_1", 0 0, L_0x557230911e60;  1 drivers
v0x557230906f80_0 .net *"_ivl_5", 0 0, L_0x557230912010;  1 drivers
v0x557230907060_0 .net "a", 0 0, L_0x557230913770;  1 drivers
v0x557230907130_0 .net "b", 0 0, L_0x557230913f90;  1 drivers
v0x5572309071d0_0 .net "b_inv", 0 0, L_0x557230911f00;  1 drivers
v0x557230907270_0 .net "c", 0 0, L_0x5572309120b0;  1 drivers
v0x557230907340_0 .net "c_in", 0 0, L_0x5572309148b0;  1 drivers
v0x5572309073e0_0 .net "c_out", 0 0, L_0x557230912740;  1 drivers
v0x5572309074b0_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x5572309075e0_0 .net "s", 0 0, L_0x557230912280;  1 drivers
L_0x557230911e60 .part v0x557230909d80_0, 0, 1;
L_0x557230912010 .part v0x557230909d80_0, 1, 1;
S_0x557230906200 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x557230905fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5572309121c0 .functor XOR 1, L_0x557230913770, L_0x557230911f00, C4<0>, C4<0>;
L_0x557230912280 .functor XOR 1, L_0x5572309121c0, L_0x5572309120b0, C4<0>, C4<0>;
L_0x557230912390 .functor AND 1, L_0x557230913770, L_0x557230911f00, C4<1>, C4<1>;
L_0x557230912490 .functor AND 1, L_0x557230911f00, L_0x5572309120b0, C4<1>, C4<1>;
L_0x557230912590 .functor OR 1, L_0x557230912390, L_0x557230912490, C4<0>, C4<0>;
L_0x557230912600 .functor AND 1, L_0x557230913770, L_0x5572309120b0, C4<1>, C4<1>;
L_0x557230912740 .functor OR 1, L_0x557230912590, L_0x557230912600, C4<0>, C4<0>;
v0x5572309064b0_0 .net *"_ivl_0", 0 0, L_0x5572309121c0;  1 drivers
v0x5572309065b0_0 .net *"_ivl_10", 0 0, L_0x557230912600;  1 drivers
v0x557230906690_0 .net *"_ivl_4", 0 0, L_0x557230912390;  1 drivers
v0x557230906780_0 .net *"_ivl_6", 0 0, L_0x557230912490;  1 drivers
v0x557230906860_0 .net *"_ivl_8", 0 0, L_0x557230912590;  1 drivers
v0x557230906990_0 .net "a", 0 0, L_0x557230913770;  alias, 1 drivers
v0x557230906a50_0 .net "b", 0 0, L_0x557230911f00;  alias, 1 drivers
v0x557230906b10_0 .net "c_in", 0 0, L_0x5572309120b0;  alias, 1 drivers
v0x557230906bd0_0 .net "c_out", 0 0, L_0x557230912740;  alias, 1 drivers
v0x557230906d20_0 .net "s", 0 0, L_0x557230912280;  alias, 1 drivers
S_0x557230907750 .scope module, "U[7]" "alu_slice" 4 16, 5 1 0, S_0x5572308fd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 2 "f";
    .port_info 4 /OUTPUT 1 "s";
    .port_info 5 /OUTPUT 1 "c_out";
L_0x5572309128f0 .functor XOR 1, L_0x557230914080, L_0x557230912850, C4<0>, C4<0>;
L_0x557230912aa0 .functor AND 1, L_0x557230914790, L_0x557230912a00, C4<1>, C4<1>;
v0x557230908620_0 .net *"_ivl_1", 0 0, L_0x557230912850;  1 drivers
v0x557230908720_0 .net *"_ivl_5", 0 0, L_0x557230912a00;  1 drivers
v0x557230908800_0 .net "a", 0 0, L_0x557230913810;  1 drivers
v0x5572309088d0_0 .net "b", 0 0, L_0x557230914080;  1 drivers
v0x557230908970_0 .net "b_inv", 0 0, L_0x5572309128f0;  1 drivers
v0x557230908a10_0 .net "c", 0 0, L_0x557230912aa0;  1 drivers
v0x557230908ae0_0 .net "c_in", 0 0, L_0x557230914790;  1 drivers
v0x557230908b80_0 .net "c_out", 0 0, L_0x557230913130;  1 drivers
v0x557230908c50_0 .net "f", 1 0, v0x557230909d80_0;  alias, 1 drivers
v0x557230908d80_0 .net "s", 0 0, L_0x557230912c70;  1 drivers
L_0x557230912850 .part v0x557230909d80_0, 0, 1;
L_0x557230912a00 .part v0x557230909d80_0, 1, 1;
S_0x5572309079a0 .scope module, "U1" "rc_adder_slice" 5 14, 6 1 0, S_0x557230907750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x557230912bb0 .functor XOR 1, L_0x557230913810, L_0x5572309128f0, C4<0>, C4<0>;
L_0x557230912c70 .functor XOR 1, L_0x557230912bb0, L_0x557230912aa0, C4<0>, C4<0>;
L_0x557230912d80 .functor AND 1, L_0x557230913810, L_0x5572309128f0, C4<1>, C4<1>;
L_0x557230912e80 .functor AND 1, L_0x5572309128f0, L_0x557230912aa0, C4<1>, C4<1>;
L_0x557230912f80 .functor OR 1, L_0x557230912d80, L_0x557230912e80, C4<0>, C4<0>;
L_0x557230912ff0 .functor AND 1, L_0x557230913810, L_0x557230912aa0, C4<1>, C4<1>;
L_0x557230913130 .functor OR 1, L_0x557230912f80, L_0x557230912ff0, C4<0>, C4<0>;
v0x557230907c50_0 .net *"_ivl_0", 0 0, L_0x557230912bb0;  1 drivers
v0x557230907d50_0 .net *"_ivl_10", 0 0, L_0x557230912ff0;  1 drivers
v0x557230907e30_0 .net *"_ivl_4", 0 0, L_0x557230912d80;  1 drivers
v0x557230907f20_0 .net *"_ivl_6", 0 0, L_0x557230912e80;  1 drivers
v0x557230908000_0 .net *"_ivl_8", 0 0, L_0x557230912f80;  1 drivers
v0x557230908130_0 .net "a", 0 0, L_0x557230913810;  alias, 1 drivers
v0x5572309081f0_0 .net "b", 0 0, L_0x5572309128f0;  alias, 1 drivers
v0x5572309082b0_0 .net "c_in", 0 0, L_0x557230912aa0;  alias, 1 drivers
v0x557230908370_0 .net "c_out", 0 0, L_0x557230913130;  alias, 1 drivers
v0x5572309084c0_0 .net "s", 0 0, L_0x557230912c70;  alias, 1 drivers
    .scope S_0x5572308d3db0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557230909e20_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x5572308d3db0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557230909b70_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0x557230909b70_0;
    %inv;
    %store/vec4 v0x557230909b70_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x5572308d3db0;
T_2 ;
    %wait E_0x557230861120;
    %ix/getv/s 4, v0x557230909e20_0;
    %load/vec4a v0x55723090a110, 4;
    %parti/s 2, 24, 6;
    %store/vec4 v0x557230909d80_0, 0, 2;
    %ix/getv/s 4, v0x557230909e20_0;
    %load/vec4a v0x55723090a110, 4;
    %parti/s 4, 20, 6;
    %store/vec4 v0x5572309097f0_0, 0, 4;
    %ix/getv/s 4, v0x557230909e20_0;
    %load/vec4a v0x55723090a110, 4;
    %parti/s 4, 16, 6;
    %store/vec4 v0x5572309099a0_0, 0, 4;
    %ix/getv/s 4, v0x557230909e20_0;
    %load/vec4a v0x55723090a110, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5572309098d0_0, 0, 8;
    %ix/getv/s 4, v0x557230909e20_0;
    %load/vec4a v0x55723090a110, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x557230909aa0_0, 0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557230909e20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x557230909e20_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5572308d3db0;
T_3 ;
    %vpi_call/w 3 47 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5572308d3db0 {0 0 0};
    %vpi_call/w 3 50 "$readmemb", "test_vectors.txt", v0x55723090a110 {0 0 0};
    %vpi_call/w 3 51 "$display", "TIME |   A4   B4 | S4   CO4 |    A8        B8    |      S8        CO8 | " {0 0 0};
    %vpi_call/w 3 52 "$monitor", " %3d | %4b %4b | %4b %b | %8b %8b | %8b  %b |", $time, v0x5572309097f0_0, v0x5572309099a0_0, v0x557230909f50_0, v0x557230909c10_0, v0x5572309098d0_0, v0x557230909aa0_0, v0x55723090a040_0, v0x557230909cb0_0 {0 0 0};
    %delay 320, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "testbench_lab4.sv";
    "gen_alu.sv";
    "alu_slice.sv";
    "rc_adder_slice.sv";
