<?xml version='1.0'?>
<island simulinkPath='mp/txrx/BER Extraction' topLevelEntity='mp_txrx_BER_Extraction'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_4_dv' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_4_dv' stm='mp/mp_txrx_BER_Extraction_ChannelIn.stm' highLevelName='dv' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_3_dc' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_3_dc' stm='mp/mp_txrx_BER_Extraction_ChannelIn.stm' highLevelName='dc' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_1_bits' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_1_bits' stm='mp/mp_txrx_BER_Extraction_ChannelIn.stm' highLevelName='bits' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_trigger' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_2_trigger' stm='mp/mp_txrx_BER_Extraction_ChannelIn.stm' highLevelName='trigger' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_5_memory' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_5_memory' stm='mp/mp_txrx_BER_Extraction_ChannelIn.stm' highLevelName='memory' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_3_qv' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_3_qv' stm='mp/mp_txrx_BER_Extraction_ChannelOut.stm' highLevelName='qv' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_2_qc' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_2_qc' stm='mp/mp_txrx_BER_Extraction_ChannelOut.stm' highLevelName='qc' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_1_BER' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_1_BER' stm='mp/mp_txrx_BER_Extraction_ChannelOut.stm' highLevelName='BER' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_4_bit_error' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_4_bit_error' stm='mp/mp_txrx_BER_Extraction_ChannelOut.stm' highLevelName='bit_error' highLevelIndex='4' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
