<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Pollings_HLS" solutionName="solution1" date="2025-05-17T18:31:22.384+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_20_1_VITIS_LOOP_21_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="Pollings_HLS" solutionName="solution1" date="2025-05-17T18:31:22.096+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'pollings' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule bus read operation ('val', Include/Pollings.c:29) on port 'gmem' (Include/Pollings.c:29) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="Pollings_HLS" solutionName="solution1" date="2025-05-17T18:31:21.954+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'pollings' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_22', Include/Pollings.c:29) on port 'gmem' (Include/Pollings.c:29) and bus request operation ('empty_21', Include/Pollings.c:29) on port 'gmem' (Include/Pollings.c:29).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="Pollings_HLS" solutionName="solution1" date="2025-05-17T18:31:21.908+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'pollings' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', Include/Pollings.c:29) on port 'gmem' (Include/Pollings.c:29) and bus read operation ('val', Include/Pollings.c:29) on port 'gmem' (Include/Pollings.c:29).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="Pollings_HLS" solutionName="solution1" date="2025-05-17T18:31:21.881+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl&#xD;&#xA;Sourcing Tcl script 'C:/Github/HLS_Pollings/Pollings_HLS/solution1/csynth.tcl'" projectName="Pollings_HLS" solutionName="solution1" date="2025-05-17T18:31:04.688+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl&#xD;&#xA;Sourcing Tcl script 'C:/Github/HLS_Pollings/Pollings_HLS/solution1/export.tcl'" projectName="Pollings_HLS" solutionName="solution1" date="2025-05-17T18:31:43.348+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
