0.6
2018.3
Dec  7 2018
00:33:28
E:/Vivado_file/12.21test/12.21test.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/ip/dist_mem_gen_10_1/sim/dist_mem_gen_10.v,1734793308,verilog,,E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/EXT.v,,dist_mem_gen_10,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/EXT.v,1734791320,verilog,,E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/NPC.v,,EXT,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/NPC.v,1734791949,verilog,,E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/PC.v,,NPC,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/PC.v,1734792491,verilog,,E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/RF.v,,PC,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/RF.v,1734791449,verilog,,E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/alu.v,,RF,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/SCPU_TOP.v,1734792147,verilog,,,,SCPU_TOP,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/alu.v,1734791132,verilog,,E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/ctrl.v,,alu,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/ctrl.v,1734791189,verilog,,E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/dm.v,,ctrl,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/dm.v,1734791230,verilog,,E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/seg7x16.v,,dm,,,,,,,,
E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/seg7x16.v,1734791564,verilog,,E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/SCPU_TOP.v,,seg7x16,,,,,,,,
