#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jan 19 17:06:24 2022
# Process ID: 17460
# Current directory: D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13792 D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.xpr
# Log file: D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/vivado.log
# Journal file: D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_ram_out_selector_0_0
update_module_reference design_1_ram_selector_0_0
generate_target Simulation [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files -ipstatic_source_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/questa} {riviera=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
update_module_reference design_1_ram_out_selector_0_0
generate_target Simulation [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files -ipstatic_source_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/questa} {riviera=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sim.tcl
close_sim
update_module_reference design_1_top_0_0
generate_target Simulation [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files -ipstatic_source_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/questa} {riviera=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sim.tcl
relaunch_sim
run 100 us
relaunch_sim
run 100 us
close_sim
update_module_reference design_1_ram_selector_0_0
generate_target Simulation [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files -ipstatic_source_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/questa} {riviera=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sim.tcl
relaunch_sim
run 100 us
relaunch_sim
close_sim
update_module_reference design_1_ram_selector_0_0
