<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="uart.c:132:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 28 has been inferred" OldID="load-store-loop8.load.3," ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="uart.c:132:2" LoopName="anonymous" ParentFunc="ddr_write" Length="28" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="uart.c:154:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 204 has been inferred" OldID="load-store-loop.store.6," ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="uart.c:154:3" LoopName="anonymous" ParentFunc="ddr_write" Length="204" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="clu.c:17:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" OldID="load-store-loop.i.store.6," ID="scevgep12seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu.c:17:2" LoopName="anonymous" ParentFunc="ddr_write" Length="4" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="uart.c:149:21" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.store.5" BundleName="ps_ddr" VarName="ddr_header" ParentFunc="ddr_write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="uart.c:200:25" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.end.load.2" BundleName="clu_addr" VarName="uartbase" ParentFunc="uart_data_read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="uart.c:176:16" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.load.5" BundleName="clu_addr" VarName="uartbase" ParentFunc="uart_data_read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="uart.c:212:19" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then164.store.3" VarName="received_uart" ParentFunc="uart_data_read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="dlin.c:98:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 28 has been inferred" OldID="load-store-loop3.load.3," ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="dlin.c:98:2" LoopName="anonymous" ParentFunc="write_lin_ddr" Length="28" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="dlin.c:120:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 28 has been inferred" OldID="load-store-loop.store.6," ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="dlin.c:120:3" LoopName="anonymous" ParentFunc="write_lin_ddr" Length="28" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="clu.c:17:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" OldID="load-store-loop.i.store.6," ID="scevgep7seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu.c:17:2" LoopName="anonymous" ParentFunc="write_lin_ddr" Length="4" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:115:21" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.store.5" BundleName="ps_ddr" VarName="ddr_header" ParentFunc="write_lin_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:81:24" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="for.inc.load.2" BundleName="clu_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:201:19" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="for.end.store.60" VarName="received_lin" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:87:29" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then23.store.6" BundleName="clu_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:81:24" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then19.load.3" BundleName="clu_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:81:24" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.else15.load.2" BundleName="clu_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:81:24" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then3.load.3" BundleName="clu_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:87:29" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then3.store.12" BundleName="clu_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:87:29" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then3.store.16" BundleName="clu_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:81:24" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.load.2" BundleName="clu_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="dlin.c:81:24" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.load.8" BundleName="clu_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="can.c:248:16" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.i.i.load.6" BundleName="clu_addr" VarName="can_ptr" ParentFunc="clu"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="can.c:150:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="split.load.5" BundleName="clu_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="can.c:173:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.end.load.25" BundleName="clu_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="can.c:207:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="for.inc.load.10" BundleName="clu_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="can.c:220:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="for.inc189.load.8" BundleName="clu_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="can.c:231:17" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.end192.store.3" VarName="received_can" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="can.c:233:12" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.end192.load.6" BundleName="clu_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="can.c:235:26" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.end192.store.10" BundleName="clu_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="can.c:103:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 28 has been inferred" OldID="load-store-loop3.load.3," ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="can.c:103:2" LoopName="anonymous" ParentFunc="write_ddr" Length="28" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="can.c:126:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 92 has been inferred" OldID="load-store-loop.store.6," ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="can.c:126:3" LoopName="anonymous" ParentFunc="write_ddr" Length="92" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="clu.c:17:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" OldID="load-store-loop.i.store.6," ID="scevgep7seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu.c:17:2" LoopName="anonymous" ParentFunc="write_ddr" Length="4" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="can.c:120:21" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.store.5" BundleName="ps_ddr" VarName="ddr_header" ParentFunc="write_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="clu.c:17:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep12seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu.c:17:2" LoopName="anonymous" ParentFunc="ddr_write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="uart.c:154:3" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="uart.c:154:3" LoopName="anonymous" ParentFunc="ddr_write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="uart.c:132:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="uart.c:132:2" LoopName="anonymous" ParentFunc="ddr_write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="clu.c:17:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep7seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu.c:17:2" LoopName="anonymous" ParentFunc="write_lin_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="dlin.c:120:3" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="dlin.c:120:3" LoopName="anonymous" ParentFunc="write_lin_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="dlin.c:98:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="dlin.c:98:2" LoopName="anonymous" ParentFunc="write_lin_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="clu.c:17:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep7seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu.c:17:2" LoopName="anonymous" ParentFunc="write_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="can.c:126:3" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="can.c:126:3" LoopName="anonymous" ParentFunc="write_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="can.c:103:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="can.c:103:2" LoopName="anonymous" ParentFunc="write_ddr"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="can.c:103:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 28 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="can.c:103:2" LoopName="anonymous" Length="28" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="can.c:126:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 92 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="can.c:126:3" LoopName="anonymous" Length="92" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="clu.c:17:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="clu.c:17:2" LoopName="anonymous" Length="4" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="uart.c:132:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 28 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="uart.c:132:2" LoopName="anonymous" Length="28" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="uart.c:154:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 204 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="uart.c:154:3" LoopName="anonymous" Length="204" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="dlin.c:98:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 28 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="dlin.c:98:2" LoopName="anonymous" Length="28" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="dlin.c:120:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 28 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="dlin.c:120:3" LoopName="anonymous" Length="28" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

