{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1459975483697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459975483703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 16:44:43 2016 " "Processing started: Wed Apr 06 16:44:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459975483703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459975483703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g14_rotor -c g14_rotor " "Command: quartus_map --read_settings_files=on --write_settings_files=off g14_rotor -c g14_rotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459975483703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1459975484543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor-arch " "Found design unit 1: g14_rotor-arch" {  } { { "g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_rotor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517047 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor " "Found entity 1: g14_rotor" {  } { { "g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_rotor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459975517047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_26_decoder-decoder " "Found design unit 1: g14_5_26_decoder-decoder" {  } { { "g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_5_26_decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517050 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_26_decoder " "Found entity 1: g14_5_26_decoder" {  } { { "g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_5_26_decoder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459975517050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_26_5_encoder-encoder " "Found design unit 1: g14_26_5_encoder-encoder" {  } { { "g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_26_5_encoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517053 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_26_5_encoder " "Found entity 1: g14_26_5_encoder" {  } { { "g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_26_5_encoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459975517053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_barrel_shifter-shifter " "Found design unit 1: g14_barrel_shifter-shifter" {  } { { "g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_barrel_shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517056 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_barrel_shifter " "Found entity 1: g14_barrel_shifter" {  } { { "g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_barrel_shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459975517056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_counter_with_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_counter_with_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_counter_with_load-counter " "Found design unit 1: g14_counter_with_load-counter" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_counter_with_load.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517057 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_counter_with_load " "Found entity 1: g14_counter_with_load" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_counter_with_load.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459975517057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_permutation-permuter " "Found design unit 1: g14_permutation-permuter" {  } { { "g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_permutation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517060 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_permutation " "Found entity 1: g14_permutation" {  } { { "g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_permutation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459975517060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459975517060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g14_rotor " "Elaborating entity \"g14_rotor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1459975517227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_counter_with_load g14_counter_with_load:counter " "Elaborating entity \"g14_counter_with_load\" for hierarchy \"g14_counter_with_load:counter\"" {  } { { "g14_rotor.vhd" "counter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_rotor.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459975517364 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_value g14_counter_with_load.vhd(33) " "VHDL Process Statement warning at g14_counter_with_load.vhd(33): signal \"load_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_counter_with_load.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459975517391 "|g14_rotor|g14_counter_with_load:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_26_decoder g14_5_26_decoder:forward_decoder_0 " "Elaborating entity \"g14_5_26_decoder\" for hierarchy \"g14_5_26_decoder:forward_decoder_0\"" {  } { { "g14_rotor.vhd" "forward_decoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_rotor.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459975517392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_barrel_shifter g14_barrel_shifter:forward_barrel_shifter_0 " "Elaborating entity \"g14_barrel_shifter\" for hierarchy \"g14_barrel_shifter:forward_barrel_shifter_0\"" {  } { { "g14_rotor.vhd" "forward_barrel_shifter_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_rotor.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459975517407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_26_5_encoder g14_26_5_encoder:forward_encoder_0 " "Elaborating entity \"g14_26_5_encoder\" for hierarchy \"g14_26_5_encoder:forward_encoder_0\"" {  } { { "g14_rotor.vhd" "forward_encoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_rotor.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459975517426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_permutation g14_permutation:forward_permuter " "Elaborating entity \"g14_permutation\" for hierarchy \"g14_permutation:forward_permuter\"" {  } { { "g14_rotor.vhd" "forward_permuter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_rotor.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459975517440 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_counter_with_load:counter\|temp_count\[0\] g14_counter_with_load:counter\|temp_count\[0\]~_emulated g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459975523643 "|g14_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_counter_with_load:counter\|temp_count\[1\] g14_counter_with_load:counter\|temp_count\[1\]~_emulated g14_counter_with_load:counter\|temp_count\[1\]~5 " "Register \"g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"g14_counter_with_load:counter\|temp_count\[1\]~5\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459975523643 "|g14_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_counter_with_load:counter\|temp_count\[2\] g14_counter_with_load:counter\|temp_count\[2\]~_emulated g14_counter_with_load:counter\|temp_count\[2\]~9 " "Register \"g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"g14_counter_with_load:counter\|temp_count\[2\]~9\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459975523643 "|g14_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_counter_with_load:counter\|temp_count\[3\] g14_counter_with_load:counter\|temp_count\[3\]~_emulated g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459975523643 "|g14_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_counter_with_load:counter\|temp_count\[4\] g14_counter_with_load:counter\|temp_count\[4\]~_emulated g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_rotor/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459975523643 "|g14_rotor|g14_counter_with_load:counter|temp_count[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1459975523643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1459975529223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1459975533245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459975533245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1755 " "Implemented 1755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1459975533718 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1459975533718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1711 " "Implemented 1711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1459975533718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1459975533718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "914 " "Peak virtual memory: 914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459975533798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 16:45:33 2016 " "Processing ended: Wed Apr 06 16:45:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459975533798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459975533798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459975533798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1459975533798 ""}
