
active_marker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065d4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  08006760  08006760  00016760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006890  08006890  000200b0  2**0
                  CONTENTS
  4 .ARM          00000000  08006890  08006890  000200b0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006890  08006890  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006890  08006890  00016890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006894  08006894  00016894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08006898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200b0  2**0
                  CONTENTS
 10 .bss          000001f8  200000b0  200000b0  000200b0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002a8  200002a8  000200b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011dc3  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000299c  00000000  00000000  00031ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e50  00000000  00000000  00034840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d28  00000000  00000000  00035690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c7a5  00000000  00000000  000363b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000140ef  00000000  00000000  00052b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a1275  00000000  00000000  00066c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00107ec1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004198  00000000  00000000  00107f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b0 	.word	0x200000b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006744 	.word	0x08006744

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b4 	.word	0x200000b4
 80001c4:	08006744 	.word	0x08006744

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2uiz>:
 8000aa0:	004a      	lsls	r2, r1, #1
 8000aa2:	d211      	bcs.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d211      	bcs.n	8000ace <__aeabi_d2uiz+0x2e>
 8000aaa:	d50d      	bpl.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d40e      	bmi.n	8000ad4 <__aeabi_d2uiz+0x34>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_d2uiz+0x3a>
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0000 	mov.w	r0, #0
 8000ade:	4770      	bx	lr

08000ae0 <VEML6030_init>:
/*
 * @brief initialize VEML6030
 * @param sensor address
 * @return error
 */
uint8_t VEML6030_init(I2C_HandleTypeDef* p_hi2c,uint8_t addr) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af02      	add	r7, sp, #8
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	460b      	mov	r3, r1
 8000aea:	70fb      	strb	r3, [r7, #3]
  hi2c = p_hi2c;
 8000aec:	4a0a      	ldr	r2, [pc, #40]	; (8000b18 <VEML6030_init+0x38>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6013      	str	r3, [r2, #0]
  uint8_t buf[] = { 0x00, 0x00};
 8000af2:	2300      	movs	r3, #0
 8000af4:	81bb      	strh	r3, [r7, #12]
  return HAL_I2C_Master_Transmit(hi2c, addr, buf, 2, 100);
 8000af6:	4b08      	ldr	r3, [pc, #32]	; (8000b18 <VEML6030_init+0x38>)
 8000af8:	6818      	ldr	r0, [r3, #0]
 8000afa:	78fb      	ldrb	r3, [r7, #3]
 8000afc:	b299      	uxth	r1, r3
 8000afe:	f107 020c 	add.w	r2, r7, #12
 8000b02:	2364      	movs	r3, #100	; 0x64
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	2302      	movs	r3, #2
 8000b08:	f001 fd74 	bl	80025f4 <HAL_I2C_Master_Transmit>
 8000b0c:	4603      	mov	r3, r0
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3710      	adds	r7, #16
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	200000cc 	.word	0x200000cc
 8000b1c:	00000000 	.word	0x00000000

08000b20 <VEML6030_getIntTime>:
/*
 * @brief get cycle time in sensor
 * @param addr sensor address
 * @return cycle time
 */
uint16_t VEML6030_getIntTime(uint8_t addr) {
 8000b20:	b5b0      	push	{r4, r5, r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	71fb      	strb	r3, [r7, #7]
  uint16_t config = VEML6030_readWord(addr, CONF_CMD);
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f000 f858 	bl	8000be4 <VEML6030_readWord>
 8000b34:	4603      	mov	r3, r0
 8000b36:	81fb      	strh	r3, [r7, #14]
  uint8_t x2x1 = (config >> 6) & 0x03;
 8000b38:	89fb      	ldrh	r3, [r7, #14]
 8000b3a:	099b      	lsrs	r3, r3, #6
 8000b3c:	b29b      	uxth	r3, r3
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	f003 0303 	and.w	r3, r3, #3
 8000b44:	737b      	strb	r3, [r7, #13]
  uint8_t x3 = VEML6030_readBit(config, 8);
 8000b46:	89fb      	ldrh	r3, [r7, #14]
 8000b48:	2108      	movs	r1, #8
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 f874 	bl	8000c38 <VEML6030_readBit>
 8000b50:	4603      	mov	r3, r0
 8000b52:	733b      	strb	r3, [r7, #12]
  uint8_t x4 = VEML6030_readBit(config, 9);
 8000b54:	89fb      	ldrh	r3, [r7, #14]
 8000b56:	2109      	movs	r1, #9
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f000 f86d 	bl	8000c38 <VEML6030_readBit>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	72fb      	strb	r3, [r7, #11]
  uint16_t IntTime = 100 *pow(2,x2x1)/ pow(2,(x3 + x4));
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff fc71 	bl	800044c <__aeabi_ui2d>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	ec43 2b11 	vmov	d1, r2, r3
 8000b72:	ed9f 0b19 	vldr	d0, [pc, #100]	; 8000bd8 <VEML6030_getIntTime+0xb8>
 8000b76:	f004 fec9 	bl	800590c <pow>
 8000b7a:	ec51 0b10 	vmov	r0, r1, d0
 8000b7e:	f04f 0200 	mov.w	r2, #0
 8000b82:	4b17      	ldr	r3, [pc, #92]	; (8000be0 <VEML6030_getIntTime+0xc0>)
 8000b84:	f7ff fcdc 	bl	8000540 <__aeabi_dmul>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	4614      	mov	r4, r2
 8000b8e:	461d      	mov	r5, r3
 8000b90:	7b3a      	ldrb	r2, [r7, #12]
 8000b92:	7afb      	ldrb	r3, [r7, #11]
 8000b94:	4413      	add	r3, r2
 8000b96:	4618      	mov	r0, r3
 8000b98:	f7ff fc68 	bl	800046c <__aeabi_i2d>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	460b      	mov	r3, r1
 8000ba0:	ec43 2b11 	vmov	d1, r2, r3
 8000ba4:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8000bd8 <VEML6030_getIntTime+0xb8>
 8000ba8:	f004 feb0 	bl	800590c <pow>
 8000bac:	ec53 2b10 	vmov	r2, r3, d0
 8000bb0:	4620      	mov	r0, r4
 8000bb2:	4629      	mov	r1, r5
 8000bb4:	f7ff fdee 	bl	8000794 <__aeabi_ddiv>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4610      	mov	r0, r2
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	f7ff ff6e 	bl	8000aa0 <__aeabi_d2uiz>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	813b      	strh	r3, [r7, #8]
  return IntTime;
 8000bc8:	893b      	ldrh	r3, [r7, #8]
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	f3af 8000 	nop.w
 8000bd8:	00000000 	.word	0x00000000
 8000bdc:	40000000 	.word	0x40000000
 8000be0:	40590000 	.word	0x40590000

08000be4 <VEML6030_readWord>:
 * @brief read 1 word (2 bytes) from I2C bus
 * @param1 addr address
 * @param2 command read resister's address
 * @return data(Serialized)
 */
uint16_t VEML6030_readWord(uint8_t addr, uint8_t command) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b088      	sub	sp, #32
 8000be8:	af04      	add	r7, sp, #16
 8000bea:	4603      	mov	r3, r0
 8000bec:	460a      	mov	r2, r1
 8000bee:	71fb      	strb	r3, [r7, #7]
 8000bf0:	4613      	mov	r3, r2
 8000bf2:	71bb      	strb	r3, [r7, #6]
  uint8_t buf[2] = { };
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	81bb      	strh	r3, [r7, #12]
  HAL_I2C_Mem_Read(hi2c, addr, command, sizeof(uint8_t), buf, 2, 100);
 8000bf8:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <VEML6030_readWord+0x50>)
 8000bfa:	6818      	ldr	r0, [r3, #0]
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	b299      	uxth	r1, r3
 8000c00:	79bb      	ldrb	r3, [r7, #6]
 8000c02:	b29a      	uxth	r2, r3
 8000c04:	2364      	movs	r3, #100	; 0x64
 8000c06:	9302      	str	r3, [sp, #8]
 8000c08:	2302      	movs	r3, #2
 8000c0a:	9301      	str	r3, [sp, #4]
 8000c0c:	f107 030c 	add.w	r3, r7, #12
 8000c10:	9300      	str	r3, [sp, #0]
 8000c12:	2301      	movs	r3, #1
 8000c14:	f001 fde2 	bl	80027dc <HAL_I2C_Mem_Read>
  uint16_t data = (buf[1] << 8) + buf[0];
 8000c18:	7b7b      	ldrb	r3, [r7, #13]
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	021b      	lsls	r3, r3, #8
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	7b3b      	ldrb	r3, [r7, #12]
 8000c22:	b29b      	uxth	r3, r3
 8000c24:	4413      	add	r3, r2
 8000c26:	81fb      	strh	r3, [r7, #14]
  return data;
 8000c28:	89fb      	ldrh	r3, [r7, #14]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	200000cc 	.word	0x200000cc

08000c38 <VEML6030_readBit>:
/*
 * @brief read 1 bit
 * @param1 data
 * @param2 position of bit you want to read
 */
uint8_t VEML6030_readBit(uint16_t data, uint8_t pos) {
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	460a      	mov	r2, r1
 8000c42:	80fb      	strh	r3, [r7, #6]
 8000c44:	4613      	mov	r3, r2
 8000c46:	717b      	strb	r3, [r7, #5]
  return (data >> pos) & 0x01;
 8000c48:	88fa      	ldrh	r2, [r7, #6]
 8000c4a:	797b      	ldrb	r3, [r7, #5]
 8000c4c:	fa42 f303 	asr.w	r3, r2, r3
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	b2db      	uxtb	r3, r3
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <getID_Rotary>:
const DotPattern* PATTERN_ADDR[16] =
  { &PATTERN_0, &PATTERN_1, &PATTERN_2, &PATTERN_3, &PATTERN_4, &PATTERN_5,
      &PATTERN_6, &PATTERN_7, &PATTERN_8, &PATTERN_9, &PATTERN_10, &PATTERN_11,
      &PATTERN_12, &PATTERN_13, &PATTERN_14, &PATTERN_15 };

uint8_t getID_Rotary(void) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
  uint8_t ID = 0;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	71fb      	strb	r3, [r7, #7]
  ID |= !(HAL_GPIO_ReadPin(ID1_GPIO_Port, ID1_Pin)) << 0;
 8000c6e:	2108      	movs	r1, #8
 8000c70:	4822      	ldr	r0, [pc, #136]	; (8000cfc <getID_Rotary+0x98>)
 8000c72:	f001 fbff 	bl	8002474 <HAL_GPIO_ReadPin>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	bf0c      	ite	eq
 8000c7c:	2301      	moveq	r3, #1
 8000c7e:	2300      	movne	r3, #0
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	b25a      	sxtb	r2, r3
 8000c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	b25b      	sxtb	r3, r3
 8000c8c:	71fb      	strb	r3, [r7, #7]
  ID |= !(HAL_GPIO_ReadPin(ID2_GPIO_Port, ID2_Pin)) << 1;
 8000c8e:	2120      	movs	r1, #32
 8000c90:	481a      	ldr	r0, [pc, #104]	; (8000cfc <getID_Rotary+0x98>)
 8000c92:	f001 fbef 	bl	8002474 <HAL_GPIO_ReadPin>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d101      	bne.n	8000ca0 <getID_Rotary+0x3c>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	e000      	b.n	8000ca2 <getID_Rotary+0x3e>
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	b25a      	sxtb	r2, r3
 8000ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	b25b      	sxtb	r3, r3
 8000cac:	71fb      	strb	r3, [r7, #7]
  ID |= !(HAL_GPIO_ReadPin(ID4_GPIO_Port, ID4_Pin)) << 2;
 8000cae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cb6:	f001 fbdd 	bl	8002474 <HAL_GPIO_ReadPin>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d101      	bne.n	8000cc4 <getID_Rotary+0x60>
 8000cc0:	2304      	movs	r3, #4
 8000cc2:	e000      	b.n	8000cc6 <getID_Rotary+0x62>
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	b25a      	sxtb	r2, r3
 8000cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	b25b      	sxtb	r3, r3
 8000cd0:	71fb      	strb	r3, [r7, #7]
  ID |= !(HAL_GPIO_ReadPin(ID8_GPIO_Port, ID8_Pin)) << 3;
 8000cd2:	2110      	movs	r1, #16
 8000cd4:	4809      	ldr	r0, [pc, #36]	; (8000cfc <getID_Rotary+0x98>)
 8000cd6:	f001 fbcd 	bl	8002474 <HAL_GPIO_ReadPin>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d101      	bne.n	8000ce4 <getID_Rotary+0x80>
 8000ce0:	2308      	movs	r3, #8
 8000ce2:	e000      	b.n	8000ce6 <getID_Rotary+0x82>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	b25a      	sxtb	r2, r3
 8000ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	b25b      	sxtb	r3, r3
 8000cf0:	71fb      	strb	r3, [r7, #7]
  return ID;
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	48000400 	.word	0x48000400

08000d00 <getColor>:

uint8_t getColor(void){
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(COLOR_GPIO_Port, COLOR_Pin);
 8000d04:	2104      	movs	r1, #4
 8000d06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d0a:	f001 fbb3 	bl	8002474 <HAL_GPIO_ReadPin>
 8000d0e:	4603      	mov	r3, r0
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <setPattern>:

void setPattern(uint8_t ID,uint8_t color) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	460a      	mov	r2, r1
 8000d1e:	71fb      	strb	r3, [r7, #7]
 8000d20:	4613      	mov	r3, r2
 8000d22:	71bb      	strb	r3, [r7, #6]
  RGB pattern[5];
  pattern[0] = PATTERN_ADDR[ID]->dot0;
 8000d24:	79fb      	ldrb	r3, [r7, #7]
 8000d26:	4a23      	ldr	r2, [pc, #140]	; (8000db4 <setPattern+0xa0>)
 8000d28:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d2c:	f107 0308 	add.w	r3, r7, #8
 8000d30:	8811      	ldrh	r1, [r2, #0]
 8000d32:	7892      	ldrb	r2, [r2, #2]
 8000d34:	8019      	strh	r1, [r3, #0]
 8000d36:	709a      	strb	r2, [r3, #2]
  pattern[1] = PATTERN_ADDR[ID]->dot1;
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	4a1e      	ldr	r2, [pc, #120]	; (8000db4 <setPattern+0xa0>)
 8000d3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d40:	f107 030b 	add.w	r3, r7, #11
 8000d44:	3203      	adds	r2, #3
 8000d46:	8811      	ldrh	r1, [r2, #0]
 8000d48:	7892      	ldrb	r2, [r2, #2]
 8000d4a:	8019      	strh	r1, [r3, #0]
 8000d4c:	709a      	strb	r2, [r3, #2]
  pattern[2] = PATTERN_ADDR[ID]->dot2;
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	4a18      	ldr	r2, [pc, #96]	; (8000db4 <setPattern+0xa0>)
 8000d52:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d56:	f107 030e 	add.w	r3, r7, #14
 8000d5a:	3206      	adds	r2, #6
 8000d5c:	8811      	ldrh	r1, [r2, #0]
 8000d5e:	7892      	ldrb	r2, [r2, #2]
 8000d60:	8019      	strh	r1, [r3, #0]
 8000d62:	709a      	strb	r2, [r3, #2]
  pattern[3] = PATTERN_ADDR[ID]->dot3;
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	4a13      	ldr	r2, [pc, #76]	; (8000db4 <setPattern+0xa0>)
 8000d68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d6c:	f107 0311 	add.w	r3, r7, #17
 8000d70:	3209      	adds	r2, #9
 8000d72:	8811      	ldrh	r1, [r2, #0]
 8000d74:	7892      	ldrb	r2, [r2, #2]
 8000d76:	8019      	strh	r1, [r3, #0]
 8000d78:	709a      	strb	r2, [r3, #2]
  if(color == BLUE){
 8000d7a:	79bb      	ldrb	r3, [r7, #6]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d106      	bne.n	8000d8e <setPattern+0x7a>
    pattern[4] = COLOR_BLUE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	753b      	strb	r3, [r7, #20]
 8000d84:	2300      	movs	r3, #0
 8000d86:	757b      	strb	r3, [r7, #21]
 8000d88:	23ff      	movs	r3, #255	; 0xff
 8000d8a:	75bb      	strb	r3, [r7, #22]
 8000d8c:	e008      	b.n	8000da0 <setPattern+0x8c>
  }else{
    pattern[4] = COLOR_YELLOW;
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	; (8000db8 <setPattern+0xa4>)
 8000d90:	f107 0314 	add.w	r3, r7, #20
 8000d94:	6812      	ldr	r2, [r2, #0]
 8000d96:	4611      	mov	r1, r2
 8000d98:	8019      	strh	r1, [r3, #0]
 8000d9a:	3302      	adds	r3, #2
 8000d9c:	0c12      	lsrs	r2, r2, #16
 8000d9e:	701a      	strb	r2, [r3, #0]
  }
  NeoPixel_Send(pattern);
 8000da0:	f107 0308 	add.w	r3, r7, #8
 8000da4:	4618      	mov	r0, r3
 8000da6:	f000 fa9f 	bl	80012e8 <NeoPixel_Send>
}
 8000daa:	bf00      	nop
 8000dac:	3718      	adds	r7, #24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	20000000 	.word	0x20000000
 8000db8:	08006760 	.word	0x08006760

08000dbc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc2:	f000 fdb7 	bl	8001934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc6:	f000 f887 	bl	8000ed8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dca:	f000 fa05 	bl	80011d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dce:	f000 f9e5 	bl	800119c <MX_DMA_Init>
  MX_SPI1_Init();
 8000dd2:	f000 f975 	bl	80010c0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000dd6:	f000 f9b1 	bl	800113c <MX_USART1_UART_Init>
  MX_CAN_Init();
 8000dda:	f000 f8df 	bl	8000f9c <MX_CAN_Init>
  MX_I2C1_Init();
 8000dde:	f000 f911 	bl	8001004 <MX_I2C1_Init>
  MX_IWDG_Init();
 8000de2:	f000 f94f 	bl	8001084 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  VEML6030_init(&hi2c1, SENS_ADDR_0);
 8000de6:	2190      	movs	r1, #144	; 0x90
 8000de8:	4836      	ldr	r0, [pc, #216]	; (8000ec4 <main+0x108>)
 8000dea:	f7ff fe79 	bl	8000ae0 <VEML6030_init>
  VEML6030_init(&hi2c1, SENS_ADDR_1);
 8000dee:	2120      	movs	r1, #32
 8000df0:	4834      	ldr	r0, [pc, #208]	; (8000ec4 <main+0x108>)
 8000df2:	f7ff fe75 	bl	8000ae0 <VEML6030_init>
  NeoPixel_Init(&hspi1);
 8000df6:	4834      	ldr	r0, [pc, #208]	; (8000ec8 <main+0x10c>)
 8000df8:	f000 fa66 	bl	80012c8 <NeoPixel_Init>

  uint8_t ID, ID_past = 0xFF;
 8000dfc:	23ff      	movs	r3, #255	; 0xff
 8000dfe:	73fb      	strb	r3, [r7, #15]
  uint8_t color, color_past = 0xFF;
 8000e00:	23ff      	movs	r3, #255	; 0xff
 8000e02:	73bb      	strb	r3, [r7, #14]
//setup cycle
  float *cycle_basis = calloc(CYCLE_LAST, sizeof(float));
 8000e04:	2104      	movs	r1, #4
 8000e06:	2003      	movs	r0, #3
 8000e08:	f004 fc2a 	bl	8005660 <calloc>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	60bb      	str	r3, [r7, #8]
  uint32_t *cycle_old = calloc(CYCLE_LAST, sizeof(uint32_t));
 8000e10:	2104      	movs	r1, #4
 8000e12:	2003      	movs	r0, #3
 8000e14:	f004 fc24 	bl	8005660 <calloc>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	607b      	str	r3, [r7, #4]
  cycle_basis[CYCLE_MAIN] = 50;
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	4a2b      	ldr	r2, [pc, #172]	; (8000ecc <main+0x110>)
 8000e20:	601a      	str	r2, [r3, #0]
  cycle_basis[CYCLE_PATTERN] = 100;
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	3308      	adds	r3, #8
 8000e26:	4a2a      	ldr	r2, [pc, #168]	; (8000ed0 <main+0x114>)
 8000e28:	601a      	str	r2, [r3, #0]
  cycle_basis[CYCLE_SENSOR] = VEML6030_getIntTime(SENS_ADDR_0);
 8000e2a:	2090      	movs	r0, #144	; 0x90
 8000e2c:	f7ff fe78 	bl	8000b20 <VEML6030_getIntTime>
 8000e30:	4603      	mov	r3, r0
 8000e32:	ee07 3a90 	vmov	s15, r3
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	3304      	adds	r3, #4
 8000e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e3e:	edc3 7a00 	vstr	s15, [r3]
// NeoPixel_FullOff();
  HAL_Delay(100);
 8000e42:	2064      	movs	r0, #100	; 0x64
 8000e44:	f000 fddc 	bl	8001a00 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    // NeoPixel_FullBright();
    ID = getID_Rotary();
 8000e48:	f7ff ff0c 	bl	8000c64 <getID_Rotary>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	70fb      	strb	r3, [r7, #3]
    color = getColor();
 8000e50:	f7ff ff56 	bl	8000d00 <getColor>
 8000e54:	4603      	mov	r3, r0
 8000e56:	70bb      	strb	r3, [r7, #2]
    if ((ID != ID_past || color != color_past)
 8000e58:	78fa      	ldrb	r2, [r7, #3]
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d103      	bne.n	8000e68 <main+0xac>
 8000e60:	78ba      	ldrb	r2, [r7, #2]
 8000e62:	7bbb      	ldrb	r3, [r7, #14]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d01e      	beq.n	8000ea6 <main+0xea>
        && CycleController(CYCLE_PATTERN, cycle_basis, cycle_old)) {
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	68b9      	ldr	r1, [r7, #8]
 8000e6c:	2002      	movs	r0, #2
 8000e6e:	f000 fcf7 	bl	8001860 <CycleController>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d016      	beq.n	8000ea6 <main+0xea>
      ID_past = ID;
 8000e78:	78fb      	ldrb	r3, [r7, #3]
 8000e7a:	73fb      	strb	r3, [r7, #15]
      color_past = color;
 8000e7c:	78bb      	ldrb	r3, [r7, #2]
 8000e7e:	73bb      	strb	r3, [r7, #14]
      setPattern(ID, color);
 8000e80:	78ba      	ldrb	r2, [r7, #2]
 8000e82:	78fb      	ldrb	r3, [r7, #3]
 8000e84:	4611      	mov	r1, r2
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff44 	bl	8000d14 <setPattern>
      HAL_Delay(10);
 8000e8c:	200a      	movs	r0, #10
 8000e8e:	f000 fdb7 	bl	8001a00 <HAL_Delay>
      setPattern(ID, color);
 8000e92:	78ba      	ldrb	r2, [r7, #2]
 8000e94:	78fb      	ldrb	r3, [r7, #3]
 8000e96:	4611      	mov	r1, r2
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff ff3b 	bl	8000d14 <setPattern>
    }
    while (!CycleController(CYCLE_MAIN, cycle_basis, cycle_old)) {
 8000e9e:	e002      	b.n	8000ea6 <main+0xea>
      HAL_Delay(1);
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	f000 fdad 	bl	8001a00 <HAL_Delay>
    while (!CycleController(CYCLE_MAIN, cycle_basis, cycle_old)) {
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	68b9      	ldr	r1, [r7, #8]
 8000eaa:	2000      	movs	r0, #0
 8000eac:	f000 fcd8 	bl	8001860 <CycleController>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	f083 0301 	eor.w	r3, r3, #1
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d1f1      	bne.n	8000ea0 <main+0xe4>
    }
    HAL_IWDG_Refresh(&hiwdg);
 8000ebc:	4805      	ldr	r0, [pc, #20]	; (8000ed4 <main+0x118>)
 8000ebe:	f002 f8f1 	bl	80030a4 <HAL_IWDG_Refresh>
    ID = getID_Rotary();
 8000ec2:	e7c1      	b.n	8000e48 <main+0x8c>
 8000ec4:	200000f8 	.word	0x200000f8
 8000ec8:	2000015c 	.word	0x2000015c
 8000ecc:	42480000 	.word	0x42480000
 8000ed0:	42c80000 	.word	0x42c80000
 8000ed4:	2000014c 	.word	0x2000014c

08000ed8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b096      	sub	sp, #88	; 0x58
 8000edc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct =
 8000ede:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ee2:	2228      	movs	r2, #40	; 0x28
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f004 fbf4 	bl	80056d4 <memset>
    { 0 };
  RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000eec:	f107 031c 	add.w	r3, r7, #28
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
    { 0 };
  RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8000efc:	1d3b      	adds	r3, r7, #4
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]
 8000f08:	611a      	str	r2, [r3, #16]
 8000f0a:	615a      	str	r2, [r3, #20]
    { 0 };

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000f0c:	230b      	movs	r3, #11
 8000f0e:	633b      	str	r3, [r7, #48]	; 0x30
      | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f14:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV8;
 8000f16:	2307      	movs	r3, #7
 8000f18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f1e:	2310      	movs	r3, #16
 8000f20:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f22:	2301      	movs	r3, #1
 8000f24:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f26:	2302      	movs	r3, #2
 8000f28:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f2e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL13;
 8000f30:	f44f 1330 	mov.w	r3, #2883584	; 0x2c0000
 8000f34:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000f36:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f002 f8c2 	bl	80030c4 <HAL_RCC_OscConfig>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <SystemClock_Config+0x72>
    Error_Handler();
 8000f46:	f000 f9b9 	bl	80012bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000f4a:	230f      	movs	r3, #15
 8000f4c:	61fb      	str	r3, [r7, #28]
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f52:	2300      	movs	r3, #0
 8000f54:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f5a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000f60:	f107 031c 	add.w	r3, r7, #28
 8000f64:	2102      	movs	r1, #2
 8000f66:	4618      	mov	r0, r3
 8000f68:	f003 f8ea 	bl	8004140 <HAL_RCC_ClockConfig>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <SystemClock_Config+0x9e>
    Error_Handler();
 8000f72:	f000 f9a3 	bl	80012bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection =
 8000f76:	2321      	movs	r3, #33	; 0x21
 8000f78:	607b      	str	r3, [r7, #4]
  RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000f82:	1d3b      	adds	r3, r7, #4
 8000f84:	4618      	mov	r0, r3
 8000f86:	f003 fb13 	bl	80045b0 <HAL_RCCEx_PeriphCLKConfig>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <SystemClock_Config+0xbc>
    Error_Handler();
 8000f90:	f000 f994 	bl	80012bc <Error_Handler>
  }
}
 8000f94:	bf00      	nop
 8000f96:	3758      	adds	r7, #88	; 0x58
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <MX_CAN_Init>:
/**
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000fa0:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fa2:	4a17      	ldr	r2, [pc, #92]	; (8001000 <MX_CAN_Init+0x64>)
 8000fa4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000fa6:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fa8:	2210      	movs	r2, #16
 8000faa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000fac:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fb2:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000fb8:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000fc4:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000fca:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000fd0:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000fdc:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000fe2:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8000fe8:	4804      	ldr	r0, [pc, #16]	; (8000ffc <MX_CAN_Init+0x60>)
 8000fea:	f000 fd2d 	bl	8001a48 <HAL_CAN_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_CAN_Init+0x5c>
    Error_Handler();
 8000ff4:	f000 f962 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	200000d0 	.word	0x200000d0
 8001000:	40006400 	.word	0x40006400

08001004 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001008:	4b1b      	ldr	r3, [pc, #108]	; (8001078 <MX_I2C1_Init+0x74>)
 800100a:	4a1c      	ldr	r2, [pc, #112]	; (800107c <MX_I2C1_Init+0x78>)
 800100c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00101D7C;
 800100e:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <MX_I2C1_Init+0x74>)
 8001010:	4a1b      	ldr	r2, [pc, #108]	; (8001080 <MX_I2C1_Init+0x7c>)
 8001012:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001014:	4b18      	ldr	r3, [pc, #96]	; (8001078 <MX_I2C1_Init+0x74>)
 8001016:	2200      	movs	r2, #0
 8001018:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800101a:	4b17      	ldr	r3, [pc, #92]	; (8001078 <MX_I2C1_Init+0x74>)
 800101c:	2201      	movs	r2, #1
 800101e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001020:	4b15      	ldr	r3, [pc, #84]	; (8001078 <MX_I2C1_Init+0x74>)
 8001022:	2200      	movs	r2, #0
 8001024:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001026:	4b14      	ldr	r3, [pc, #80]	; (8001078 <MX_I2C1_Init+0x74>)
 8001028:	2200      	movs	r2, #0
 800102a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <MX_I2C1_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <MX_I2C1_Init+0x74>)
 8001034:	2200      	movs	r2, #0
 8001036:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <MX_I2C1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800103e:	480e      	ldr	r0, [pc, #56]	; (8001078 <MX_I2C1_Init+0x74>)
 8001040:	f001 fa48 	bl	80024d4 <HAL_I2C_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_I2C1_Init+0x4a>
    Error_Handler();
 800104a:	f000 f937 	bl	80012bc <Error_Handler>
  }

  /** Configure Analogue filter
   */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 800104e:	2100      	movs	r1, #0
 8001050:	4809      	ldr	r0, [pc, #36]	; (8001078 <MX_I2C1_Init+0x74>)
 8001052:	f001 ff41 	bl	8002ed8 <HAL_I2CEx_ConfigAnalogFilter>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_I2C1_Init+0x5c>
    Error_Handler();
 800105c:	f000 f92e 	bl	80012bc <Error_Handler>
  }

  /** Configure Digital filter
   */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8001060:	2100      	movs	r1, #0
 8001062:	4805      	ldr	r0, [pc, #20]	; (8001078 <MX_I2C1_Init+0x74>)
 8001064:	f001 ff83 	bl	8002f6e <HAL_I2CEx_ConfigDigitalFilter>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_I2C1_Init+0x6e>
    Error_Handler();
 800106e:	f000 f925 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200000f8 	.word	0x200000f8
 800107c:	40005400 	.word	0x40005400
 8001080:	00101d7c 	.word	0x00101d7c

08001084 <MX_IWDG_Init>:
/**
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void) {
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001088:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <MX_IWDG_Init+0x34>)
 800108a:	4a0c      	ldr	r2, [pc, #48]	; (80010bc <MX_IWDG_Init+0x38>)
 800108c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 800108e:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <MX_IWDG_Init+0x34>)
 8001090:	2201      	movs	r2, #1
 8001092:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001094:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <MX_IWDG_Init+0x34>)
 8001096:	f640 72ff 	movw	r2, #4095	; 0xfff
 800109a:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <MX_IWDG_Init+0x34>)
 800109e:	f640 72ff 	movw	r2, #4095	; 0xfff
 80010a2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 80010a4:	4804      	ldr	r0, [pc, #16]	; (80010b8 <MX_IWDG_Init+0x34>)
 80010a6:	f001 ffae 	bl	8003006 <HAL_IWDG_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_IWDG_Init+0x30>
    Error_Handler();
 80010b0:	f000 f904 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000014c 	.word	0x2000014c
 80010bc:	40003000 	.word	0x40003000

080010c0 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010c4:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <MX_SPI1_Init+0x74>)
 80010c6:	4a1c      	ldr	r2, [pc, #112]	; (8001138 <MX_SPI1_Init+0x78>)
 80010c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010ca:	4b1a      	ldr	r3, [pc, #104]	; (8001134 <MX_SPI1_Init+0x74>)
 80010cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80010d2:	4b18      	ldr	r3, [pc, #96]	; (8001134 <MX_SPI1_Init+0x74>)
 80010d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80010d8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010da:	4b16      	ldr	r3, [pc, #88]	; (8001134 <MX_SPI1_Init+0x74>)
 80010dc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80010e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010e2:	4b14      	ldr	r3, [pc, #80]	; (8001134 <MX_SPI1_Init+0x74>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <MX_SPI1_Init+0x74>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010ee:	4b11      	ldr	r3, [pc, #68]	; (8001134 <MX_SPI1_Init+0x74>)
 80010f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80010f6:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <MX_SPI1_Init+0x74>)
 80010f8:	2210      	movs	r2, #16
 80010fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010fc:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <MX_SPI1_Init+0x74>)
 80010fe:	2200      	movs	r2, #0
 8001100:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <MX_SPI1_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001108:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <MX_SPI1_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <MX_SPI1_Init+0x74>)
 8001110:	2207      	movs	r2, #7
 8001112:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <MX_SPI1_Init+0x74>)
 8001116:	2200      	movs	r2, #0
 8001118:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800111a:	4b06      	ldr	r3, [pc, #24]	; (8001134 <MX_SPI1_Init+0x74>)
 800111c:	2200      	movs	r2, #0
 800111e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001120:	4804      	ldr	r0, [pc, #16]	; (8001134 <MX_SPI1_Init+0x74>)
 8001122:	f003 fb6b 	bl	80047fc <HAL_SPI_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_SPI1_Init+0x70>
    Error_Handler();
 800112c:	f000 f8c6 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	2000015c 	.word	0x2000015c
 8001138:	40013000 	.word	0x40013000

0800113c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001140:	4b14      	ldr	r3, [pc, #80]	; (8001194 <MX_USART1_UART_Init+0x58>)
 8001142:	4a15      	ldr	r2, [pc, #84]	; (8001198 <MX_USART1_UART_Init+0x5c>)
 8001144:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001146:	4b13      	ldr	r3, [pc, #76]	; (8001194 <MX_USART1_UART_Init+0x58>)
 8001148:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800114c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800114e:	4b11      	ldr	r3, [pc, #68]	; (8001194 <MX_USART1_UART_Init+0x58>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001154:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <MX_USART1_UART_Init+0x58>)
 8001156:	2200      	movs	r2, #0
 8001158:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <MX_USART1_UART_Init+0x58>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001160:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <MX_USART1_UART_Init+0x58>)
 8001162:	220c      	movs	r2, #12
 8001164:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001166:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <MX_USART1_UART_Init+0x58>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800116c:	4b09      	ldr	r3, [pc, #36]	; (8001194 <MX_USART1_UART_Init+0x58>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001172:	4b08      	ldr	r3, [pc, #32]	; (8001194 <MX_USART1_UART_Init+0x58>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001178:	4b06      	ldr	r3, [pc, #24]	; (8001194 <MX_USART1_UART_Init+0x58>)
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 800117e:	4805      	ldr	r0, [pc, #20]	; (8001194 <MX_USART1_UART_Init+0x58>)
 8001180:	f003 fed4 	bl	8004f2c <HAL_UART_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_USART1_UART_Init+0x52>
    Error_Handler();
 800118a:	f000 f897 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000204 	.word	0x20000204
 8001198:	40013800 	.word	0x40013800

0800119c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011a2:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <MX_DMA_Init+0x38>)
 80011a4:	695b      	ldr	r3, [r3, #20]
 80011a6:	4a0b      	ldr	r2, [pc, #44]	; (80011d4 <MX_DMA_Init+0x38>)
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	6153      	str	r3, [r2, #20]
 80011ae:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_DMA_Init+0x38>)
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2100      	movs	r1, #0
 80011be:	200d      	movs	r0, #13
 80011c0:	f000 fe19 	bl	8001df6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80011c4:	200d      	movs	r0, #13
 80011c6:	f000 fe32 	bl	8001e2e <HAL_NVIC_EnableIRQ>

}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40021000 	.word	0x40021000

080011d8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct =
 80011de:	f107 030c 	add.w	r3, r7, #12
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]
 80011ec:	611a      	str	r2, [r3, #16]
    { 0 };

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011ee:	4b31      	ldr	r3, [pc, #196]	; (80012b4 <MX_GPIO_Init+0xdc>)
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	4a30      	ldr	r2, [pc, #192]	; (80012b4 <MX_GPIO_Init+0xdc>)
 80011f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011f8:	6153      	str	r3, [r2, #20]
 80011fa:	4b2e      	ldr	r3, [pc, #184]	; (80012b4 <MX_GPIO_Init+0xdc>)
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001206:	4b2b      	ldr	r3, [pc, #172]	; (80012b4 <MX_GPIO_Init+0xdc>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	4a2a      	ldr	r2, [pc, #168]	; (80012b4 <MX_GPIO_Init+0xdc>)
 800120c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001210:	6153      	str	r3, [r2, #20]
 8001212:	4b28      	ldr	r3, [pc, #160]	; (80012b4 <MX_GPIO_Init+0xdc>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800121e:	4b25      	ldr	r3, [pc, #148]	; (80012b4 <MX_GPIO_Init+0xdc>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	4a24      	ldr	r2, [pc, #144]	; (80012b4 <MX_GPIO_Init+0xdc>)
 8001224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001228:	6153      	str	r3, [r2, #20]
 800122a:	4b22      	ldr	r3, [pc, #136]	; (80012b4 <MX_GPIO_Init+0xdc>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001232:	603b      	str	r3, [r7, #0]
 8001234:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	2102      	movs	r1, #2
 800123a:	481f      	ldr	r0, [pc, #124]	; (80012b8 <MX_GPIO_Init+0xe0>)
 800123c:	f001 f932 	bl	80024a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : USER_SEL_Pin COLOR_Pin USER_BTN1_Pin USER_BTN2_Pin
   ID4_Pin */
  GPIO_InitStruct.Pin = USER_SEL_Pin | COLOR_Pin | USER_BTN1_Pin | USER_BTN2_Pin
 8001240:	f248 0356 	movw	r3, #32854	; 0x8056
 8001244:	60fb      	str	r3, [r7, #12]
      | ID4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001246:	2300      	movs	r3, #0
 8001248:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124e:	f107 030c 	add.w	r3, r7, #12
 8001252:	4619      	mov	r1, r3
 8001254:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001258:	f000 ff9a 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_VR_Pin */
  GPIO_InitStruct.Pin = USER_VR_Pin;
 800125c:	2308      	movs	r3, #8
 800125e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001260:	2303      	movs	r3, #3
 8001262:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_VR_GPIO_Port, &GPIO_InitStruct);
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	4619      	mov	r1, r3
 800126e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001272:	f000 ff8d 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8001276:	2302      	movs	r3, #2
 8001278:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127a:	2301      	movs	r3, #1
 800127c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001282:	2300      	movs	r3, #0
 8001284:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8001286:	f107 030c 	add.w	r3, r7, #12
 800128a:	4619      	mov	r1, r3
 800128c:	480a      	ldr	r0, [pc, #40]	; (80012b8 <MX_GPIO_Init+0xe0>)
 800128e:	f000 ff7f 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : ID1_Pin ID8_Pin ID2_Pin */
  GPIO_InitStruct.Pin = ID1_Pin | ID8_Pin | ID2_Pin;
 8001292:	2338      	movs	r3, #56	; 0x38
 8001294:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001296:	2300      	movs	r3, #0
 8001298:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129e:	f107 030c 	add.w	r3, r7, #12
 80012a2:	4619      	mov	r1, r3
 80012a4:	4804      	ldr	r0, [pc, #16]	; (80012b8 <MX_GPIO_Init+0xe0>)
 80012a6:	f000 ff73 	bl	8002190 <HAL_GPIO_Init>

}
 80012aa:	bf00      	nop
 80012ac:	3720      	adds	r7, #32
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000
 80012b8:	48000400 	.word	0x48000400

080012bc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c0:	b672      	cpsid	i
}
 80012c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80012c4:	e7fe      	b.n	80012c4 <Error_Handler+0x8>
	...

080012c8 <NeoPixel_Init>:
 */
#include "neopixel_spi.h"

SPI_HandleTypeDef *hspi;

void NeoPixel_Init(SPI_HandleTypeDef *p_hspi) {
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  hspi = p_hspi;
 80012d0:	4a04      	ldr	r2, [pc, #16]	; (80012e4 <NeoPixel_Init+0x1c>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6013      	str	r3, [r2, #0]
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	2000028c 	.word	0x2000028c

080012e8 <NeoPixel_Send>:
    RGB_buf[i].b = 255;
  }
  NeoPixel_Send(RGB_buf);
}

void NeoPixel_Send(RGB RGB_buf[]) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

  uint8_t *send_buf = (uint8_t*) calloc(sizeof(uint8_t), N * 24);
 80012f0:	2178      	movs	r1, #120	; 0x78
 80012f2:	2001      	movs	r0, #1
 80012f4:	f004 f9b4 	bl	8005660 <calloc>
 80012f8:	4603      	mov	r3, r0
 80012fa:	60fb      	str	r3, [r7, #12]
  NeoPixel_Serialize(RGB_buf, send_buf);
 80012fc:	68f9      	ldr	r1, [r7, #12]
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f000 f832 	bl	8001368 <NeoPixel_Serialize>
  NeoPixel_Reset();
 8001304:	f000 f814 	bl	8001330 <NeoPixel_Reset>
  HAL_Delay(10);
 8001308:	200a      	movs	r0, #10
 800130a:	f000 fb79 	bl	8001a00 <HAL_Delay>
  HAL_SPI_Transmit_DMA(hspi, send_buf, N * 24);
 800130e:	4b07      	ldr	r3, [pc, #28]	; (800132c <NeoPixel_Send+0x44>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2278      	movs	r2, #120	; 0x78
 8001314:	68f9      	ldr	r1, [r7, #12]
 8001316:	4618      	mov	r0, r3
 8001318:	f003 fb14 	bl	8004944 <HAL_SPI_Transmit_DMA>
  free(send_buf);
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f004 f9d1 	bl	80056c4 <free>
}
 8001322:	bf00      	nop
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	2000028c 	.word	0x2000028c

08001330 <NeoPixel_Reset>:

void NeoPixel_Reset() {
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
  uint8_t buf = NP_RESET;
 8001336:	2300      	movs	r3, #0
 8001338:	70fb      	strb	r3, [r7, #3]
  for (int i = 0; i < 100; i++) {
 800133a:	2300      	movs	r3, #0
 800133c:	607b      	str	r3, [r7, #4]
 800133e:	e009      	b.n	8001354 <NeoPixel_Reset+0x24>
    HAL_SPI_Transmit_DMA(hspi, &buf, 1);
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <NeoPixel_Reset+0x34>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	1cf9      	adds	r1, r7, #3
 8001346:	2201      	movs	r2, #1
 8001348:	4618      	mov	r0, r3
 800134a:	f003 fafb 	bl	8004944 <HAL_SPI_Transmit_DMA>
  for (int i = 0; i < 100; i++) {
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	3301      	adds	r3, #1
 8001352:	607b      	str	r3, [r7, #4]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b63      	cmp	r3, #99	; 0x63
 8001358:	ddf2      	ble.n	8001340 <NeoPixel_Reset+0x10>
  }
}
 800135a:	bf00      	nop
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	2000028c 	.word	0x2000028c

08001368 <NeoPixel_Serialize>:

void NeoPixel_Serialize(RGB RGB[], uint8_t buf[]) {
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  for (int n = 0; n < N; n++) {
 8001372:	2300      	movs	r3, #0
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	e090      	b.n	800149a <NeoPixel_Serialize+0x132>
    for (int i = 0; i < 8; i++) {
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	e086      	b.n	800148c <NeoPixel_Serialize+0x124>
      if (RGB[n].g & (1 << (7 - i))) {
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4613      	mov	r3, r2
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	4413      	add	r3, r2
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	785b      	ldrb	r3, [r3, #1]
 800138c:	461a      	mov	r2, r3
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	f1c3 0307 	rsb	r3, r3, #7
 8001394:	fa42 f303 	asr.w	r3, r2, r3
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	2b00      	cmp	r3, #0
 800139e:	d00d      	beq.n	80013bc <NeoPixel_Serialize+0x54>
        buf[n * 24 + i] = NP_HIGH;
 80013a0:	68fa      	ldr	r2, [r7, #12]
 80013a2:	4613      	mov	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	4413      	add	r3, r2
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	461a      	mov	r2, r3
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	4413      	add	r3, r2
 80013b0:	461a      	mov	r2, r3
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	4413      	add	r3, r2
 80013b6:	22f0      	movs	r2, #240	; 0xf0
 80013b8:	701a      	strb	r2, [r3, #0]
 80013ba:	e00c      	b.n	80013d6 <NeoPixel_Serialize+0x6e>
      } else {
        buf[n * 24 + i] = NP_LOW;
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	4613      	mov	r3, r2
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	4413      	add	r3, r2
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	461a      	mov	r2, r3
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	4413      	add	r3, r2
 80013cc:	461a      	mov	r2, r3
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	4413      	add	r3, r2
 80013d2:	22c0      	movs	r2, #192	; 0xc0
 80013d4:	701a      	strb	r2, [r3, #0]
      }
      if (RGB[n].r & (1 << (7 - i))) {
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	4613      	mov	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4413      	add	r3, r2
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	4413      	add	r3, r2
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	f1c3 0307 	rsb	r3, r3, #7
 80013ec:	fa42 f303 	asr.w	r3, r2, r3
 80013f0:	f003 0301 	and.w	r3, r3, #1
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d00d      	beq.n	8001414 <NeoPixel_Serialize+0xac>
        buf[n * 24 + i + 8] = NP_HIGH;
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	4613      	mov	r3, r2
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	4413      	add	r3, r2
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	461a      	mov	r2, r3
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	4413      	add	r3, r2
 8001408:	3308      	adds	r3, #8
 800140a:	683a      	ldr	r2, [r7, #0]
 800140c:	4413      	add	r3, r2
 800140e:	22f0      	movs	r2, #240	; 0xf0
 8001410:	701a      	strb	r2, [r3, #0]
 8001412:	e00c      	b.n	800142e <NeoPixel_Serialize+0xc6>
      } else {
        buf[n * 24 + i + 8] = NP_LOW;
 8001414:	68fa      	ldr	r2, [r7, #12]
 8001416:	4613      	mov	r3, r2
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	4413      	add	r3, r2
 800141c:	00db      	lsls	r3, r3, #3
 800141e:	461a      	mov	r2, r3
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	4413      	add	r3, r2
 8001424:	3308      	adds	r3, #8
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	4413      	add	r3, r2
 800142a:	22c0      	movs	r2, #192	; 0xc0
 800142c:	701a      	strb	r2, [r3, #0]
      }
      if (RGB[n].b & (1 << (7 - i))) {
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	4613      	mov	r3, r2
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	4413      	add	r3, r2
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	4413      	add	r3, r2
 800143a:	789b      	ldrb	r3, [r3, #2]
 800143c:	461a      	mov	r2, r3
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	f1c3 0307 	rsb	r3, r3, #7
 8001444:	fa42 f303 	asr.w	r3, r2, r3
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	2b00      	cmp	r3, #0
 800144e:	d00d      	beq.n	800146c <NeoPixel_Serialize+0x104>
        buf[n * 24 + i + 16] = NP_HIGH;
 8001450:	68fa      	ldr	r2, [r7, #12]
 8001452:	4613      	mov	r3, r2
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	4413      	add	r3, r2
 8001458:	00db      	lsls	r3, r3, #3
 800145a:	461a      	mov	r2, r3
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	4413      	add	r3, r2
 8001460:	3310      	adds	r3, #16
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	4413      	add	r3, r2
 8001466:	22f0      	movs	r2, #240	; 0xf0
 8001468:	701a      	strb	r2, [r3, #0]
 800146a:	e00c      	b.n	8001486 <NeoPixel_Serialize+0x11e>
      } else {
        buf[n * 24 + i + 16] = NP_LOW;
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	4613      	mov	r3, r2
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	4413      	add	r3, r2
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	461a      	mov	r2, r3
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	4413      	add	r3, r2
 800147c:	3310      	adds	r3, #16
 800147e:	683a      	ldr	r2, [r7, #0]
 8001480:	4413      	add	r3, r2
 8001482:	22c0      	movs	r2, #192	; 0xc0
 8001484:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	3301      	adds	r3, #1
 800148a:	60bb      	str	r3, [r7, #8]
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	2b07      	cmp	r3, #7
 8001490:	f77f af75 	ble.w	800137e <NeoPixel_Serialize+0x16>
  for (int n = 0; n < N; n++) {
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	3301      	adds	r3, #1
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2b04      	cmp	r3, #4
 800149e:	f77f af6b 	ble.w	8001378 <NeoPixel_Serialize+0x10>
      }
    }
  }
}
 80014a2:	bf00      	nop
 80014a4:	bf00      	nop
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b6:	4b0f      	ldr	r3, [pc, #60]	; (80014f4 <HAL_MspInit+0x44>)
 80014b8:	699b      	ldr	r3, [r3, #24]
 80014ba:	4a0e      	ldr	r2, [pc, #56]	; (80014f4 <HAL_MspInit+0x44>)
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	6193      	str	r3, [r2, #24]
 80014c2:	4b0c      	ldr	r3, [pc, #48]	; (80014f4 <HAL_MspInit+0x44>)
 80014c4:	699b      	ldr	r3, [r3, #24]
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ce:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <HAL_MspInit+0x44>)
 80014d0:	69db      	ldr	r3, [r3, #28]
 80014d2:	4a08      	ldr	r2, [pc, #32]	; (80014f4 <HAL_MspInit+0x44>)
 80014d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d8:	61d3      	str	r3, [r2, #28]
 80014da:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <HAL_MspInit+0x44>)
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40021000 	.word	0x40021000

080014f8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	; 0x28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a18      	ldr	r2, [pc, #96]	; (8001578 <HAL_CAN_MspInit+0x80>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d129      	bne.n	800156e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800151a:	4b18      	ldr	r3, [pc, #96]	; (800157c <HAL_CAN_MspInit+0x84>)
 800151c:	69db      	ldr	r3, [r3, #28]
 800151e:	4a17      	ldr	r2, [pc, #92]	; (800157c <HAL_CAN_MspInit+0x84>)
 8001520:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001524:	61d3      	str	r3, [r2, #28]
 8001526:	4b15      	ldr	r3, [pc, #84]	; (800157c <HAL_CAN_MspInit+0x84>)
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001532:	4b12      	ldr	r3, [pc, #72]	; (800157c <HAL_CAN_MspInit+0x84>)
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	4a11      	ldr	r2, [pc, #68]	; (800157c <HAL_CAN_MspInit+0x84>)
 8001538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800153c:	6153      	str	r3, [r2, #20]
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <HAL_CAN_MspInit+0x84>)
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800154a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800154e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001550:	2302      	movs	r3, #2
 8001552:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001554:	2300      	movs	r3, #0
 8001556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001558:	2303      	movs	r3, #3
 800155a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800155c:	2309      	movs	r3, #9
 800155e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	4619      	mov	r1, r3
 8001566:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800156a:	f000 fe11 	bl	8002190 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 800156e:	bf00      	nop
 8001570:	3728      	adds	r7, #40	; 0x28
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40006400 	.word	0x40006400
 800157c:	40021000 	.word	0x40021000

08001580 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08a      	sub	sp, #40	; 0x28
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a17      	ldr	r2, [pc, #92]	; (80015fc <HAL_I2C_MspInit+0x7c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d127      	bne.n	80015f2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a2:	4b17      	ldr	r3, [pc, #92]	; (8001600 <HAL_I2C_MspInit+0x80>)
 80015a4:	695b      	ldr	r3, [r3, #20]
 80015a6:	4a16      	ldr	r2, [pc, #88]	; (8001600 <HAL_I2C_MspInit+0x80>)
 80015a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015ac:	6153      	str	r3, [r2, #20]
 80015ae:	4b14      	ldr	r3, [pc, #80]	; (8001600 <HAL_I2C_MspInit+0x80>)
 80015b0:	695b      	ldr	r3, [r3, #20]
 80015b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015ba:	23c0      	movs	r3, #192	; 0xc0
 80015bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015be:	2312      	movs	r3, #18
 80015c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ca:	2304      	movs	r3, #4
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ce:	f107 0314 	add.w	r3, r7, #20
 80015d2:	4619      	mov	r1, r3
 80015d4:	480b      	ldr	r0, [pc, #44]	; (8001604 <HAL_I2C_MspInit+0x84>)
 80015d6:	f000 fddb 	bl	8002190 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015da:	4b09      	ldr	r3, [pc, #36]	; (8001600 <HAL_I2C_MspInit+0x80>)
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	4a08      	ldr	r2, [pc, #32]	; (8001600 <HAL_I2C_MspInit+0x80>)
 80015e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015e4:	61d3      	str	r3, [r2, #28]
 80015e6:	4b06      	ldr	r3, [pc, #24]	; (8001600 <HAL_I2C_MspInit+0x80>)
 80015e8:	69db      	ldr	r3, [r3, #28]
 80015ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015f2:	bf00      	nop
 80015f4:	3728      	adds	r7, #40	; 0x28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40005400 	.word	0x40005400
 8001600:	40021000 	.word	0x40021000
 8001604:	48000400 	.word	0x48000400

08001608 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b08a      	sub	sp, #40	; 0x28
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001610:	f107 0314 	add.w	r3, r7, #20
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a2a      	ldr	r2, [pc, #168]	; (80016d0 <HAL_SPI_MspInit+0xc8>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d14e      	bne.n	80016c8 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800162a:	4b2a      	ldr	r3, [pc, #168]	; (80016d4 <HAL_SPI_MspInit+0xcc>)
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	4a29      	ldr	r2, [pc, #164]	; (80016d4 <HAL_SPI_MspInit+0xcc>)
 8001630:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001634:	6193      	str	r3, [r2, #24]
 8001636:	4b27      	ldr	r3, [pc, #156]	; (80016d4 <HAL_SPI_MspInit+0xcc>)
 8001638:	699b      	ldr	r3, [r3, #24]
 800163a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001642:	4b24      	ldr	r3, [pc, #144]	; (80016d4 <HAL_SPI_MspInit+0xcc>)
 8001644:	695b      	ldr	r3, [r3, #20]
 8001646:	4a23      	ldr	r2, [pc, #140]	; (80016d4 <HAL_SPI_MspInit+0xcc>)
 8001648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800164c:	6153      	str	r3, [r2, #20]
 800164e:	4b21      	ldr	r3, [pc, #132]	; (80016d4 <HAL_SPI_MspInit+0xcc>)
 8001650:	695b      	ldr	r3, [r3, #20]
 8001652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800165a:	23a0      	movs	r3, #160	; 0xa0
 800165c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165e:	2302      	movs	r3, #2
 8001660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001666:	2303      	movs	r3, #3
 8001668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800166a:	2305      	movs	r3, #5
 800166c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	4619      	mov	r1, r3
 8001674:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001678:	f000 fd8a 	bl	8002190 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800167c:	4b16      	ldr	r3, [pc, #88]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 800167e:	4a17      	ldr	r2, [pc, #92]	; (80016dc <HAL_SPI_MspInit+0xd4>)
 8001680:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001682:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 8001684:	2210      	movs	r2, #16
 8001686:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001688:	4b13      	ldr	r3, [pc, #76]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 800168a:	2200      	movs	r2, #0
 800168c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800168e:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 8001690:	2280      	movs	r2, #128	; 0x80
 8001692:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001694:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 8001696:	2200      	movs	r2, #0
 8001698:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800169a:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 800169c:	2200      	movs	r2, #0
 800169e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80016a0:	4b0d      	ldr	r3, [pc, #52]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016a6:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80016ac:	480a      	ldr	r0, [pc, #40]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 80016ae:	f000 fbd8 	bl	8001e62 <HAL_DMA_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 80016b8:	f7ff fe00 	bl	80012bc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a06      	ldr	r2, [pc, #24]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 80016c0:	655a      	str	r2, [r3, #84]	; 0x54
 80016c2:	4a05      	ldr	r2, [pc, #20]	; (80016d8 <HAL_SPI_MspInit+0xd0>)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80016c8:	bf00      	nop
 80016ca:	3728      	adds	r7, #40	; 0x28
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40013000 	.word	0x40013000
 80016d4:	40021000 	.word	0x40021000
 80016d8:	200001c0 	.word	0x200001c0
 80016dc:	40020030 	.word	0x40020030

080016e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a18      	ldr	r2, [pc, #96]	; (8001760 <HAL_UART_MspInit+0x80>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d129      	bne.n	8001756 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001702:	4b18      	ldr	r3, [pc, #96]	; (8001764 <HAL_UART_MspInit+0x84>)
 8001704:	699b      	ldr	r3, [r3, #24]
 8001706:	4a17      	ldr	r2, [pc, #92]	; (8001764 <HAL_UART_MspInit+0x84>)
 8001708:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800170c:	6193      	str	r3, [r2, #24]
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <HAL_UART_MspInit+0x84>)
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001716:	613b      	str	r3, [r7, #16]
 8001718:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800171a:	4b12      	ldr	r3, [pc, #72]	; (8001764 <HAL_UART_MspInit+0x84>)
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	4a11      	ldr	r2, [pc, #68]	; (8001764 <HAL_UART_MspInit+0x84>)
 8001720:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001724:	6153      	str	r3, [r2, #20]
 8001726:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <HAL_UART_MspInit+0x84>)
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001732:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001736:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001738:	2302      	movs	r3, #2
 800173a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001740:	2303      	movs	r3, #3
 8001742:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001744:	2307      	movs	r3, #7
 8001746:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	4619      	mov	r1, r3
 800174e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001752:	f000 fd1d 	bl	8002190 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001756:	bf00      	nop
 8001758:	3728      	adds	r7, #40	; 0x28
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40013800 	.word	0x40013800
 8001764:	40021000 	.word	0x40021000

08001768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800176c:	e7fe      	b.n	800176c <NMI_Handler+0x4>

0800176e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001772:	e7fe      	b.n	8001772 <HardFault_Handler+0x4>

08001774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <MemManage_Handler+0x4>

0800177a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800177e:	e7fe      	b.n	800177e <BusFault_Handler+0x4>

08001780 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001784:	e7fe      	b.n	8001784 <UsageFault_Handler+0x4>

08001786 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr

080017a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017a2:	b480      	push	{r7}
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017b4:	f000 f904 	bl	80019c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}

080017bc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80017c0:	4802      	ldr	r0, [pc, #8]	; (80017cc <DMA1_Channel3_IRQHandler+0x10>)
 80017c2:	f000 fbf4 	bl	8001fae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200001c0 	.word	0x200001c0

080017d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017d8:	4a14      	ldr	r2, [pc, #80]	; (800182c <_sbrk+0x5c>)
 80017da:	4b15      	ldr	r3, [pc, #84]	; (8001830 <_sbrk+0x60>)
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017e4:	4b13      	ldr	r3, [pc, #76]	; (8001834 <_sbrk+0x64>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d102      	bne.n	80017f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017ec:	4b11      	ldr	r3, [pc, #68]	; (8001834 <_sbrk+0x64>)
 80017ee:	4a12      	ldr	r2, [pc, #72]	; (8001838 <_sbrk+0x68>)
 80017f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <_sbrk+0x64>)
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4413      	add	r3, r2
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d207      	bcs.n	8001810 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001800:	f003 ff36 	bl	8005670 <__errno>
 8001804:	4603      	mov	r3, r0
 8001806:	220c      	movs	r2, #12
 8001808:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800180a:	f04f 33ff 	mov.w	r3, #4294967295
 800180e:	e009      	b.n	8001824 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001810:	4b08      	ldr	r3, [pc, #32]	; (8001834 <_sbrk+0x64>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001816:	4b07      	ldr	r3, [pc, #28]	; (8001834 <_sbrk+0x64>)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4413      	add	r3, r2
 800181e:	4a05      	ldr	r2, [pc, #20]	; (8001834 <_sbrk+0x64>)
 8001820:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001822:	68fb      	ldr	r3, [r7, #12]
}
 8001824:	4618      	mov	r0, r3
 8001826:	3718      	adds	r7, #24
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20003000 	.word	0x20003000
 8001830:	00000400 	.word	0x00000400
 8001834:	20000290 	.word	0x20000290
 8001838:	200002a8 	.word	0x200002a8

0800183c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001840:	4b06      	ldr	r3, [pc, #24]	; (800185c <SystemInit+0x20>)
 8001842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001846:	4a05      	ldr	r2, [pc, #20]	; (800185c <SystemInit+0x20>)
 8001848:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800184c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	e000ed00 	.word	0xe000ed00

08001860 <CycleController>:

/*
 * @brief CycleController
 * @param[ms] ms Cycle[ms]
 */
bool CycleController(int data, float *basis, uint32_t *old) {
 8001860:	b590      	push	{r4, r7, lr}
 8001862:	b087      	sub	sp, #28
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
  if (old[data] == 0) {
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d107      	bne.n	800188a <CycleController+0x2a>
    old[data] = HAL_GetTick();
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	18d4      	adds	r4, r2, r3
 8001882:	f000 f8b1 	bl	80019e8 <HAL_GetTick>
 8001886:	4603      	mov	r3, r0
 8001888:	6023      	str	r3, [r4, #0]
  }
  uint32_t current = HAL_GetTick();
 800188a:	f000 f8ad 	bl	80019e8 <HAL_GetTick>
 800188e:	6178      	str	r0, [r7, #20]
  if (current - (float)old[data] > basis[data]) {
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	ee07 3a90 	vmov	s15, r3
 8001896:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	ee07 3a90 	vmov	s15, r3
 80018a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	68ba      	ldr	r2, [r7, #8]
 80018b6:	4413      	add	r3, r2
 80018b8:	edd3 7a00 	vldr	s15, [r3]
 80018bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c4:	dd07      	ble.n	80018d6 <CycleController+0x76>
    old[data] = current;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	601a      	str	r2, [r3, #0]
    return 1;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e000      	b.n	80018d8 <CycleController+0x78>
  } else {
    return 0;
 80018d6:	2300      	movs	r3, #0
  }
}
 80018d8:	4618      	mov	r0, r3
 80018da:	371c      	adds	r7, #28
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd90      	pop	{r4, r7, pc}

080018e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001918 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80018e4:	f7ff ffaa 	bl	800183c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018e8:	480c      	ldr	r0, [pc, #48]	; (800191c <LoopForever+0x6>)
  ldr r1, =_edata
 80018ea:	490d      	ldr	r1, [pc, #52]	; (8001920 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018ec:	4a0d      	ldr	r2, [pc, #52]	; (8001924 <LoopForever+0xe>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f0:	e002      	b.n	80018f8 <LoopCopyDataInit>

080018f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f6:	3304      	adds	r3, #4

080018f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018fc:	d3f9      	bcc.n	80018f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fe:	4a0a      	ldr	r2, [pc, #40]	; (8001928 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001900:	4c0a      	ldr	r4, [pc, #40]	; (800192c <LoopForever+0x16>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001904:	e001      	b.n	800190a <LoopFillZerobss>

08001906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001908:	3204      	adds	r2, #4

0800190a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800190a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800190c:	d3fb      	bcc.n	8001906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800190e:	f003 feb5 	bl	800567c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001912:	f7ff fa53 	bl	8000dbc <main>

08001916 <LoopForever>:

LoopForever:
    b LoopForever
 8001916:	e7fe      	b.n	8001916 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001918:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800191c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001920:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8001924:	08006898 	.word	0x08006898
  ldr r2, =_sbss
 8001928:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 800192c:	200002a8 	.word	0x200002a8

08001930 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001930:	e7fe      	b.n	8001930 <ADC1_2_IRQHandler>
	...

08001934 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <HAL_Init+0x28>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a07      	ldr	r2, [pc, #28]	; (800195c <HAL_Init+0x28>)
 800193e:	f043 0310 	orr.w	r3, r3, #16
 8001942:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001944:	2003      	movs	r0, #3
 8001946:	f000 fa4b 	bl	8001de0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800194a:	200f      	movs	r0, #15
 800194c:	f000 f808 	bl	8001960 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001950:	f7ff fdae 	bl	80014b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40022000 	.word	0x40022000

08001960 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001968:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <HAL_InitTick+0x54>)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_InitTick+0x58>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	4619      	mov	r1, r3
 8001972:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001976:	fbb3 f3f1 	udiv	r3, r3, r1
 800197a:	fbb2 f3f3 	udiv	r3, r2, r3
 800197e:	4618      	mov	r0, r3
 8001980:	f000 fa63 	bl	8001e4a <HAL_SYSTICK_Config>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e00e      	b.n	80019ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2b0f      	cmp	r3, #15
 8001992:	d80a      	bhi.n	80019aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001994:	2200      	movs	r2, #0
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	f04f 30ff 	mov.w	r0, #4294967295
 800199c:	f000 fa2b 	bl	8001df6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019a0:	4a06      	ldr	r2, [pc, #24]	; (80019bc <HAL_InitTick+0x5c>)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80019a6:	2300      	movs	r3, #0
 80019a8:	e000      	b.n	80019ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20000040 	.word	0x20000040
 80019b8:	20000048 	.word	0x20000048
 80019bc:	20000044 	.word	0x20000044

080019c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019c4:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <HAL_IncTick+0x20>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	461a      	mov	r2, r3
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <HAL_IncTick+0x24>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4413      	add	r3, r2
 80019d0:	4a04      	ldr	r2, [pc, #16]	; (80019e4 <HAL_IncTick+0x24>)
 80019d2:	6013      	str	r3, [r2, #0]
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	20000048 	.word	0x20000048
 80019e4:	20000294 	.word	0x20000294

080019e8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  return uwTick;  
 80019ec:	4b03      	ldr	r3, [pc, #12]	; (80019fc <HAL_GetTick+0x14>)
 80019ee:	681b      	ldr	r3, [r3, #0]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	20000294 	.word	0x20000294

08001a00 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a08:	f7ff ffee 	bl	80019e8 <HAL_GetTick>
 8001a0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a18:	d005      	beq.n	8001a26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	; (8001a44 <HAL_Delay+0x44>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	4413      	add	r3, r2
 8001a24:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001a26:	bf00      	nop
 8001a28:	f7ff ffde 	bl	80019e8 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d8f7      	bhi.n	8001a28 <HAL_Delay+0x28>
  {
  }
}
 8001a38:	bf00      	nop
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000048 	.word	0x20000048

08001a48 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e0ed      	b.n	8001c36 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d102      	bne.n	8001a6c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff fd46 	bl	80014f8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f042 0201 	orr.w	r2, r2, #1
 8001a7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a7c:	f7ff ffb4 	bl	80019e8 <HAL_GetTick>
 8001a80:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a82:	e012      	b.n	8001aaa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a84:	f7ff ffb0 	bl	80019e8 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b0a      	cmp	r3, #10
 8001a90:	d90b      	bls.n	8001aaa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2205      	movs	r2, #5
 8001aa2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e0c5      	b.n	8001c36 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0e5      	beq.n	8001a84 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0202 	bic.w	r2, r2, #2
 8001ac6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ac8:	f7ff ff8e 	bl	80019e8 <HAL_GetTick>
 8001acc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ace:	e012      	b.n	8001af6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ad0:	f7ff ff8a 	bl	80019e8 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b0a      	cmp	r3, #10
 8001adc:	d90b      	bls.n	8001af6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2205      	movs	r2, #5
 8001aee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e09f      	b.n	8001c36 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d1e5      	bne.n	8001ad0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	7e1b      	ldrb	r3, [r3, #24]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d108      	bne.n	8001b1e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	e007      	b.n	8001b2e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b2c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	7e5b      	ldrb	r3, [r3, #25]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d108      	bne.n	8001b48 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	e007      	b.n	8001b58 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b56:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	7e9b      	ldrb	r3, [r3, #26]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d108      	bne.n	8001b72 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f042 0220 	orr.w	r2, r2, #32
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	e007      	b.n	8001b82 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 0220 	bic.w	r2, r2, #32
 8001b80:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	7edb      	ldrb	r3, [r3, #27]
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d108      	bne.n	8001b9c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f022 0210 	bic.w	r2, r2, #16
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	e007      	b.n	8001bac <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f042 0210 	orr.w	r2, r2, #16
 8001baa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	7f1b      	ldrb	r3, [r3, #28]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d108      	bne.n	8001bc6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f042 0208 	orr.w	r2, r2, #8
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	e007      	b.n	8001bd6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f022 0208 	bic.w	r2, r2, #8
 8001bd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	7f5b      	ldrb	r3, [r3, #29]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d108      	bne.n	8001bf0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f042 0204 	orr.w	r2, r2, #4
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	e007      	b.n	8001c00 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f022 0204 	bic.w	r2, r2, #4
 8001bfe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	691b      	ldr	r3, [r3, #16]
 8001c0e:	431a      	orrs	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	695b      	ldr	r3, [r3, #20]
 8001c14:	ea42 0103 	orr.w	r1, r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	1e5a      	subs	r2, r3, #1
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	430a      	orrs	r2, r1
 8001c24:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c50:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c72:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	60d3      	str	r3, [r2, #12]
}
 8001c78:	bf00      	nop
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c8c:	4b04      	ldr	r3, [pc, #16]	; (8001ca0 <__NVIC_GetPriorityGrouping+0x18>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	0a1b      	lsrs	r3, r3, #8
 8001c92:	f003 0307 	and.w	r3, r3, #7
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	db0b      	blt.n	8001cce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	f003 021f 	and.w	r2, r3, #31
 8001cbc:	4907      	ldr	r1, [pc, #28]	; (8001cdc <__NVIC_EnableIRQ+0x38>)
 8001cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc2:	095b      	lsrs	r3, r3, #5
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000e100 	.word	0xe000e100

08001ce0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	6039      	str	r1, [r7, #0]
 8001cea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	db0a      	blt.n	8001d0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	490c      	ldr	r1, [pc, #48]	; (8001d2c <__NVIC_SetPriority+0x4c>)
 8001cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfe:	0112      	lsls	r2, r2, #4
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	440b      	add	r3, r1
 8001d04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d08:	e00a      	b.n	8001d20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	b2da      	uxtb	r2, r3
 8001d0e:	4908      	ldr	r1, [pc, #32]	; (8001d30 <__NVIC_SetPriority+0x50>)
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	3b04      	subs	r3, #4
 8001d18:	0112      	lsls	r2, r2, #4
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	761a      	strb	r2, [r3, #24]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	e000e100 	.word	0xe000e100
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b089      	sub	sp, #36	; 0x24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f003 0307 	and.w	r3, r3, #7
 8001d46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	f1c3 0307 	rsb	r3, r3, #7
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	bf28      	it	cs
 8001d52:	2304      	movcs	r3, #4
 8001d54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	3304      	adds	r3, #4
 8001d5a:	2b06      	cmp	r3, #6
 8001d5c:	d902      	bls.n	8001d64 <NVIC_EncodePriority+0x30>
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3b03      	subs	r3, #3
 8001d62:	e000      	b.n	8001d66 <NVIC_EncodePriority+0x32>
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d68:	f04f 32ff 	mov.w	r2, #4294967295
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43da      	mvns	r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	401a      	ands	r2, r3
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	fa01 f303 	lsl.w	r3, r1, r3
 8001d86:	43d9      	mvns	r1, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d8c:	4313      	orrs	r3, r2
         );
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3724      	adds	r7, #36	; 0x24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
	...

08001d9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dac:	d301      	bcc.n	8001db2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dae:	2301      	movs	r3, #1
 8001db0:	e00f      	b.n	8001dd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001db2:	4a0a      	ldr	r2, [pc, #40]	; (8001ddc <SysTick_Config+0x40>)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dba:	210f      	movs	r1, #15
 8001dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc0:	f7ff ff8e 	bl	8001ce0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <SysTick_Config+0x40>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dca:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <SysTick_Config+0x40>)
 8001dcc:	2207      	movs	r2, #7
 8001dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	e000e010 	.word	0xe000e010

08001de0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ff29 	bl	8001c40 <__NVIC_SetPriorityGrouping>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b086      	sub	sp, #24
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	60b9      	str	r1, [r7, #8]
 8001e00:	607a      	str	r2, [r7, #4]
 8001e02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e08:	f7ff ff3e 	bl	8001c88 <__NVIC_GetPriorityGrouping>
 8001e0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68b9      	ldr	r1, [r7, #8]
 8001e12:	6978      	ldr	r0, [r7, #20]
 8001e14:	f7ff ff8e 	bl	8001d34 <NVIC_EncodePriority>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1e:	4611      	mov	r1, r2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff5d 	bl	8001ce0 <__NVIC_SetPriority>
}
 8001e26:	bf00      	nop
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	4603      	mov	r3, r0
 8001e36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ff31 	bl	8001ca4 <__NVIC_EnableIRQ>
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b082      	sub	sp, #8
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7ff ffa2 	bl	8001d9c <SysTick_Config>
 8001e58:	4603      	mov	r3, r0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b084      	sub	sp, #16
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e037      	b.n	8001ee8 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2202      	movs	r2, #2
 8001e7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001e8e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001e92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001e9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ea8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001ebc:	68fa      	ldr	r2, [r7, #12]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	68fa      	ldr	r2, [r7, #12]
 8001ec8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 f940 	bl	8002150 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
}  
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
 8001efc:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001efe:	2300      	movs	r3, #0
 8001f00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d101      	bne.n	8001f10 <HAL_DMA_Start_IT+0x20>
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	e04a      	b.n	8001fa6 <HAL_DMA_Start_IT+0xb6>
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d13a      	bne.n	8001f98 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2202      	movs	r2, #2
 8001f26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f022 0201 	bic.w	r2, r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	68b9      	ldr	r1, [r7, #8]
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f000 f8d4 	bl	80020f4 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d008      	beq.n	8001f66 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 020e 	orr.w	r2, r2, #14
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	e00f      	b.n	8001f86 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f042 020a 	orr.w	r2, r2, #10
 8001f74:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f022 0204 	bic.w	r2, r2, #4
 8001f84:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f042 0201 	orr.w	r2, r2, #1
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	e005      	b.n	8001fa4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8001fa4:	7dfb      	ldrb	r3, [r7, #23]
} 
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3718      	adds	r7, #24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	b084      	sub	sp, #16
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	2204      	movs	r2, #4
 8001fcc:	409a      	lsls	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d024      	beq.n	8002020 <HAL_DMA_IRQHandler+0x72>
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d01f      	beq.n	8002020 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0320 	and.w	r3, r3, #32
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d107      	bne.n	8001ffe <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 0204 	bic.w	r2, r2, #4
 8001ffc:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002006:	2104      	movs	r1, #4
 8002008:	fa01 f202 	lsl.w	r2, r1, r2
 800200c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002012:	2b00      	cmp	r3, #0
 8002014:	d06a      	beq.n	80020ec <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800201e:	e065      	b.n	80020ec <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002024:	2202      	movs	r2, #2
 8002026:	409a      	lsls	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4013      	ands	r3, r2
 800202c:	2b00      	cmp	r3, #0
 800202e:	d02c      	beq.n	800208a <HAL_DMA_IRQHandler+0xdc>
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	2b00      	cmp	r3, #0
 8002038:	d027      	beq.n	800208a <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0320 	and.w	r3, r3, #32
 8002044:	2b00      	cmp	r3, #0
 8002046:	d10b      	bne.n	8002060 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f022 020a 	bic.w	r2, r2, #10
 8002056:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002068:	2102      	movs	r1, #2
 800206a:	fa01 f202 	lsl.w	r2, r1, r2
 800206e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207c:	2b00      	cmp	r3, #0
 800207e:	d035      	beq.n	80020ec <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002088:	e030      	b.n	80020ec <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	2208      	movs	r2, #8
 8002090:	409a      	lsls	r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4013      	ands	r3, r2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d028      	beq.n	80020ec <HAL_DMA_IRQHandler+0x13e>
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	f003 0308 	and.w	r3, r3, #8
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d023      	beq.n	80020ec <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f022 020e 	bic.w	r2, r2, #14
 80020b2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020bc:	2101      	movs	r1, #1
 80020be:	fa01 f202 	lsl.w	r2, r1, r2
 80020c2:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d004      	beq.n	80020ec <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	4798      	blx	r3
    }
  }
}  
 80020ea:	e7ff      	b.n	80020ec <HAL_DMA_IRQHandler+0x13e>
 80020ec:	bf00      	nop
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
 8002100:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800210a:	2101      	movs	r1, #1
 800210c:	fa01 f202 	lsl.w	r2, r1, r2
 8002110:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b10      	cmp	r3, #16
 8002120:	d108      	bne.n	8002134 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68ba      	ldr	r2, [r7, #8]
 8002130:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002132:	e007      	b.n	8002144 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68ba      	ldr	r2, [r7, #8]
 800213a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	60da      	str	r2, [r3, #12]
}
 8002144:	bf00      	nop
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	461a      	mov	r2, r3
 800215e:	4b09      	ldr	r3, [pc, #36]	; (8002184 <DMA_CalcBaseAndBitshift+0x34>)
 8002160:	4413      	add	r3, r2
 8002162:	4a09      	ldr	r2, [pc, #36]	; (8002188 <DMA_CalcBaseAndBitshift+0x38>)
 8002164:	fba2 2303 	umull	r2, r3, r2, r3
 8002168:	091b      	lsrs	r3, r3, #4
 800216a:	009a      	lsls	r2, r3, #2
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a06      	ldr	r2, [pc, #24]	; (800218c <DMA_CalcBaseAndBitshift+0x3c>)
 8002174:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002176:	bf00      	nop
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	bffdfff8 	.word	0xbffdfff8
 8002188:	cccccccd 	.word	0xcccccccd
 800218c:	40020000 	.word	0x40020000

08002190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002190:	b480      	push	{r7}
 8002192:	b087      	sub	sp, #28
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800219e:	e14e      	b.n	800243e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	2101      	movs	r1, #1
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ac:	4013      	ands	r3, r2
 80021ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8140 	beq.w	8002438 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d005      	beq.n	80021d0 <HAL_GPIO_Init+0x40>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 0303 	and.w	r3, r3, #3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d130      	bne.n	8002232 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	2203      	movs	r2, #3
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	4013      	ands	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	68da      	ldr	r2, [r3, #12]
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002206:	2201      	movs	r2, #1
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43db      	mvns	r3, r3
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	4013      	ands	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	091b      	lsrs	r3, r3, #4
 800221c:	f003 0201 	and.w	r2, r3, #1
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b03      	cmp	r3, #3
 800223c:	d017      	beq.n	800226e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	2203      	movs	r2, #3
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d123      	bne.n	80022c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	08da      	lsrs	r2, r3, #3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3208      	adds	r2, #8
 8002282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	220f      	movs	r2, #15
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43db      	mvns	r3, r3
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4013      	ands	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	691a      	ldr	r2, [r3, #16]
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	08da      	lsrs	r2, r3, #3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3208      	adds	r2, #8
 80022bc:	6939      	ldr	r1, [r7, #16]
 80022be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	2203      	movs	r2, #3
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	43db      	mvns	r3, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f003 0203 	and.w	r2, r3, #3
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 809a 	beq.w	8002438 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002304:	4b55      	ldr	r3, [pc, #340]	; (800245c <HAL_GPIO_Init+0x2cc>)
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	4a54      	ldr	r2, [pc, #336]	; (800245c <HAL_GPIO_Init+0x2cc>)
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	6193      	str	r3, [r2, #24]
 8002310:	4b52      	ldr	r3, [pc, #328]	; (800245c <HAL_GPIO_Init+0x2cc>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800231c:	4a50      	ldr	r2, [pc, #320]	; (8002460 <HAL_GPIO_Init+0x2d0>)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	089b      	lsrs	r3, r3, #2
 8002322:	3302      	adds	r3, #2
 8002324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002328:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	f003 0303 	and.w	r3, r3, #3
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	220f      	movs	r2, #15
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	4013      	ands	r3, r2
 800233e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002346:	d013      	beq.n	8002370 <HAL_GPIO_Init+0x1e0>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a46      	ldr	r2, [pc, #280]	; (8002464 <HAL_GPIO_Init+0x2d4>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d00d      	beq.n	800236c <HAL_GPIO_Init+0x1dc>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a45      	ldr	r2, [pc, #276]	; (8002468 <HAL_GPIO_Init+0x2d8>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d007      	beq.n	8002368 <HAL_GPIO_Init+0x1d8>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a44      	ldr	r2, [pc, #272]	; (800246c <HAL_GPIO_Init+0x2dc>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d101      	bne.n	8002364 <HAL_GPIO_Init+0x1d4>
 8002360:	2303      	movs	r3, #3
 8002362:	e006      	b.n	8002372 <HAL_GPIO_Init+0x1e2>
 8002364:	2305      	movs	r3, #5
 8002366:	e004      	b.n	8002372 <HAL_GPIO_Init+0x1e2>
 8002368:	2302      	movs	r3, #2
 800236a:	e002      	b.n	8002372 <HAL_GPIO_Init+0x1e2>
 800236c:	2301      	movs	r3, #1
 800236e:	e000      	b.n	8002372 <HAL_GPIO_Init+0x1e2>
 8002370:	2300      	movs	r3, #0
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	f002 0203 	and.w	r2, r2, #3
 8002378:	0092      	lsls	r2, r2, #2
 800237a:	4093      	lsls	r3, r2
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	4313      	orrs	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002382:	4937      	ldr	r1, [pc, #220]	; (8002460 <HAL_GPIO_Init+0x2d0>)
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	089b      	lsrs	r3, r3, #2
 8002388:	3302      	adds	r3, #2
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002390:	4b37      	ldr	r3, [pc, #220]	; (8002470 <HAL_GPIO_Init+0x2e0>)
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	43db      	mvns	r3, r3
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	4013      	ands	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80023b4:	4a2e      	ldr	r2, [pc, #184]	; (8002470 <HAL_GPIO_Init+0x2e0>)
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023ba:	4b2d      	ldr	r3, [pc, #180]	; (8002470 <HAL_GPIO_Init+0x2e0>)
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	43db      	mvns	r3, r3
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	4013      	ands	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d003      	beq.n	80023de <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	4313      	orrs	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80023de:	4a24      	ldr	r2, [pc, #144]	; (8002470 <HAL_GPIO_Init+0x2e0>)
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023e4:	4b22      	ldr	r3, [pc, #136]	; (8002470 <HAL_GPIO_Init+0x2e0>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	43db      	mvns	r3, r3
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	4013      	ands	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d003      	beq.n	8002408 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4313      	orrs	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002408:	4a19      	ldr	r2, [pc, #100]	; (8002470 <HAL_GPIO_Init+0x2e0>)
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800240e:	4b18      	ldr	r3, [pc, #96]	; (8002470 <HAL_GPIO_Init+0x2e0>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	43db      	mvns	r3, r3
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	4013      	ands	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4313      	orrs	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002432:	4a0f      	ldr	r2, [pc, #60]	; (8002470 <HAL_GPIO_Init+0x2e0>)
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	3301      	adds	r3, #1
 800243c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	fa22 f303 	lsr.w	r3, r2, r3
 8002448:	2b00      	cmp	r3, #0
 800244a:	f47f aea9 	bne.w	80021a0 <HAL_GPIO_Init+0x10>
  }
}
 800244e:	bf00      	nop
 8002450:	bf00      	nop
 8002452:	371c      	adds	r7, #28
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	40021000 	.word	0x40021000
 8002460:	40010000 	.word	0x40010000
 8002464:	48000400 	.word	0x48000400
 8002468:	48000800 	.word	0x48000800
 800246c:	48000c00 	.word	0x48000c00
 8002470:	40010400 	.word	0x40010400

08002474 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	691a      	ldr	r2, [r3, #16]
 8002484:	887b      	ldrh	r3, [r7, #2]
 8002486:	4013      	ands	r3, r2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d002      	beq.n	8002492 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800248c:	2301      	movs	r3, #1
 800248e:	73fb      	strb	r3, [r7, #15]
 8002490:	e001      	b.n	8002496 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002492:	2300      	movs	r3, #0
 8002494:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002496:	7bfb      	ldrb	r3, [r7, #15]
}
 8002498:	4618      	mov	r0, r3
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	460b      	mov	r3, r1
 80024ae:	807b      	strh	r3, [r7, #2]
 80024b0:	4613      	mov	r3, r2
 80024b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024b4:	787b      	ldrb	r3, [r7, #1]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024ba:	887a      	ldrh	r2, [r7, #2]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024c0:	e002      	b.n	80024c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024c2:	887a      	ldrh	r2, [r7, #2]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e081      	b.n	80025ea <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d106      	bne.n	8002500 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff f840 	bl	8001580 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2224      	movs	r2, #36	; 0x24
 8002504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 0201 	bic.w	r2, r2, #1
 8002516:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002524:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689a      	ldr	r2, [r3, #8]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002534:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d107      	bne.n	800254e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800254a:	609a      	str	r2, [r3, #8]
 800254c:	e006      	b.n	800255c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800255a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d104      	bne.n	800256e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800256c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	6812      	ldr	r2, [r2, #0]
 8002578:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800257c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002580:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	68da      	ldr	r2, [r3, #12]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002590:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691a      	ldr	r2, [r3, #16]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	69d9      	ldr	r1, [r3, #28]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a1a      	ldr	r2, [r3, #32]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0201 	orr.w	r2, r2, #1
 80025ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2220      	movs	r2, #32
 80025d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2200      	movs	r2, #0
 80025de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b088      	sub	sp, #32
 80025f8:	af02      	add	r7, sp, #8
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	607a      	str	r2, [r7, #4]
 80025fe:	461a      	mov	r2, r3
 8002600:	460b      	mov	r3, r1
 8002602:	817b      	strh	r3, [r7, #10]
 8002604:	4613      	mov	r3, r2
 8002606:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b20      	cmp	r3, #32
 8002612:	f040 80da 	bne.w	80027ca <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800261c:	2b01      	cmp	r3, #1
 800261e:	d101      	bne.n	8002624 <HAL_I2C_Master_Transmit+0x30>
 8002620:	2302      	movs	r3, #2
 8002622:	e0d3      	b.n	80027cc <HAL_I2C_Master_Transmit+0x1d8>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800262c:	f7ff f9dc 	bl	80019e8 <HAL_GetTick>
 8002630:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	2319      	movs	r3, #25
 8002638:	2201      	movs	r2, #1
 800263a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 fa5e 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e0be      	b.n	80027cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2221      	movs	r2, #33	; 0x21
 8002652:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2210      	movs	r2, #16
 800265a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	893a      	ldrh	r2, [r7, #8]
 800266e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2200      	movs	r2, #0
 8002674:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800267a:	b29b      	uxth	r3, r3
 800267c:	2bff      	cmp	r3, #255	; 0xff
 800267e:	d90e      	bls.n	800269e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	22ff      	movs	r2, #255	; 0xff
 8002684:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800268a:	b2da      	uxtb	r2, r3
 800268c:	8979      	ldrh	r1, [r7, #10]
 800268e:	4b51      	ldr	r3, [pc, #324]	; (80027d4 <HAL_I2C_Master_Transmit+0x1e0>)
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 fbec 	bl	8002e74 <I2C_TransferConfig>
 800269c:	e06c      	b.n	8002778 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	8979      	ldrh	r1, [r7, #10]
 80026b0:	4b48      	ldr	r3, [pc, #288]	; (80027d4 <HAL_I2C_Master_Transmit+0x1e0>)
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 fbdb 	bl	8002e74 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80026be:	e05b      	b.n	8002778 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	6a39      	ldr	r1, [r7, #32]
 80026c4:	68f8      	ldr	r0, [r7, #12]
 80026c6:	f000 fa6a 	bl	8002b9e <I2C_WaitOnTXISFlagUntilTimeout>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e07b      	b.n	80027cc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d8:	781a      	ldrb	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e4:	1c5a      	adds	r2, r3, #1
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026fc:	3b01      	subs	r3, #1
 80026fe:	b29a      	uxth	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002708:	b29b      	uxth	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d034      	beq.n	8002778 <HAL_I2C_Master_Transmit+0x184>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002712:	2b00      	cmp	r3, #0
 8002714:	d130      	bne.n	8002778 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	6a3b      	ldr	r3, [r7, #32]
 800271c:	2200      	movs	r2, #0
 800271e:	2180      	movs	r1, #128	; 0x80
 8002720:	68f8      	ldr	r0, [r7, #12]
 8002722:	f000 f9ed 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e04d      	b.n	80027cc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002734:	b29b      	uxth	r3, r3
 8002736:	2bff      	cmp	r3, #255	; 0xff
 8002738:	d90e      	bls.n	8002758 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	22ff      	movs	r2, #255	; 0xff
 800273e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002744:	b2da      	uxtb	r2, r3
 8002746:	8979      	ldrh	r1, [r7, #10]
 8002748:	2300      	movs	r3, #0
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002750:	68f8      	ldr	r0, [r7, #12]
 8002752:	f000 fb8f 	bl	8002e74 <I2C_TransferConfig>
 8002756:	e00f      	b.n	8002778 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275c:	b29a      	uxth	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002766:	b2da      	uxtb	r2, r3
 8002768:	8979      	ldrh	r1, [r7, #10]
 800276a:	2300      	movs	r3, #0
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f000 fb7e 	bl	8002e74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800277c:	b29b      	uxth	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d19e      	bne.n	80026c0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	6a39      	ldr	r1, [r7, #32]
 8002786:	68f8      	ldr	r0, [r7, #12]
 8002788:	f000 fa50 	bl	8002c2c <I2C_WaitOnSTOPFlagUntilTimeout>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e01a      	b.n	80027cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2220      	movs	r2, #32
 800279c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6859      	ldr	r1, [r3, #4]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4b0b      	ldr	r3, [pc, #44]	; (80027d8 <HAL_I2C_Master_Transmit+0x1e4>)
 80027aa:	400b      	ands	r3, r1
 80027ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2220      	movs	r2, #32
 80027b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e000      	b.n	80027cc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80027ca:	2302      	movs	r3, #2
  }
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	80002000 	.word	0x80002000
 80027d8:	fe00e800 	.word	0xfe00e800

080027dc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af02      	add	r7, sp, #8
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	4608      	mov	r0, r1
 80027e6:	4611      	mov	r1, r2
 80027e8:	461a      	mov	r2, r3
 80027ea:	4603      	mov	r3, r0
 80027ec:	817b      	strh	r3, [r7, #10]
 80027ee:	460b      	mov	r3, r1
 80027f0:	813b      	strh	r3, [r7, #8]
 80027f2:	4613      	mov	r3, r2
 80027f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b20      	cmp	r3, #32
 8002800:	f040 80fd 	bne.w	80029fe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d002      	beq.n	8002810 <HAL_I2C_Mem_Read+0x34>
 800280a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800280c:	2b00      	cmp	r3, #0
 800280e:	d105      	bne.n	800281c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002816:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e0f1      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002822:	2b01      	cmp	r3, #1
 8002824:	d101      	bne.n	800282a <HAL_I2C_Mem_Read+0x4e>
 8002826:	2302      	movs	r3, #2
 8002828:	e0ea      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002832:	f7ff f8d9 	bl	80019e8 <HAL_GetTick>
 8002836:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	2319      	movs	r3, #25
 800283e:	2201      	movs	r2, #1
 8002840:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 f95b 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0d5      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2222      	movs	r2, #34	; 0x22
 8002858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2240      	movs	r2, #64	; 0x40
 8002860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a3a      	ldr	r2, [r7, #32]
 800286e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002874:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800287c:	88f8      	ldrh	r0, [r7, #6]
 800287e:	893a      	ldrh	r2, [r7, #8]
 8002880:	8979      	ldrh	r1, [r7, #10]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	4603      	mov	r3, r0
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 f8bf 	bl	8002a10 <I2C_RequestMemoryRead>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d005      	beq.n	80028a4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e0ad      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	2bff      	cmp	r3, #255	; 0xff
 80028ac:	d90e      	bls.n	80028cc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	22ff      	movs	r2, #255	; 0xff
 80028b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	8979      	ldrh	r1, [r7, #10]
 80028bc:	4b52      	ldr	r3, [pc, #328]	; (8002a08 <HAL_I2C_Mem_Read+0x22c>)
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f000 fad5 	bl	8002e74 <I2C_TransferConfig>
 80028ca:	e00f      	b.n	80028ec <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	8979      	ldrh	r1, [r7, #10]
 80028de:	4b4a      	ldr	r3, [pc, #296]	; (8002a08 <HAL_I2C_Mem_Read+0x22c>)
 80028e0:	9300      	str	r3, [sp, #0]
 80028e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 fac4 	bl	8002e74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	9300      	str	r3, [sp, #0]
 80028f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f2:	2200      	movs	r2, #0
 80028f4:	2104      	movs	r1, #4
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f000 f902 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e07c      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	1c5a      	adds	r2, r3, #1
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002922:	3b01      	subs	r3, #1
 8002924:	b29a      	uxth	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800292e:	b29b      	uxth	r3, r3
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293c:	b29b      	uxth	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d034      	beq.n	80029ac <HAL_I2C_Mem_Read+0x1d0>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002946:	2b00      	cmp	r3, #0
 8002948:	d130      	bne.n	80029ac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	9300      	str	r3, [sp, #0]
 800294e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002950:	2200      	movs	r2, #0
 8002952:	2180      	movs	r1, #128	; 0x80
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f000 f8d3 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e04d      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002968:	b29b      	uxth	r3, r3
 800296a:	2bff      	cmp	r3, #255	; 0xff
 800296c:	d90e      	bls.n	800298c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	22ff      	movs	r2, #255	; 0xff
 8002972:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002978:	b2da      	uxtb	r2, r3
 800297a:	8979      	ldrh	r1, [r7, #10]
 800297c:	2300      	movs	r3, #0
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f000 fa75 	bl	8002e74 <I2C_TransferConfig>
 800298a:	e00f      	b.n	80029ac <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002990:	b29a      	uxth	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800299a:	b2da      	uxtb	r2, r3
 800299c:	8979      	ldrh	r1, [r7, #10]
 800299e:	2300      	movs	r3, #0
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 fa64 	bl	8002e74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d19a      	bne.n	80028ec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 f936 	bl	8002c2c <I2C_WaitOnSTOPFlagUntilTimeout>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e01a      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2220      	movs	r2, #32
 80029d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6859      	ldr	r1, [r3, #4]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <HAL_I2C_Mem_Read+0x230>)
 80029de:	400b      	ands	r3, r1
 80029e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2220      	movs	r2, #32
 80029e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80029fa:	2300      	movs	r3, #0
 80029fc:	e000      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80029fe:	2302      	movs	r3, #2
  }
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	80002400 	.word	0x80002400
 8002a0c:	fe00e800 	.word	0xfe00e800

08002a10 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af02      	add	r7, sp, #8
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	4608      	mov	r0, r1
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4603      	mov	r3, r0
 8002a20:	817b      	strh	r3, [r7, #10]
 8002a22:	460b      	mov	r3, r1
 8002a24:	813b      	strh	r3, [r7, #8]
 8002a26:	4613      	mov	r3, r2
 8002a28:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002a2a:	88fb      	ldrh	r3, [r7, #6]
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	8979      	ldrh	r1, [r7, #10]
 8002a30:	4b20      	ldr	r3, [pc, #128]	; (8002ab4 <I2C_RequestMemoryRead+0xa4>)
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	2300      	movs	r3, #0
 8002a36:	68f8      	ldr	r0, [r7, #12]
 8002a38:	f000 fa1c 	bl	8002e74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a3c:	69fa      	ldr	r2, [r7, #28]
 8002a3e:	69b9      	ldr	r1, [r7, #24]
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 f8ac 	bl	8002b9e <I2C_WaitOnTXISFlagUntilTimeout>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e02c      	b.n	8002aaa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d105      	bne.n	8002a62 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a56:	893b      	ldrh	r3, [r7, #8]
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	629a      	str	r2, [r3, #40]	; 0x28
 8002a60:	e015      	b.n	8002a8e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a62:	893b      	ldrh	r3, [r7, #8]
 8002a64:	0a1b      	lsrs	r3, r3, #8
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a70:	69fa      	ldr	r2, [r7, #28]
 8002a72:	69b9      	ldr	r1, [r7, #24]
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f000 f892 	bl	8002b9e <I2C_WaitOnTXISFlagUntilTimeout>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e012      	b.n	8002aaa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a84:	893b      	ldrh	r3, [r7, #8]
 8002a86:	b2da      	uxtb	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	2200      	movs	r2, #0
 8002a96:	2140      	movs	r1, #64	; 0x40
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f000 f831 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e000      	b.n	8002aaa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	80002000 	.word	0x80002000

08002ab8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d103      	bne.n	8002ad6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d007      	beq.n	8002af4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	699a      	ldr	r2, [r3, #24]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	619a      	str	r2, [r3, #24]
  }
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b10:	e031      	b.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b18:	d02d      	beq.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1a:	f7fe ff65 	bl	80019e8 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d302      	bcc.n	8002b30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d122      	bne.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	699a      	ldr	r2, [r3, #24]
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	68ba      	ldr	r2, [r7, #8]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	bf0c      	ite	eq
 8002b40:	2301      	moveq	r3, #1
 8002b42:	2300      	movne	r3, #0
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	461a      	mov	r2, r3
 8002b48:	79fb      	ldrb	r3, [r7, #7]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d113      	bne.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b52:	f043 0220 	orr.w	r2, r3, #32
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2220      	movs	r2, #32
 8002b5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e00f      	b.n	8002b96 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	699a      	ldr	r2, [r3, #24]
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	68ba      	ldr	r2, [r7, #8]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	bf0c      	ite	eq
 8002b86:	2301      	moveq	r3, #1
 8002b88:	2300      	movne	r3, #0
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d0be      	beq.n	8002b12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	60f8      	str	r0, [r7, #12]
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002baa:	e033      	b.n	8002c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	68b9      	ldr	r1, [r7, #8]
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 f87f 	bl	8002cb4 <I2C_IsErrorOccurred>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e031      	b.n	8002c24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc6:	d025      	beq.n	8002c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bc8:	f7fe ff0e 	bl	80019e8 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d302      	bcc.n	8002bde <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d11a      	bne.n	8002c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d013      	beq.n	8002c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf0:	f043 0220 	orr.w	r2, r3, #32
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e007      	b.n	8002c24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d1c4      	bne.n	8002bac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c38:	e02f      	b.n	8002c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	68b9      	ldr	r1, [r7, #8]
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 f838 	bl	8002cb4 <I2C_IsErrorOccurred>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e02d      	b.n	8002caa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c4e:	f7fe fecb 	bl	80019e8 <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	68ba      	ldr	r2, [r7, #8]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d302      	bcc.n	8002c64 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d11a      	bne.n	8002c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	f003 0320 	and.w	r3, r3, #32
 8002c6e:	2b20      	cmp	r3, #32
 8002c70:	d013      	beq.n	8002c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c76:	f043 0220 	orr.w	r2, r3, #32
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2220      	movs	r2, #32
 8002c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e007      	b.n	8002caa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b20      	cmp	r3, #32
 8002ca6:	d1c8      	bne.n	8002c3a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
	...

08002cb4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b08a      	sub	sp, #40	; 0x28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d068      	beq.n	8002db2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2210      	movs	r2, #16
 8002ce6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ce8:	e049      	b.n	8002d7e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf0:	d045      	beq.n	8002d7e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cf2:	f7fe fe79 	bl	80019e8 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d302      	bcc.n	8002d08 <I2C_IsErrorOccurred+0x54>
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d13a      	bne.n	8002d7e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d12:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002d1a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d2a:	d121      	bne.n	8002d70 <I2C_IsErrorOccurred+0xbc>
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d32:	d01d      	beq.n	8002d70 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d34:	7cfb      	ldrb	r3, [r7, #19]
 8002d36:	2b20      	cmp	r3, #32
 8002d38:	d01a      	beq.n	8002d70 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d48:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d4a:	f7fe fe4d 	bl	80019e8 <HAL_GetTick>
 8002d4e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d50:	e00e      	b.n	8002d70 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d52:	f7fe fe49 	bl	80019e8 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b19      	cmp	r3, #25
 8002d5e:	d907      	bls.n	8002d70 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d60:	6a3b      	ldr	r3, [r7, #32]
 8002d62:	f043 0320 	orr.w	r3, r3, #32
 8002d66:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002d6e:	e006      	b.n	8002d7e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b20      	cmp	r3, #32
 8002d7c:	d1e9      	bne.n	8002d52 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	f003 0320 	and.w	r3, r3, #32
 8002d88:	2b20      	cmp	r3, #32
 8002d8a:	d003      	beq.n	8002d94 <I2C_IsErrorOccurred+0xe0>
 8002d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0aa      	beq.n	8002cea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d103      	bne.n	8002da4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2220      	movs	r2, #32
 8002da2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002da4:	6a3b      	ldr	r3, [r7, #32]
 8002da6:	f043 0304 	orr.w	r3, r3, #4
 8002daa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00b      	beq.n	8002ddc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002dc4:	6a3b      	ldr	r3, [r7, #32]
 8002dc6:	f043 0301 	orr.w	r3, r3, #1
 8002dca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dd4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00b      	beq.n	8002dfe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002de6:	6a3b      	ldr	r3, [r7, #32]
 8002de8:	f043 0308 	orr.w	r3, r3, #8
 8002dec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002df6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00b      	beq.n	8002e20 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	f043 0302 	orr.w	r3, r3, #2
 8002e0e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002e20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d01c      	beq.n	8002e62 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f7ff fe45 	bl	8002ab8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6859      	ldr	r1, [r3, #4]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	4b0d      	ldr	r3, [pc, #52]	; (8002e70 <I2C_IsErrorOccurred+0x1bc>)
 8002e3a:	400b      	ands	r3, r1
 8002e3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	431a      	orrs	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2220      	movs	r2, #32
 8002e4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002e62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3728      	adds	r7, #40	; 0x28
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	fe00e800 	.word	0xfe00e800

08002e74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	607b      	str	r3, [r7, #4]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	817b      	strh	r3, [r7, #10]
 8002e82:	4613      	mov	r3, r2
 8002e84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e86:	897b      	ldrh	r3, [r7, #10]
 8002e88:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e8c:	7a7b      	ldrb	r3, [r7, #9]
 8002e8e:	041b      	lsls	r3, r3, #16
 8002e90:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e94:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e9a:	6a3b      	ldr	r3, [r7, #32]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ea2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	0d5b      	lsrs	r3, r3, #21
 8002eae:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002eb2:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <I2C_TransferConfig+0x60>)
 8002eb4:	430b      	orrs	r3, r1
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	ea02 0103 	and.w	r1, r2, r3
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ec6:	bf00      	nop
 8002ec8:	371c      	adds	r7, #28
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	03ff63ff 	.word	0x03ff63ff

08002ed8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b20      	cmp	r3, #32
 8002eec:	d138      	bne.n	8002f60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d101      	bne.n	8002efc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ef8:	2302      	movs	r3, #2
 8002efa:	e032      	b.n	8002f62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2224      	movs	r2, #36	; 0x24
 8002f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0201 	bic.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6819      	ldr	r1, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f042 0201 	orr.w	r2, r2, #1
 8002f4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2220      	movs	r2, #32
 8002f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	e000      	b.n	8002f62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f60:	2302      	movs	r3, #2
  }
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b085      	sub	sp, #20
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b20      	cmp	r3, #32
 8002f82:	d139      	bne.n	8002ff8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d101      	bne.n	8002f92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f8e:	2302      	movs	r3, #2
 8002f90:	e033      	b.n	8002ffa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2224      	movs	r2, #36	; 0x24
 8002f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0201 	bic.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	021b      	lsls	r3, r3, #8
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f042 0201 	orr.w	r2, r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	e000      	b.n	8002ffa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ff8:	2302      	movs	r3, #2
  }
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3714      	adds	r7, #20
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b084      	sub	sp, #16
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d101      	bne.n	8003018 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e041      	b.n	800309c <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003020:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f245 5255 	movw	r2, #21845	; 0x5555
 800302a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6852      	ldr	r2, [r2, #4]
 8003034:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	6892      	ldr	r2, [r2, #8]
 800303e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003040:	f7fe fcd2 	bl	80019e8 <HAL_GetTick>
 8003044:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003046:	e00f      	b.n	8003068 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003048:	f7fe fcce 	bl	80019e8 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b27      	cmp	r3, #39	; 0x27
 8003054:	d908      	bls.n	8003068 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e019      	b.n	800309c <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	f003 0307 	and.w	r3, r3, #7
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1e8      	bne.n	8003048 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	691a      	ldr	r2, [r3, #16]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	429a      	cmp	r2, r3
 8003082:	d005      	beq.n	8003090 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	68d2      	ldr	r2, [r2, #12]
 800308c:	611a      	str	r2, [r3, #16]
 800308e:	e004      	b.n	800309a <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003098:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80030b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80030b6:	2300      	movs	r3, #0
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030d4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d102      	bne.n	80030ea <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	f001 b823 	b.w	8004130 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 817d 	beq.w	80033fa <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003100:	4bbc      	ldr	r3, [pc, #752]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 030c 	and.w	r3, r3, #12
 8003108:	2b04      	cmp	r3, #4
 800310a:	d00c      	beq.n	8003126 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800310c:	4bb9      	ldr	r3, [pc, #740]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f003 030c 	and.w	r3, r3, #12
 8003114:	2b08      	cmp	r3, #8
 8003116:	d15c      	bne.n	80031d2 <HAL_RCC_OscConfig+0x10e>
 8003118:	4bb6      	ldr	r3, [pc, #728]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003120:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003124:	d155      	bne.n	80031d2 <HAL_RCC_OscConfig+0x10e>
 8003126:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800312a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003132:	fa93 f3a3 	rbit	r3, r3
 8003136:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800313a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800313e:	fab3 f383 	clz	r3, r3
 8003142:	b2db      	uxtb	r3, r3
 8003144:	095b      	lsrs	r3, r3, #5
 8003146:	b2db      	uxtb	r3, r3
 8003148:	f043 0301 	orr.w	r3, r3, #1
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b01      	cmp	r3, #1
 8003150:	d102      	bne.n	8003158 <HAL_RCC_OscConfig+0x94>
 8003152:	4ba8      	ldr	r3, [pc, #672]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	e015      	b.n	8003184 <HAL_RCC_OscConfig+0xc0>
 8003158:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800315c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003160:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003164:	fa93 f3a3 	rbit	r3, r3
 8003168:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800316c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003170:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003174:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003178:	fa93 f3a3 	rbit	r3, r3
 800317c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003180:	4b9c      	ldr	r3, [pc, #624]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003184:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003188:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800318c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003190:	fa92 f2a2 	rbit	r2, r2
 8003194:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003198:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800319c:	fab2 f282 	clz	r2, r2
 80031a0:	b2d2      	uxtb	r2, r2
 80031a2:	f042 0220 	orr.w	r2, r2, #32
 80031a6:	b2d2      	uxtb	r2, r2
 80031a8:	f002 021f 	and.w	r2, r2, #31
 80031ac:	2101      	movs	r1, #1
 80031ae:	fa01 f202 	lsl.w	r2, r1, r2
 80031b2:	4013      	ands	r3, r2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f000 811f 	beq.w	80033f8 <HAL_RCC_OscConfig+0x334>
 80031ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f040 8116 	bne.w	80033f8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	f000 bfaf 	b.w	8004130 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031e2:	d106      	bne.n	80031f2 <HAL_RCC_OscConfig+0x12e>
 80031e4:	4b83      	ldr	r3, [pc, #524]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a82      	ldr	r2, [pc, #520]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 80031ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ee:	6013      	str	r3, [r2, #0]
 80031f0:	e036      	b.n	8003260 <HAL_RCC_OscConfig+0x19c>
 80031f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0x158>
 8003202:	4b7c      	ldr	r3, [pc, #496]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a7b      	ldr	r2, [pc, #492]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003208:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800320c:	6013      	str	r3, [r2, #0]
 800320e:	4b79      	ldr	r3, [pc, #484]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a78      	ldr	r2, [pc, #480]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003214:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	e021      	b.n	8003260 <HAL_RCC_OscConfig+0x19c>
 800321c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003220:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800322c:	d10c      	bne.n	8003248 <HAL_RCC_OscConfig+0x184>
 800322e:	4b71      	ldr	r3, [pc, #452]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a70      	ldr	r2, [pc, #448]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003234:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	4b6e      	ldr	r3, [pc, #440]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a6d      	ldr	r2, [pc, #436]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003244:	6013      	str	r3, [r2, #0]
 8003246:	e00b      	b.n	8003260 <HAL_RCC_OscConfig+0x19c>
 8003248:	4b6a      	ldr	r3, [pc, #424]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a69      	ldr	r2, [pc, #420]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 800324e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	4b67      	ldr	r3, [pc, #412]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a66      	ldr	r2, [pc, #408]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 800325a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800325e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003260:	4b64      	ldr	r3, [pc, #400]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003264:	f023 020f 	bic.w	r2, r3, #15
 8003268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800326c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	495f      	ldr	r1, [pc, #380]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003276:	4313      	orrs	r3, r2
 8003278:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800327a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800327e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d059      	beq.n	800333e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800328a:	f7fe fbad 	bl	80019e8 <HAL_GetTick>
 800328e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003292:	e00a      	b.n	80032aa <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003294:	f7fe fba8 	bl	80019e8 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	2b64      	cmp	r3, #100	; 0x64
 80032a2:	d902      	bls.n	80032aa <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	f000 bf43 	b.w	8004130 <HAL_RCC_OscConfig+0x106c>
 80032aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032ae:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80032b6:	fa93 f3a3 	rbit	r3, r3
 80032ba:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80032be:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032c2:	fab3 f383 	clz	r3, r3
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	095b      	lsrs	r3, r3, #5
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	f043 0301 	orr.w	r3, r3, #1
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d102      	bne.n	80032dc <HAL_RCC_OscConfig+0x218>
 80032d6:	4b47      	ldr	r3, [pc, #284]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	e015      	b.n	8003308 <HAL_RCC_OscConfig+0x244>
 80032dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032e0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80032e8:	fa93 f3a3 	rbit	r3, r3
 80032ec:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80032f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032f4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80032f8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80032fc:	fa93 f3a3 	rbit	r3, r3
 8003300:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003304:	4b3b      	ldr	r3, [pc, #236]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 8003306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003308:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800330c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003310:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003314:	fa92 f2a2 	rbit	r2, r2
 8003318:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800331c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003320:	fab2 f282 	clz	r2, r2
 8003324:	b2d2      	uxtb	r2, r2
 8003326:	f042 0220 	orr.w	r2, r2, #32
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	f002 021f 	and.w	r2, r2, #31
 8003330:	2101      	movs	r1, #1
 8003332:	fa01 f202 	lsl.w	r2, r1, r2
 8003336:	4013      	ands	r3, r2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d0ab      	beq.n	8003294 <HAL_RCC_OscConfig+0x1d0>
 800333c:	e05d      	b.n	80033fa <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333e:	f7fe fb53 	bl	80019e8 <HAL_GetTick>
 8003342:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003346:	e00a      	b.n	800335e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003348:	f7fe fb4e 	bl	80019e8 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b64      	cmp	r3, #100	; 0x64
 8003356:	d902      	bls.n	800335e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	f000 bee9 	b.w	8004130 <HAL_RCC_OscConfig+0x106c>
 800335e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003362:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003366:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800336a:	fa93 f3a3 	rbit	r3, r3
 800336e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003372:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003376:	fab3 f383 	clz	r3, r3
 800337a:	b2db      	uxtb	r3, r3
 800337c:	095b      	lsrs	r3, r3, #5
 800337e:	b2db      	uxtb	r3, r3
 8003380:	f043 0301 	orr.w	r3, r3, #1
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b01      	cmp	r3, #1
 8003388:	d102      	bne.n	8003390 <HAL_RCC_OscConfig+0x2cc>
 800338a:	4b1a      	ldr	r3, [pc, #104]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	e015      	b.n	80033bc <HAL_RCC_OscConfig+0x2f8>
 8003390:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003394:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003398:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800339c:	fa93 f3a3 	rbit	r3, r3
 80033a0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80033a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033a8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80033ac:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80033b0:	fa93 f3a3 	rbit	r3, r3
 80033b4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80033b8:	4b0e      	ldr	r3, [pc, #56]	; (80033f4 <HAL_RCC_OscConfig+0x330>)
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033c0:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80033c4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80033c8:	fa92 f2a2 	rbit	r2, r2
 80033cc:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80033d0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80033d4:	fab2 f282 	clz	r2, r2
 80033d8:	b2d2      	uxtb	r2, r2
 80033da:	f042 0220 	orr.w	r2, r2, #32
 80033de:	b2d2      	uxtb	r2, r2
 80033e0:	f002 021f 	and.w	r2, r2, #31
 80033e4:	2101      	movs	r1, #1
 80033e6:	fa01 f202 	lsl.w	r2, r1, r2
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1ab      	bne.n	8003348 <HAL_RCC_OscConfig+0x284>
 80033f0:	e003      	b.n	80033fa <HAL_RCC_OscConfig+0x336>
 80033f2:	bf00      	nop
 80033f4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 817d 	beq.w	800370a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003410:	4ba6      	ldr	r3, [pc, #664]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f003 030c 	and.w	r3, r3, #12
 8003418:	2b00      	cmp	r3, #0
 800341a:	d00b      	beq.n	8003434 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800341c:	4ba3      	ldr	r3, [pc, #652]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f003 030c 	and.w	r3, r3, #12
 8003424:	2b08      	cmp	r3, #8
 8003426:	d172      	bne.n	800350e <HAL_RCC_OscConfig+0x44a>
 8003428:	4ba0      	ldr	r3, [pc, #640]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d16c      	bne.n	800350e <HAL_RCC_OscConfig+0x44a>
 8003434:	2302      	movs	r3, #2
 8003436:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800343e:	fa93 f3a3 	rbit	r3, r3
 8003442:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003446:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800344a:	fab3 f383 	clz	r3, r3
 800344e:	b2db      	uxtb	r3, r3
 8003450:	095b      	lsrs	r3, r3, #5
 8003452:	b2db      	uxtb	r3, r3
 8003454:	f043 0301 	orr.w	r3, r3, #1
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b01      	cmp	r3, #1
 800345c:	d102      	bne.n	8003464 <HAL_RCC_OscConfig+0x3a0>
 800345e:	4b93      	ldr	r3, [pc, #588]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	e013      	b.n	800348c <HAL_RCC_OscConfig+0x3c8>
 8003464:	2302      	movs	r3, #2
 8003466:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800346e:	fa93 f3a3 	rbit	r3, r3
 8003472:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003476:	2302      	movs	r3, #2
 8003478:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800347c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003480:	fa93 f3a3 	rbit	r3, r3
 8003484:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003488:	4b88      	ldr	r3, [pc, #544]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	2202      	movs	r2, #2
 800348e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003492:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003496:	fa92 f2a2 	rbit	r2, r2
 800349a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800349e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80034a2:	fab2 f282 	clz	r2, r2
 80034a6:	b2d2      	uxtb	r2, r2
 80034a8:	f042 0220 	orr.w	r2, r2, #32
 80034ac:	b2d2      	uxtb	r2, r2
 80034ae:	f002 021f 	and.w	r2, r2, #31
 80034b2:	2101      	movs	r1, #1
 80034b4:	fa01 f202 	lsl.w	r2, r1, r2
 80034b8:	4013      	ands	r3, r2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00a      	beq.n	80034d4 <HAL_RCC_OscConfig+0x410>
 80034be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d002      	beq.n	80034d4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	f000 be2e 	b.w	8004130 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034d4:	4b75      	ldr	r3, [pc, #468]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	21f8      	movs	r1, #248	; 0xf8
 80034ea:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ee:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80034f2:	fa91 f1a1 	rbit	r1, r1
 80034f6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80034fa:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80034fe:	fab1 f181 	clz	r1, r1
 8003502:	b2c9      	uxtb	r1, r1
 8003504:	408b      	lsls	r3, r1
 8003506:	4969      	ldr	r1, [pc, #420]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 8003508:	4313      	orrs	r3, r2
 800350a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800350c:	e0fd      	b.n	800370a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800350e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003512:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	2b00      	cmp	r3, #0
 800351c:	f000 8088 	beq.w	8003630 <HAL_RCC_OscConfig+0x56c>
 8003520:	2301      	movs	r3, #1
 8003522:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003526:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800352a:	fa93 f3a3 	rbit	r3, r3
 800352e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003532:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003536:	fab3 f383 	clz	r3, r3
 800353a:	b2db      	uxtb	r3, r3
 800353c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003540:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	461a      	mov	r2, r3
 8003548:	2301      	movs	r3, #1
 800354a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800354c:	f7fe fa4c 	bl	80019e8 <HAL_GetTick>
 8003550:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003554:	e00a      	b.n	800356c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003556:	f7fe fa47 	bl	80019e8 <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d902      	bls.n	800356c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	f000 bde2 	b.w	8004130 <HAL_RCC_OscConfig+0x106c>
 800356c:	2302      	movs	r3, #2
 800356e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003572:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003576:	fa93 f3a3 	rbit	r3, r3
 800357a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800357e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003582:	fab3 f383 	clz	r3, r3
 8003586:	b2db      	uxtb	r3, r3
 8003588:	095b      	lsrs	r3, r3, #5
 800358a:	b2db      	uxtb	r3, r3
 800358c:	f043 0301 	orr.w	r3, r3, #1
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b01      	cmp	r3, #1
 8003594:	d102      	bne.n	800359c <HAL_RCC_OscConfig+0x4d8>
 8003596:	4b45      	ldr	r3, [pc, #276]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	e013      	b.n	80035c4 <HAL_RCC_OscConfig+0x500>
 800359c:	2302      	movs	r3, #2
 800359e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80035a6:	fa93 f3a3 	rbit	r3, r3
 80035aa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80035ae:	2302      	movs	r3, #2
 80035b0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80035b4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80035b8:	fa93 f3a3 	rbit	r3, r3
 80035bc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80035c0:	4b3a      	ldr	r3, [pc, #232]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 80035c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c4:	2202      	movs	r2, #2
 80035c6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80035ca:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80035ce:	fa92 f2a2 	rbit	r2, r2
 80035d2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80035d6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80035da:	fab2 f282 	clz	r2, r2
 80035de:	b2d2      	uxtb	r2, r2
 80035e0:	f042 0220 	orr.w	r2, r2, #32
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	f002 021f 	and.w	r2, r2, #31
 80035ea:	2101      	movs	r1, #1
 80035ec:	fa01 f202 	lsl.w	r2, r1, r2
 80035f0:	4013      	ands	r3, r2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d0af      	beq.n	8003556 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f6:	4b2d      	ldr	r3, [pc, #180]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003602:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	21f8      	movs	r1, #248	; 0xf8
 800360c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003610:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003614:	fa91 f1a1 	rbit	r1, r1
 8003618:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800361c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003620:	fab1 f181 	clz	r1, r1
 8003624:	b2c9      	uxtb	r1, r1
 8003626:	408b      	lsls	r3, r1
 8003628:	4920      	ldr	r1, [pc, #128]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 800362a:	4313      	orrs	r3, r2
 800362c:	600b      	str	r3, [r1, #0]
 800362e:	e06c      	b.n	800370a <HAL_RCC_OscConfig+0x646>
 8003630:	2301      	movs	r3, #1
 8003632:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003636:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800363a:	fa93 f3a3 	rbit	r3, r3
 800363e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003642:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003646:	fab3 f383 	clz	r3, r3
 800364a:	b2db      	uxtb	r3, r3
 800364c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003650:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	461a      	mov	r2, r3
 8003658:	2300      	movs	r3, #0
 800365a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365c:	f7fe f9c4 	bl	80019e8 <HAL_GetTick>
 8003660:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003664:	e00a      	b.n	800367c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003666:	f7fe f9bf 	bl	80019e8 <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d902      	bls.n	800367c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	f000 bd5a 	b.w	8004130 <HAL_RCC_OscConfig+0x106c>
 800367c:	2302      	movs	r3, #2
 800367e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003682:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003686:	fa93 f3a3 	rbit	r3, r3
 800368a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800368e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003692:	fab3 f383 	clz	r3, r3
 8003696:	b2db      	uxtb	r3, r3
 8003698:	095b      	lsrs	r3, r3, #5
 800369a:	b2db      	uxtb	r3, r3
 800369c:	f043 0301 	orr.w	r3, r3, #1
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d104      	bne.n	80036b0 <HAL_RCC_OscConfig+0x5ec>
 80036a6:	4b01      	ldr	r3, [pc, #4]	; (80036ac <HAL_RCC_OscConfig+0x5e8>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	e015      	b.n	80036d8 <HAL_RCC_OscConfig+0x614>
 80036ac:	40021000 	.word	0x40021000
 80036b0:	2302      	movs	r3, #2
 80036b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80036ba:	fa93 f3a3 	rbit	r3, r3
 80036be:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80036c2:	2302      	movs	r3, #2
 80036c4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80036c8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80036cc:	fa93 f3a3 	rbit	r3, r3
 80036d0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80036d4:	4bc8      	ldr	r3, [pc, #800]	; (80039f8 <HAL_RCC_OscConfig+0x934>)
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	2202      	movs	r2, #2
 80036da:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80036de:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80036e2:	fa92 f2a2 	rbit	r2, r2
 80036e6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80036ea:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80036ee:	fab2 f282 	clz	r2, r2
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	f042 0220 	orr.w	r2, r2, #32
 80036f8:	b2d2      	uxtb	r2, r2
 80036fa:	f002 021f 	and.w	r2, r2, #31
 80036fe:	2101      	movs	r1, #1
 8003700:	fa01 f202 	lsl.w	r2, r1, r2
 8003704:	4013      	ands	r3, r2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1ad      	bne.n	8003666 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800370a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800370e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b00      	cmp	r3, #0
 800371c:	f000 8110 	beq.w	8003940 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003720:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003724:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d079      	beq.n	8003824 <HAL_RCC_OscConfig+0x760>
 8003730:	2301      	movs	r3, #1
 8003732:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003736:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800373a:	fa93 f3a3 	rbit	r3, r3
 800373e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003742:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003746:	fab3 f383 	clz	r3, r3
 800374a:	b2db      	uxtb	r3, r3
 800374c:	461a      	mov	r2, r3
 800374e:	4bab      	ldr	r3, [pc, #684]	; (80039fc <HAL_RCC_OscConfig+0x938>)
 8003750:	4413      	add	r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	461a      	mov	r2, r3
 8003756:	2301      	movs	r3, #1
 8003758:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800375a:	f7fe f945 	bl	80019e8 <HAL_GetTick>
 800375e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003762:	e00a      	b.n	800377a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003764:	f7fe f940 	bl	80019e8 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d902      	bls.n	800377a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	f000 bcdb 	b.w	8004130 <HAL_RCC_OscConfig+0x106c>
 800377a:	2302      	movs	r3, #2
 800377c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003780:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003784:	fa93 f3a3 	rbit	r3, r3
 8003788:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800378c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003790:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003794:	2202      	movs	r2, #2
 8003796:	601a      	str	r2, [r3, #0]
 8003798:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800379c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	fa93 f2a3 	rbit	r2, r3
 80037a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80037b8:	2202      	movs	r2, #2
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	fa93 f2a3 	rbit	r2, r3
 80037ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80037d2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037d4:	4b88      	ldr	r3, [pc, #544]	; (80039f8 <HAL_RCC_OscConfig+0x934>)
 80037d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037dc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80037e0:	2102      	movs	r1, #2
 80037e2:	6019      	str	r1, [r3, #0]
 80037e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037e8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	fa93 f1a3 	rbit	r1, r3
 80037f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037f6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80037fa:	6019      	str	r1, [r3, #0]
  return result;
 80037fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003800:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	fab3 f383 	clz	r3, r3
 800380a:	b2db      	uxtb	r3, r3
 800380c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003810:	b2db      	uxtb	r3, r3
 8003812:	f003 031f 	and.w	r3, r3, #31
 8003816:	2101      	movs	r1, #1
 8003818:	fa01 f303 	lsl.w	r3, r1, r3
 800381c:	4013      	ands	r3, r2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0a0      	beq.n	8003764 <HAL_RCC_OscConfig+0x6a0>
 8003822:	e08d      	b.n	8003940 <HAL_RCC_OscConfig+0x87c>
 8003824:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003828:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800382c:	2201      	movs	r2, #1
 800382e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003830:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003834:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	fa93 f2a3 	rbit	r2, r3
 800383e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003842:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003846:	601a      	str	r2, [r3, #0]
  return result;
 8003848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800384c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003850:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003852:	fab3 f383 	clz	r3, r3
 8003856:	b2db      	uxtb	r3, r3
 8003858:	461a      	mov	r2, r3
 800385a:	4b68      	ldr	r3, [pc, #416]	; (80039fc <HAL_RCC_OscConfig+0x938>)
 800385c:	4413      	add	r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	461a      	mov	r2, r3
 8003862:	2300      	movs	r3, #0
 8003864:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003866:	f7fe f8bf 	bl	80019e8 <HAL_GetTick>
 800386a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800386e:	e00a      	b.n	8003886 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003870:	f7fe f8ba 	bl	80019e8 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d902      	bls.n	8003886 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	f000 bc55 	b.w	8004130 <HAL_RCC_OscConfig+0x106c>
 8003886:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800388a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800388e:	2202      	movs	r2, #2
 8003890:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003892:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003896:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	fa93 f2a3 	rbit	r2, r3
 80038a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038a4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ae:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80038b2:	2202      	movs	r2, #2
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ba:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	fa93 f2a3 	rbit	r2, r3
 80038c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80038d6:	2202      	movs	r2, #2
 80038d8:	601a      	str	r2, [r3, #0]
 80038da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	fa93 f2a3 	rbit	r2, r3
 80038e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ec:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80038f0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f2:	4b41      	ldr	r3, [pc, #260]	; (80039f8 <HAL_RCC_OscConfig+0x934>)
 80038f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038fa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80038fe:	2102      	movs	r1, #2
 8003900:	6019      	str	r1, [r3, #0]
 8003902:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003906:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	fa93 f1a3 	rbit	r1, r3
 8003910:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003914:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003918:	6019      	str	r1, [r3, #0]
  return result;
 800391a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800391e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	fab3 f383 	clz	r3, r3
 8003928:	b2db      	uxtb	r3, r3
 800392a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800392e:	b2db      	uxtb	r3, r3
 8003930:	f003 031f 	and.w	r3, r3, #31
 8003934:	2101      	movs	r1, #1
 8003936:	fa01 f303 	lsl.w	r3, r1, r3
 800393a:	4013      	ands	r3, r2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d197      	bne.n	8003870 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003944:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0304 	and.w	r3, r3, #4
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 81a1 	beq.w	8003c98 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003956:	2300      	movs	r3, #0
 8003958:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800395c:	4b26      	ldr	r3, [pc, #152]	; (80039f8 <HAL_RCC_OscConfig+0x934>)
 800395e:	69db      	ldr	r3, [r3, #28]
 8003960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d116      	bne.n	8003996 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003968:	4b23      	ldr	r3, [pc, #140]	; (80039f8 <HAL_RCC_OscConfig+0x934>)
 800396a:	69db      	ldr	r3, [r3, #28]
 800396c:	4a22      	ldr	r2, [pc, #136]	; (80039f8 <HAL_RCC_OscConfig+0x934>)
 800396e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003972:	61d3      	str	r3, [r2, #28]
 8003974:	4b20      	ldr	r3, [pc, #128]	; (80039f8 <HAL_RCC_OscConfig+0x934>)
 8003976:	69db      	ldr	r3, [r3, #28]
 8003978:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800397c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003980:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800398a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800398e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003990:	2301      	movs	r3, #1
 8003992:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003996:	4b1a      	ldr	r3, [pc, #104]	; (8003a00 <HAL_RCC_OscConfig+0x93c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d11a      	bne.n	80039d8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039a2:	4b17      	ldr	r3, [pc, #92]	; (8003a00 <HAL_RCC_OscConfig+0x93c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a16      	ldr	r2, [pc, #88]	; (8003a00 <HAL_RCC_OscConfig+0x93c>)
 80039a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039ac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039ae:	f7fe f81b 	bl	80019e8 <HAL_GetTick>
 80039b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b6:	e009      	b.n	80039cc <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039b8:	f7fe f816 	bl	80019e8 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b64      	cmp	r3, #100	; 0x64
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e3b1      	b.n	8004130 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039cc:	4b0c      	ldr	r3, [pc, #48]	; (8003a00 <HAL_RCC_OscConfig+0x93c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0ef      	beq.n	80039b8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d10d      	bne.n	8003a04 <HAL_RCC_OscConfig+0x940>
 80039e8:	4b03      	ldr	r3, [pc, #12]	; (80039f8 <HAL_RCC_OscConfig+0x934>)
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	4a02      	ldr	r2, [pc, #8]	; (80039f8 <HAL_RCC_OscConfig+0x934>)
 80039ee:	f043 0301 	orr.w	r3, r3, #1
 80039f2:	6213      	str	r3, [r2, #32]
 80039f4:	e03c      	b.n	8003a70 <HAL_RCC_OscConfig+0x9ac>
 80039f6:	bf00      	nop
 80039f8:	40021000 	.word	0x40021000
 80039fc:	10908120 	.word	0x10908120
 8003a00:	40007000 	.word	0x40007000
 8003a04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a08:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10c      	bne.n	8003a2e <HAL_RCC_OscConfig+0x96a>
 8003a14:	4bc1      	ldr	r3, [pc, #772]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a16:	6a1b      	ldr	r3, [r3, #32]
 8003a18:	4ac0      	ldr	r2, [pc, #768]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a1a:	f023 0301 	bic.w	r3, r3, #1
 8003a1e:	6213      	str	r3, [r2, #32]
 8003a20:	4bbe      	ldr	r3, [pc, #760]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a22:	6a1b      	ldr	r3, [r3, #32]
 8003a24:	4abd      	ldr	r2, [pc, #756]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a26:	f023 0304 	bic.w	r3, r3, #4
 8003a2a:	6213      	str	r3, [r2, #32]
 8003a2c:	e020      	b.n	8003a70 <HAL_RCC_OscConfig+0x9ac>
 8003a2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	2b05      	cmp	r3, #5
 8003a3c:	d10c      	bne.n	8003a58 <HAL_RCC_OscConfig+0x994>
 8003a3e:	4bb7      	ldr	r3, [pc, #732]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	4ab6      	ldr	r2, [pc, #728]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a44:	f043 0304 	orr.w	r3, r3, #4
 8003a48:	6213      	str	r3, [r2, #32]
 8003a4a:	4bb4      	ldr	r3, [pc, #720]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	4ab3      	ldr	r2, [pc, #716]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a50:	f043 0301 	orr.w	r3, r3, #1
 8003a54:	6213      	str	r3, [r2, #32]
 8003a56:	e00b      	b.n	8003a70 <HAL_RCC_OscConfig+0x9ac>
 8003a58:	4bb0      	ldr	r3, [pc, #704]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a5a:	6a1b      	ldr	r3, [r3, #32]
 8003a5c:	4aaf      	ldr	r2, [pc, #700]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a5e:	f023 0301 	bic.w	r3, r3, #1
 8003a62:	6213      	str	r3, [r2, #32]
 8003a64:	4bad      	ldr	r3, [pc, #692]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	4aac      	ldr	r2, [pc, #688]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003a6a:	f023 0304 	bic.w	r3, r3, #4
 8003a6e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a74:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	f000 8081 	beq.w	8003b84 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a82:	f7fd ffb1 	bl	80019e8 <HAL_GetTick>
 8003a86:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a8a:	e00b      	b.n	8003aa4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a8c:	f7fd ffac 	bl	80019e8 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e345      	b.n	8004130 <HAL_RCC_OscConfig+0x106c>
 8003aa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aa8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003aac:	2202      	movs	r2, #2
 8003aae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ab4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	fa93 f2a3 	rbit	r2, r3
 8003abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ac2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003acc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003ad0:	2202      	movs	r2, #2
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ad8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	fa93 f2a3 	rbit	r2, r3
 8003ae2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ae6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003aea:	601a      	str	r2, [r3, #0]
  return result;
 8003aec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003af0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003af4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003af6:	fab3 f383 	clz	r3, r3
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	095b      	lsrs	r3, r3, #5
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	f043 0302 	orr.w	r3, r3, #2
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d102      	bne.n	8003b10 <HAL_RCC_OscConfig+0xa4c>
 8003b0a:	4b84      	ldr	r3, [pc, #528]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	e013      	b.n	8003b38 <HAL_RCC_OscConfig+0xa74>
 8003b10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b14:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003b18:	2202      	movs	r2, #2
 8003b1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b20:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	fa93 f2a3 	rbit	r2, r3
 8003b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b2e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	4b79      	ldr	r3, [pc, #484]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b3c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003b40:	2102      	movs	r1, #2
 8003b42:	6011      	str	r1, [r2, #0]
 8003b44:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b48:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003b4c:	6812      	ldr	r2, [r2, #0]
 8003b4e:	fa92 f1a2 	rbit	r1, r2
 8003b52:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b56:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003b5a:	6011      	str	r1, [r2, #0]
  return result;
 8003b5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b60:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	fab2 f282 	clz	r2, r2
 8003b6a:	b2d2      	uxtb	r2, r2
 8003b6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b70:	b2d2      	uxtb	r2, r2
 8003b72:	f002 021f 	and.w	r2, r2, #31
 8003b76:	2101      	movs	r1, #1
 8003b78:	fa01 f202 	lsl.w	r2, r1, r2
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d084      	beq.n	8003a8c <HAL_RCC_OscConfig+0x9c8>
 8003b82:	e07f      	b.n	8003c84 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b84:	f7fd ff30 	bl	80019e8 <HAL_GetTick>
 8003b88:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b8c:	e00b      	b.n	8003ba6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b8e:	f7fd ff2b 	bl	80019e8 <HAL_GetTick>
 8003b92:	4602      	mov	r2, r0
 8003b94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e2c4      	b.n	8004130 <HAL_RCC_OscConfig+0x106c>
 8003ba6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003baa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003bae:	2202      	movs	r2, #2
 8003bb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bb6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	fa93 f2a3 	rbit	r2, r3
 8003bc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bc4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bce:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bda:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	fa93 f2a3 	rbit	r2, r3
 8003be4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003be8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003bec:	601a      	str	r2, [r3, #0]
  return result;
 8003bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bf2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003bf6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bf8:	fab3 f383 	clz	r3, r3
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	f043 0302 	orr.w	r3, r3, #2
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d102      	bne.n	8003c12 <HAL_RCC_OscConfig+0xb4e>
 8003c0c:	4b43      	ldr	r3, [pc, #268]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	e013      	b.n	8003c3a <HAL_RCC_OscConfig+0xb76>
 8003c12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c16:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c22:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	fa93 f2a3 	rbit	r2, r3
 8003c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c30:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	4b39      	ldr	r3, [pc, #228]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c3e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003c42:	2102      	movs	r1, #2
 8003c44:	6011      	str	r1, [r2, #0]
 8003c46:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c4a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003c4e:	6812      	ldr	r2, [r2, #0]
 8003c50:	fa92 f1a2 	rbit	r1, r2
 8003c54:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c58:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003c5c:	6011      	str	r1, [r2, #0]
  return result;
 8003c5e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c62:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003c66:	6812      	ldr	r2, [r2, #0]
 8003c68:	fab2 f282 	clz	r2, r2
 8003c6c:	b2d2      	uxtb	r2, r2
 8003c6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c72:	b2d2      	uxtb	r2, r2
 8003c74:	f002 021f 	and.w	r2, r2, #31
 8003c78:	2101      	movs	r1, #1
 8003c7a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c7e:	4013      	ands	r3, r2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d184      	bne.n	8003b8e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c84:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d105      	bne.n	8003c98 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c8c:	4b23      	ldr	r3, [pc, #140]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003c8e:	69db      	ldr	r3, [r3, #28]
 8003c90:	4a22      	ldr	r2, [pc, #136]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003c92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c96:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	69db      	ldr	r3, [r3, #28]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 8242 	beq.w	800412e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003caa:	4b1c      	ldr	r3, [pc, #112]	; (8003d1c <HAL_RCC_OscConfig+0xc58>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f003 030c 	and.w	r3, r3, #12
 8003cb2:	2b08      	cmp	r3, #8
 8003cb4:	f000 8213 	beq.w	80040de <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cbc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	69db      	ldr	r3, [r3, #28]
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	f040 8162 	bne.w	8003f8e <HAL_RCC_OscConfig+0xeca>
 8003cca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cce:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003cd2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003cd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cdc:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	fa93 f2a3 	rbit	r2, r3
 8003ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cea:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003cee:	601a      	str	r2, [r3, #0]
  return result;
 8003cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cf4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003cf8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cfa:	fab3 f383 	clz	r3, r3
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d04:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d10:	f7fd fe6a 	bl	80019e8 <HAL_GetTick>
 8003d14:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d18:	e00c      	b.n	8003d34 <HAL_RCC_OscConfig+0xc70>
 8003d1a:	bf00      	nop
 8003d1c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d20:	f7fd fe62 	bl	80019e8 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e1fd      	b.n	8004130 <HAL_RCC_OscConfig+0x106c>
 8003d34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d38:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003d3c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d46:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	fa93 f2a3 	rbit	r2, r3
 8003d50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d54:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003d58:	601a      	str	r2, [r3, #0]
  return result;
 8003d5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d5e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003d62:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d64:	fab3 f383 	clz	r3, r3
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	095b      	lsrs	r3, r3, #5
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	f043 0301 	orr.w	r3, r3, #1
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d102      	bne.n	8003d7e <HAL_RCC_OscConfig+0xcba>
 8003d78:	4bb0      	ldr	r3, [pc, #704]	; (800403c <HAL_RCC_OscConfig+0xf78>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	e027      	b.n	8003dce <HAL_RCC_OscConfig+0xd0a>
 8003d7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d82:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003d86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d90:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	fa93 f2a3 	rbit	r2, r3
 8003d9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d9e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003da2:	601a      	str	r2, [r3, #0]
 8003da4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003da8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003dac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003db0:	601a      	str	r2, [r3, #0]
 8003db2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003db6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	fa93 f2a3 	rbit	r2, r3
 8003dc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dc4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003dc8:	601a      	str	r2, [r3, #0]
 8003dca:	4b9c      	ldr	r3, [pc, #624]	; (800403c <HAL_RCC_OscConfig+0xf78>)
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003dd2:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003dd6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003dda:	6011      	str	r1, [r2, #0]
 8003ddc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003de0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003de4:	6812      	ldr	r2, [r2, #0]
 8003de6:	fa92 f1a2 	rbit	r1, r2
 8003dea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003dee:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003df2:	6011      	str	r1, [r2, #0]
  return result;
 8003df4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003df8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003dfc:	6812      	ldr	r2, [r2, #0]
 8003dfe:	fab2 f282 	clz	r2, r2
 8003e02:	b2d2      	uxtb	r2, r2
 8003e04:	f042 0220 	orr.w	r2, r2, #32
 8003e08:	b2d2      	uxtb	r2, r2
 8003e0a:	f002 021f 	and.w	r2, r2, #31
 8003e0e:	2101      	movs	r1, #1
 8003e10:	fa01 f202 	lsl.w	r2, r1, r2
 8003e14:	4013      	ands	r3, r2
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d182      	bne.n	8003d20 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e1a:	4b88      	ldr	r3, [pc, #544]	; (800403c <HAL_RCC_OscConfig+0xf78>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003e22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003e2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	430b      	orrs	r3, r1
 8003e3c:	497f      	ldr	r1, [pc, #508]	; (800403c <HAL_RCC_OscConfig+0xf78>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	604b      	str	r3, [r1, #4]
 8003e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e46:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003e4a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e54:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	fa93 f2a3 	rbit	r2, r3
 8003e5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e62:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003e66:	601a      	str	r2, [r3, #0]
  return result;
 8003e68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e6c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003e70:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e72:	fab3 f383 	clz	r3, r3
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e7c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	461a      	mov	r2, r3
 8003e84:	2301      	movs	r3, #1
 8003e86:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e88:	f7fd fdae 	bl	80019e8 <HAL_GetTick>
 8003e8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e90:	e009      	b.n	8003ea6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e92:	f7fd fda9 	bl	80019e8 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e144      	b.n	8004130 <HAL_RCC_OscConfig+0x106c>
 8003ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eaa:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003eae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003eb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eb8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	fa93 f2a3 	rbit	r2, r3
 8003ec2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ec6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003eca:	601a      	str	r2, [r3, #0]
  return result;
 8003ecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ed0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003ed4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ed6:	fab3 f383 	clz	r3, r3
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	095b      	lsrs	r3, r3, #5
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	f043 0301 	orr.w	r3, r3, #1
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d102      	bne.n	8003ef0 <HAL_RCC_OscConfig+0xe2c>
 8003eea:	4b54      	ldr	r3, [pc, #336]	; (800403c <HAL_RCC_OscConfig+0xf78>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	e027      	b.n	8003f40 <HAL_RCC_OscConfig+0xe7c>
 8003ef0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ef4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003ef8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003efc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f02:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	fa93 f2a3 	rbit	r2, r3
 8003f0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f10:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f1a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003f1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f28:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	fa93 f2a3 	rbit	r2, r3
 8003f32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f36:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	4b3f      	ldr	r3, [pc, #252]	; (800403c <HAL_RCC_OscConfig+0xf78>)
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f40:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f44:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003f48:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003f4c:	6011      	str	r1, [r2, #0]
 8003f4e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f52:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003f56:	6812      	ldr	r2, [r2, #0]
 8003f58:	fa92 f1a2 	rbit	r1, r2
 8003f5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f60:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003f64:	6011      	str	r1, [r2, #0]
  return result;
 8003f66:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f6a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003f6e:	6812      	ldr	r2, [r2, #0]
 8003f70:	fab2 f282 	clz	r2, r2
 8003f74:	b2d2      	uxtb	r2, r2
 8003f76:	f042 0220 	orr.w	r2, r2, #32
 8003f7a:	b2d2      	uxtb	r2, r2
 8003f7c:	f002 021f 	and.w	r2, r2, #31
 8003f80:	2101      	movs	r1, #1
 8003f82:	fa01 f202 	lsl.w	r2, r1, r2
 8003f86:	4013      	ands	r3, r2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d082      	beq.n	8003e92 <HAL_RCC_OscConfig+0xdce>
 8003f8c:	e0cf      	b.n	800412e <HAL_RCC_OscConfig+0x106a>
 8003f8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f92:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003f96:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fa0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	fa93 f2a3 	rbit	r2, r3
 8003faa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fae:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003fb2:	601a      	str	r2, [r3, #0]
  return result;
 8003fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fb8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003fbc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fbe:	fab3 f383 	clz	r3, r3
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003fc8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	461a      	mov	r2, r3
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd4:	f7fd fd08 	bl	80019e8 <HAL_GetTick>
 8003fd8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fdc:	e009      	b.n	8003ff2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fde:	f7fd fd03 	bl	80019e8 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e09e      	b.n	8004130 <HAL_RCC_OscConfig+0x106c>
 8003ff2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ff6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003ffa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ffe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004000:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004004:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	fa93 f2a3 	rbit	r2, r3
 800400e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004012:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004016:	601a      	str	r2, [r3, #0]
  return result;
 8004018:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800401c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004020:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004022:	fab3 f383 	clz	r3, r3
 8004026:	b2db      	uxtb	r3, r3
 8004028:	095b      	lsrs	r3, r3, #5
 800402a:	b2db      	uxtb	r3, r3
 800402c:	f043 0301 	orr.w	r3, r3, #1
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b01      	cmp	r3, #1
 8004034:	d104      	bne.n	8004040 <HAL_RCC_OscConfig+0xf7c>
 8004036:	4b01      	ldr	r3, [pc, #4]	; (800403c <HAL_RCC_OscConfig+0xf78>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	e029      	b.n	8004090 <HAL_RCC_OscConfig+0xfcc>
 800403c:	40021000 	.word	0x40021000
 8004040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004044:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004048:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800404c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800404e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004052:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	fa93 f2a3 	rbit	r2, r3
 800405c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004060:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004064:	601a      	str	r2, [r3, #0]
 8004066:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800406a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800406e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004078:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	fa93 f2a3 	rbit	r2, r3
 8004082:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004086:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800408a:	601a      	str	r2, [r3, #0]
 800408c:	4b2b      	ldr	r3, [pc, #172]	; (800413c <HAL_RCC_OscConfig+0x1078>)
 800408e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004090:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004094:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004098:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800409c:	6011      	str	r1, [r2, #0]
 800409e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80040a2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80040a6:	6812      	ldr	r2, [r2, #0]
 80040a8:	fa92 f1a2 	rbit	r1, r2
 80040ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80040b0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80040b4:	6011      	str	r1, [r2, #0]
  return result;
 80040b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80040ba:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80040be:	6812      	ldr	r2, [r2, #0]
 80040c0:	fab2 f282 	clz	r2, r2
 80040c4:	b2d2      	uxtb	r2, r2
 80040c6:	f042 0220 	orr.w	r2, r2, #32
 80040ca:	b2d2      	uxtb	r2, r2
 80040cc:	f002 021f 	and.w	r2, r2, #31
 80040d0:	2101      	movs	r1, #1
 80040d2:	fa01 f202 	lsl.w	r2, r1, r2
 80040d6:	4013      	ands	r3, r2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d180      	bne.n	8003fde <HAL_RCC_OscConfig+0xf1a>
 80040dc:	e027      	b.n	800412e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	69db      	ldr	r3, [r3, #28]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d101      	bne.n	80040f2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e01e      	b.n	8004130 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80040f2:	4b12      	ldr	r3, [pc, #72]	; (800413c <HAL_RCC_OscConfig+0x1078>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80040fa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80040fe:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004106:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	429a      	cmp	r2, r3
 8004110:	d10b      	bne.n	800412a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004112:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004116:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800411a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800411e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004126:	429a      	cmp	r2, r3
 8004128:	d001      	beq.n	800412e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e000      	b.n	8004130 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	40021000 	.word	0x40021000

08004140 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b09e      	sub	sp, #120	; 0x78
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800414a:	2300      	movs	r3, #0
 800414c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e162      	b.n	800441e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004158:	4b90      	ldr	r3, [pc, #576]	; (800439c <HAL_RCC_ClockConfig+0x25c>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0307 	and.w	r3, r3, #7
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	429a      	cmp	r2, r3
 8004164:	d910      	bls.n	8004188 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004166:	4b8d      	ldr	r3, [pc, #564]	; (800439c <HAL_RCC_ClockConfig+0x25c>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f023 0207 	bic.w	r2, r3, #7
 800416e:	498b      	ldr	r1, [pc, #556]	; (800439c <HAL_RCC_ClockConfig+0x25c>)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	4313      	orrs	r3, r2
 8004174:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004176:	4b89      	ldr	r3, [pc, #548]	; (800439c <HAL_RCC_ClockConfig+0x25c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0307 	and.w	r3, r3, #7
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	429a      	cmp	r2, r3
 8004182:	d001      	beq.n	8004188 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e14a      	b.n	800441e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d008      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004194:	4b82      	ldr	r3, [pc, #520]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	497f      	ldr	r1, [pc, #508]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 80dc 	beq.w	800436c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d13c      	bne.n	8004236 <HAL_RCC_ClockConfig+0xf6>
 80041bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041c0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041c4:	fa93 f3a3 	rbit	r3, r3
 80041c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80041ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041cc:	fab3 f383 	clz	r3, r3
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	095b      	lsrs	r3, r3, #5
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	f043 0301 	orr.w	r3, r3, #1
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d102      	bne.n	80041e6 <HAL_RCC_ClockConfig+0xa6>
 80041e0:	4b6f      	ldr	r3, [pc, #444]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	e00f      	b.n	8004206 <HAL_RCC_ClockConfig+0xc6>
 80041e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041ea:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041ee:	fa93 f3a3 	rbit	r3, r3
 80041f2:	667b      	str	r3, [r7, #100]	; 0x64
 80041f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041f8:	663b      	str	r3, [r7, #96]	; 0x60
 80041fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041fc:	fa93 f3a3 	rbit	r3, r3
 8004200:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004202:	4b67      	ldr	r3, [pc, #412]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 8004204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004206:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800420a:	65ba      	str	r2, [r7, #88]	; 0x58
 800420c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800420e:	fa92 f2a2 	rbit	r2, r2
 8004212:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004214:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004216:	fab2 f282 	clz	r2, r2
 800421a:	b2d2      	uxtb	r2, r2
 800421c:	f042 0220 	orr.w	r2, r2, #32
 8004220:	b2d2      	uxtb	r2, r2
 8004222:	f002 021f 	and.w	r2, r2, #31
 8004226:	2101      	movs	r1, #1
 8004228:	fa01 f202 	lsl.w	r2, r1, r2
 800422c:	4013      	ands	r3, r2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d17b      	bne.n	800432a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e0f3      	b.n	800441e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	2b02      	cmp	r3, #2
 800423c:	d13c      	bne.n	80042b8 <HAL_RCC_ClockConfig+0x178>
 800423e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004242:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004244:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004246:	fa93 f3a3 	rbit	r3, r3
 800424a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800424c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800424e:	fab3 f383 	clz	r3, r3
 8004252:	b2db      	uxtb	r3, r3
 8004254:	095b      	lsrs	r3, r3, #5
 8004256:	b2db      	uxtb	r3, r3
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b01      	cmp	r3, #1
 8004260:	d102      	bne.n	8004268 <HAL_RCC_ClockConfig+0x128>
 8004262:	4b4f      	ldr	r3, [pc, #316]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	e00f      	b.n	8004288 <HAL_RCC_ClockConfig+0x148>
 8004268:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800426c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004270:	fa93 f3a3 	rbit	r3, r3
 8004274:	647b      	str	r3, [r7, #68]	; 0x44
 8004276:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800427a:	643b      	str	r3, [r7, #64]	; 0x40
 800427c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800427e:	fa93 f3a3 	rbit	r3, r3
 8004282:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004284:	4b46      	ldr	r3, [pc, #280]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800428c:	63ba      	str	r2, [r7, #56]	; 0x38
 800428e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004290:	fa92 f2a2 	rbit	r2, r2
 8004294:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004296:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004298:	fab2 f282 	clz	r2, r2
 800429c:	b2d2      	uxtb	r2, r2
 800429e:	f042 0220 	orr.w	r2, r2, #32
 80042a2:	b2d2      	uxtb	r2, r2
 80042a4:	f002 021f 	and.w	r2, r2, #31
 80042a8:	2101      	movs	r1, #1
 80042aa:	fa01 f202 	lsl.w	r2, r1, r2
 80042ae:	4013      	ands	r3, r2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d13a      	bne.n	800432a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e0b2      	b.n	800441e <HAL_RCC_ClockConfig+0x2de>
 80042b8:	2302      	movs	r3, #2
 80042ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042be:	fa93 f3a3 	rbit	r3, r3
 80042c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80042c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042c6:	fab3 f383 	clz	r3, r3
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	095b      	lsrs	r3, r3, #5
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	f043 0301 	orr.w	r3, r3, #1
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d102      	bne.n	80042e0 <HAL_RCC_ClockConfig+0x1a0>
 80042da:	4b31      	ldr	r3, [pc, #196]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	e00d      	b.n	80042fc <HAL_RCC_ClockConfig+0x1bc>
 80042e0:	2302      	movs	r3, #2
 80042e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e6:	fa93 f3a3 	rbit	r3, r3
 80042ea:	627b      	str	r3, [r7, #36]	; 0x24
 80042ec:	2302      	movs	r3, #2
 80042ee:	623b      	str	r3, [r7, #32]
 80042f0:	6a3b      	ldr	r3, [r7, #32]
 80042f2:	fa93 f3a3 	rbit	r3, r3
 80042f6:	61fb      	str	r3, [r7, #28]
 80042f8:	4b29      	ldr	r3, [pc, #164]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 80042fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fc:	2202      	movs	r2, #2
 80042fe:	61ba      	str	r2, [r7, #24]
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	fa92 f2a2 	rbit	r2, r2
 8004306:	617a      	str	r2, [r7, #20]
  return result;
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	fab2 f282 	clz	r2, r2
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	f042 0220 	orr.w	r2, r2, #32
 8004314:	b2d2      	uxtb	r2, r2
 8004316:	f002 021f 	and.w	r2, r2, #31
 800431a:	2101      	movs	r1, #1
 800431c:	fa01 f202 	lsl.w	r2, r1, r2
 8004320:	4013      	ands	r3, r2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e079      	b.n	800441e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800432a:	4b1d      	ldr	r3, [pc, #116]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f023 0203 	bic.w	r2, r3, #3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	491a      	ldr	r1, [pc, #104]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 8004338:	4313      	orrs	r3, r2
 800433a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800433c:	f7fd fb54 	bl	80019e8 <HAL_GetTick>
 8004340:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004342:	e00a      	b.n	800435a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004344:	f7fd fb50 	bl	80019e8 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004352:	4293      	cmp	r3, r2
 8004354:	d901      	bls.n	800435a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e061      	b.n	800441e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435a:	4b11      	ldr	r3, [pc, #68]	; (80043a0 <HAL_RCC_ClockConfig+0x260>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f003 020c 	and.w	r2, r3, #12
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	429a      	cmp	r2, r3
 800436a:	d1eb      	bne.n	8004344 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800436c:	4b0b      	ldr	r3, [pc, #44]	; (800439c <HAL_RCC_ClockConfig+0x25c>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0307 	and.w	r3, r3, #7
 8004374:	683a      	ldr	r2, [r7, #0]
 8004376:	429a      	cmp	r2, r3
 8004378:	d214      	bcs.n	80043a4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800437a:	4b08      	ldr	r3, [pc, #32]	; (800439c <HAL_RCC_ClockConfig+0x25c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f023 0207 	bic.w	r2, r3, #7
 8004382:	4906      	ldr	r1, [pc, #24]	; (800439c <HAL_RCC_ClockConfig+0x25c>)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	4313      	orrs	r3, r2
 8004388:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800438a:	4b04      	ldr	r3, [pc, #16]	; (800439c <HAL_RCC_ClockConfig+0x25c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0307 	and.w	r3, r3, #7
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	429a      	cmp	r2, r3
 8004396:	d005      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e040      	b.n	800441e <HAL_RCC_ClockConfig+0x2de>
 800439c:	40022000 	.word	0x40022000
 80043a0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d008      	beq.n	80043c2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043b0:	4b1d      	ldr	r3, [pc, #116]	; (8004428 <HAL_RCC_ClockConfig+0x2e8>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	491a      	ldr	r1, [pc, #104]	; (8004428 <HAL_RCC_ClockConfig+0x2e8>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0308 	and.w	r3, r3, #8
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d009      	beq.n	80043e2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043ce:	4b16      	ldr	r3, [pc, #88]	; (8004428 <HAL_RCC_ClockConfig+0x2e8>)
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4912      	ldr	r1, [pc, #72]	; (8004428 <HAL_RCC_ClockConfig+0x2e8>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80043e2:	f000 f829 	bl	8004438 <HAL_RCC_GetSysClockFreq>
 80043e6:	4601      	mov	r1, r0
 80043e8:	4b0f      	ldr	r3, [pc, #60]	; (8004428 <HAL_RCC_ClockConfig+0x2e8>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043f0:	22f0      	movs	r2, #240	; 0xf0
 80043f2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	fa92 f2a2 	rbit	r2, r2
 80043fa:	60fa      	str	r2, [r7, #12]
  return result;
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	fab2 f282 	clz	r2, r2
 8004402:	b2d2      	uxtb	r2, r2
 8004404:	40d3      	lsrs	r3, r2
 8004406:	4a09      	ldr	r2, [pc, #36]	; (800442c <HAL_RCC_ClockConfig+0x2ec>)
 8004408:	5cd3      	ldrb	r3, [r2, r3]
 800440a:	fa21 f303 	lsr.w	r3, r1, r3
 800440e:	4a08      	ldr	r2, [pc, #32]	; (8004430 <HAL_RCC_ClockConfig+0x2f0>)
 8004410:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004412:	4b08      	ldr	r3, [pc, #32]	; (8004434 <HAL_RCC_ClockConfig+0x2f4>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4618      	mov	r0, r3
 8004418:	f7fd faa2 	bl	8001960 <HAL_InitTick>
  
  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3778      	adds	r7, #120	; 0x78
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	40021000 	.word	0x40021000
 800442c:	08006824 	.word	0x08006824
 8004430:	20000040 	.word	0x20000040
 8004434:	20000044 	.word	0x20000044

08004438 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004438:	b480      	push	{r7}
 800443a:	b08b      	sub	sp, #44	; 0x2c
 800443c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800443e:	2300      	movs	r3, #0
 8004440:	61fb      	str	r3, [r7, #28]
 8004442:	2300      	movs	r3, #0
 8004444:	61bb      	str	r3, [r7, #24]
 8004446:	2300      	movs	r3, #0
 8004448:	627b      	str	r3, [r7, #36]	; 0x24
 800444a:	2300      	movs	r3, #0
 800444c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800444e:	2300      	movs	r3, #0
 8004450:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004452:	4b29      	ldr	r3, [pc, #164]	; (80044f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f003 030c 	and.w	r3, r3, #12
 800445e:	2b04      	cmp	r3, #4
 8004460:	d002      	beq.n	8004468 <HAL_RCC_GetSysClockFreq+0x30>
 8004462:	2b08      	cmp	r3, #8
 8004464:	d003      	beq.n	800446e <HAL_RCC_GetSysClockFreq+0x36>
 8004466:	e03c      	b.n	80044e2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004468:	4b24      	ldr	r3, [pc, #144]	; (80044fc <HAL_RCC_GetSysClockFreq+0xc4>)
 800446a:	623b      	str	r3, [r7, #32]
      break;
 800446c:	e03c      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004474:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004478:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	fa92 f2a2 	rbit	r2, r2
 8004480:	607a      	str	r2, [r7, #4]
  return result;
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	fab2 f282 	clz	r2, r2
 8004488:	b2d2      	uxtb	r2, r2
 800448a:	40d3      	lsrs	r3, r2
 800448c:	4a1c      	ldr	r2, [pc, #112]	; (8004500 <HAL_RCC_GetSysClockFreq+0xc8>)
 800448e:	5cd3      	ldrb	r3, [r2, r3]
 8004490:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004492:	4b19      	ldr	r3, [pc, #100]	; (80044f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004496:	f003 030f 	and.w	r3, r3, #15
 800449a:	220f      	movs	r2, #15
 800449c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	fa92 f2a2 	rbit	r2, r2
 80044a4:	60fa      	str	r2, [r7, #12]
  return result;
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	fab2 f282 	clz	r2, r2
 80044ac:	b2d2      	uxtb	r2, r2
 80044ae:	40d3      	lsrs	r3, r2
 80044b0:	4a14      	ldr	r2, [pc, #80]	; (8004504 <HAL_RCC_GetSysClockFreq+0xcc>)
 80044b2:	5cd3      	ldrb	r3, [r2, r3]
 80044b4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d008      	beq.n	80044d2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80044c0:	4a0e      	ldr	r2, [pc, #56]	; (80044fc <HAL_RCC_GetSysClockFreq+0xc4>)
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	fb02 f303 	mul.w	r3, r2, r3
 80044ce:	627b      	str	r3, [r7, #36]	; 0x24
 80044d0:	e004      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	4a0c      	ldr	r2, [pc, #48]	; (8004508 <HAL_RCC_GetSysClockFreq+0xd0>)
 80044d6:	fb02 f303 	mul.w	r3, r2, r3
 80044da:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80044dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044de:	623b      	str	r3, [r7, #32]
      break;
 80044e0:	e002      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044e2:	4b0a      	ldr	r3, [pc, #40]	; (800450c <HAL_RCC_GetSysClockFreq+0xd4>)
 80044e4:	623b      	str	r3, [r7, #32]
      break;
 80044e6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044e8:	6a3b      	ldr	r3, [r7, #32]
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	372c      	adds	r7, #44	; 0x2c
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	40021000 	.word	0x40021000
 80044fc:	01e84800 	.word	0x01e84800
 8004500:	0800683c 	.word	0x0800683c
 8004504:	0800684c 	.word	0x0800684c
 8004508:	003d0900 	.word	0x003d0900
 800450c:	007a1200 	.word	0x007a1200

08004510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004510:	b480      	push	{r7}
 8004512:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004514:	4b03      	ldr	r3, [pc, #12]	; (8004524 <HAL_RCC_GetHCLKFreq+0x14>)
 8004516:	681b      	ldr	r3, [r3, #0]
}
 8004518:	4618      	mov	r0, r3
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	20000040 	.word	0x20000040

08004528 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800452e:	f7ff ffef 	bl	8004510 <HAL_RCC_GetHCLKFreq>
 8004532:	4601      	mov	r1, r0
 8004534:	4b0b      	ldr	r3, [pc, #44]	; (8004564 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800453c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004540:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	fa92 f2a2 	rbit	r2, r2
 8004548:	603a      	str	r2, [r7, #0]
  return result;
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	fab2 f282 	clz	r2, r2
 8004550:	b2d2      	uxtb	r2, r2
 8004552:	40d3      	lsrs	r3, r2
 8004554:	4a04      	ldr	r2, [pc, #16]	; (8004568 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004556:	5cd3      	ldrb	r3, [r2, r3]
 8004558:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	40021000 	.word	0x40021000
 8004568:	08006834 	.word	0x08006834

0800456c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004572:	f7ff ffcd 	bl	8004510 <HAL_RCC_GetHCLKFreq>
 8004576:	4601      	mov	r1, r0
 8004578:	4b0b      	ldr	r3, [pc, #44]	; (80045a8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004580:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004584:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	fa92 f2a2 	rbit	r2, r2
 800458c:	603a      	str	r2, [r7, #0]
  return result;
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	fab2 f282 	clz	r2, r2
 8004594:	b2d2      	uxtb	r2, r2
 8004596:	40d3      	lsrs	r3, r2
 8004598:	4a04      	ldr	r2, [pc, #16]	; (80045ac <HAL_RCC_GetPCLK2Freq+0x40>)
 800459a:	5cd3      	ldrb	r3, [r2, r3]
 800459c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80045a0:	4618      	mov	r0, r3
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	40021000 	.word	0x40021000
 80045ac:	08006834 	.word	0x08006834

080045b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b092      	sub	sp, #72	; 0x48
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045b8:	2300      	movs	r3, #0
 80045ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80045bc:	2300      	movs	r3, #0
 80045be:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80045c0:	2300      	movs	r3, #0
 80045c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 80cd 	beq.w	800476e <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045d4:	4b86      	ldr	r3, [pc, #536]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10e      	bne.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045e0:	4b83      	ldr	r3, [pc, #524]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045e2:	69db      	ldr	r3, [r3, #28]
 80045e4:	4a82      	ldr	r2, [pc, #520]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045ea:	61d3      	str	r3, [r2, #28]
 80045ec:	4b80      	ldr	r3, [pc, #512]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045f4:	60bb      	str	r3, [r7, #8]
 80045f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045f8:	2301      	movs	r3, #1
 80045fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045fe:	4b7d      	ldr	r3, [pc, #500]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004606:	2b00      	cmp	r3, #0
 8004608:	d118      	bne.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800460a:	4b7a      	ldr	r3, [pc, #488]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a79      	ldr	r2, [pc, #484]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004610:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004614:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004616:	f7fd f9e7 	bl	80019e8 <HAL_GetTick>
 800461a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800461c:	e008      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800461e:	f7fd f9e3 	bl	80019e8 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	2b64      	cmp	r3, #100	; 0x64
 800462a:	d901      	bls.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e0db      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004630:	4b70      	ldr	r3, [pc, #448]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004638:	2b00      	cmp	r3, #0
 800463a:	d0f0      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800463c:	4b6c      	ldr	r3, [pc, #432]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004644:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004648:	2b00      	cmp	r3, #0
 800464a:	d07d      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004654:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004656:	429a      	cmp	r2, r3
 8004658:	d076      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800465a:	4b65      	ldr	r3, [pc, #404]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004662:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004664:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004668:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800466a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800466c:	fa93 f3a3 	rbit	r3, r3
 8004670:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004674:	fab3 f383 	clz	r3, r3
 8004678:	b2db      	uxtb	r3, r3
 800467a:	461a      	mov	r2, r3
 800467c:	4b5e      	ldr	r3, [pc, #376]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800467e:	4413      	add	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	461a      	mov	r2, r3
 8004684:	2301      	movs	r3, #1
 8004686:	6013      	str	r3, [r2, #0]
 8004688:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800468c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800468e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004690:	fa93 f3a3 	rbit	r3, r3
 8004694:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004698:	fab3 f383 	clz	r3, r3
 800469c:	b2db      	uxtb	r3, r3
 800469e:	461a      	mov	r2, r3
 80046a0:	4b55      	ldr	r3, [pc, #340]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	461a      	mov	r2, r3
 80046a8:	2300      	movs	r3, #0
 80046aa:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80046ac:	4a50      	ldr	r2, [pc, #320]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80046ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046b0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046b4:	f003 0301 	and.w	r3, r3, #1
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d045      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046bc:	f7fd f994 	bl	80019e8 <HAL_GetTick>
 80046c0:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046c2:	e00a      	b.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c4:	f7fd f990 	bl	80019e8 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d901      	bls.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e086      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
 80046da:	2302      	movs	r3, #2
 80046dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e0:	fa93 f3a3 	rbit	r3, r3
 80046e4:	627b      	str	r3, [r7, #36]	; 0x24
 80046e6:	2302      	movs	r3, #2
 80046e8:	623b      	str	r3, [r7, #32]
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	fa93 f3a3 	rbit	r3, r3
 80046f0:	61fb      	str	r3, [r7, #28]
  return result;
 80046f2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046f4:	fab3 f383 	clz	r3, r3
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	095b      	lsrs	r3, r3, #5
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	f043 0302 	orr.w	r3, r3, #2
 8004702:	b2db      	uxtb	r3, r3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d102      	bne.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004708:	4b39      	ldr	r3, [pc, #228]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800470a:	6a1b      	ldr	r3, [r3, #32]
 800470c:	e007      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800470e:	2302      	movs	r3, #2
 8004710:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	fa93 f3a3 	rbit	r3, r3
 8004718:	617b      	str	r3, [r7, #20]
 800471a:	4b35      	ldr	r3, [pc, #212]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800471c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471e:	2202      	movs	r2, #2
 8004720:	613a      	str	r2, [r7, #16]
 8004722:	693a      	ldr	r2, [r7, #16]
 8004724:	fa92 f2a2 	rbit	r2, r2
 8004728:	60fa      	str	r2, [r7, #12]
  return result;
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	fab2 f282 	clz	r2, r2
 8004730:	b2d2      	uxtb	r2, r2
 8004732:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004736:	b2d2      	uxtb	r2, r2
 8004738:	f002 021f 	and.w	r2, r2, #31
 800473c:	2101      	movs	r1, #1
 800473e:	fa01 f202 	lsl.w	r2, r1, r2
 8004742:	4013      	ands	r3, r2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0bd      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004748:	4b29      	ldr	r3, [pc, #164]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	4926      	ldr	r1, [pc, #152]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004756:	4313      	orrs	r3, r2
 8004758:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800475a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800475e:	2b01      	cmp	r3, #1
 8004760:	d105      	bne.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004762:	4b23      	ldr	r3, [pc, #140]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004764:	69db      	ldr	r3, [r3, #28]
 8004766:	4a22      	ldr	r2, [pc, #136]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004768:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800476c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b00      	cmp	r3, #0
 8004778:	d008      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800477a:	4b1d      	ldr	r3, [pc, #116]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800477c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477e:	f023 0203 	bic.w	r2, r3, #3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	491a      	ldr	r1, [pc, #104]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004788:	4313      	orrs	r3, r2
 800478a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0320 	and.w	r3, r3, #32
 8004794:	2b00      	cmp	r3, #0
 8004796:	d008      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004798:	4b15      	ldr	r3, [pc, #84]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800479a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479c:	f023 0210 	bic.w	r2, r3, #16
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	4912      	ldr	r1, [pc, #72]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d008      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80047b6:	4b0e      	ldr	r3, [pc, #56]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ba:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	490b      	ldr	r1, [pc, #44]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d008      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80047d4:	4b06      	ldr	r3, [pc, #24]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	4903      	ldr	r1, [pc, #12]	; (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3748      	adds	r7, #72	; 0x48
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	40021000 	.word	0x40021000
 80047f4:	40007000 	.word	0x40007000
 80047f8:	10908100 	.word	0x10908100

080047fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e095      	b.n	800493a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004812:	2b00      	cmp	r3, #0
 8004814:	d108      	bne.n	8004828 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800481e:	d009      	beq.n	8004834 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	61da      	str	r2, [r3, #28]
 8004826:	e005      	b.n	8004834 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d106      	bne.n	8004854 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f7fc feda 	bl	8001608 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2202      	movs	r2, #2
 8004858:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800486a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004874:	d902      	bls.n	800487c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004876:	2300      	movs	r3, #0
 8004878:	60fb      	str	r3, [r7, #12]
 800487a:	e002      	b.n	8004882 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800487c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004880:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800488a:	d007      	beq.n	800489c <HAL_SPI_Init+0xa0>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004894:	d002      	beq.n	800489c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80048ac:	431a      	orrs	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	431a      	orrs	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048ca:	431a      	orrs	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	69db      	ldr	r3, [r3, #28]
 80048d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80048d4:	431a      	orrs	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048de:	ea42 0103 	orr.w	r1, r2, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	430a      	orrs	r2, r1
 80048f0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	0c1b      	lsrs	r3, r3, #16
 80048f8:	f003 0204 	and.w	r2, r3, #4
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004900:	f003 0310 	and.w	r3, r3, #16
 8004904:	431a      	orrs	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800490a:	f003 0308 	and.w	r3, r3, #8
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004918:	ea42 0103 	orr.w	r1, r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	430a      	orrs	r2, r1
 8004928:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
	...

08004944 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	4613      	mov	r3, r2
 8004950:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800495c:	2b01      	cmp	r3, #1
 800495e:	d101      	bne.n	8004964 <HAL_SPI_Transmit_DMA+0x20>
 8004960:	2302      	movs	r3, #2
 8004962:	e0d4      	b.n	8004b0e <HAL_SPI_Transmit_DMA+0x1ca>
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b01      	cmp	r3, #1
 8004976:	d002      	beq.n	800497e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8004978:	2302      	movs	r3, #2
 800497a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800497c:	e0c2      	b.n	8004b04 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d002      	beq.n	800498a <HAL_SPI_Transmit_DMA+0x46>
 8004984:	88fb      	ldrh	r3, [r7, #6]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d102      	bne.n	8004990 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800498e:	e0b9      	b.n	8004b04 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2203      	movs	r2, #3
 8004994:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	68ba      	ldr	r2, [r7, #8]
 80049a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	88fa      	ldrh	r2, [r7, #6]
 80049a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	88fa      	ldrh	r2, [r7, #6]
 80049ae:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2200      	movs	r2, #0
 80049c0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049da:	d10f      	bne.n	80049fc <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049ea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049fa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a00:	4a45      	ldr	r2, [pc, #276]	; (8004b18 <HAL_SPI_Transmit_DMA+0x1d4>)
 8004a02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a08:	4a44      	ldr	r2, [pc, #272]	; (8004b1c <HAL_SPI_Transmit_DMA+0x1d8>)
 8004a0a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a10:	4a43      	ldr	r2, [pc, #268]	; (8004b20 <HAL_SPI_Transmit_DMA+0x1dc>)
 8004a12:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a18:	2200      	movs	r2, #0
 8004a1a:	635a      	str	r2, [r3, #52]	; 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a2a:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a34:	d82d      	bhi.n	8004a92 <HAL_SPI_Transmit_DMA+0x14e>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a3a:	695b      	ldr	r3, [r3, #20]
 8004a3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a40:	d127      	bne.n	8004a92 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10f      	bne.n	8004a70 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a5e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	085b      	lsrs	r3, r3, #1
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a6e:	e010      	b.n	8004a92 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a7e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	085b      	lsrs	r3, r3, #1
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	330c      	adds	r3, #12
 8004aa2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aa8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004aaa:	f7fd fa21 	bl	8001ef0 <HAL_DMA_Start_IT>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d008      	beq.n	8004ac6 <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ab8:	f043 0210 	orr.w	r2, r3, #16
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	75fb      	strb	r3, [r7, #23]

    goto error;
 8004ac4:	e01e      	b.n	8004b04 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad0:	2b40      	cmp	r3, #64	; 0x40
 8004ad2:	d007      	beq.n	8004ae4 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ae2:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f042 0220 	orr.w	r2, r2, #32
 8004af2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685a      	ldr	r2, [r3, #4]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f042 0202 	orr.w	r2, r2, #2
 8004b02:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004b0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3718      	adds	r7, #24
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	08004c07 	.word	0x08004c07
 8004b1c:	08004b61 	.word	0x08004b61
 8004b20:	08004c23 	.word	0x08004c23

08004b24 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b6e:	f7fc ff3b 	bl	80019e8 <HAL_GetTick>
 8004b72:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0320 	and.w	r3, r3, #32
 8004b7e:	2b20      	cmp	r3, #32
 8004b80:	d03b      	beq.n	8004bfa <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 0220 	bic.w	r2, r2, #32
 8004b90:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 0202 	bic.w	r2, r2, #2
 8004ba0:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	2164      	movs	r1, #100	; 0x64
 8004ba6:	6978      	ldr	r0, [r7, #20]
 8004ba8:	f000 f97a 	bl	8004ea0 <SPI_EndRxTxTransaction>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d005      	beq.n	8004bbe <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bb6:	f043 0220 	orr.w	r2, r3, #32
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10a      	bne.n	8004bdc <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	60fb      	str	r3, [r7, #12]
 8004bda:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	2200      	movs	r2, #0
 8004be0:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d003      	beq.n	8004bfa <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004bf2:	6978      	ldr	r0, [r7, #20]
 8004bf4:	f7ff ffaa 	bl	8004b4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004bf8:	e002      	b.n	8004c00 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004bfa:	6978      	ldr	r0, [r7, #20]
 8004bfc:	f7ff ff92 	bl	8004b24 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c00:	3718      	adds	r7, #24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b084      	sub	sp, #16
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f7ff ff8f 	bl	8004b38 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c1a:	bf00      	nop
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b084      	sub	sp, #16
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685a      	ldr	r2, [r3, #4]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0203 	bic.w	r2, r2, #3
 8004c3e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c44:	f043 0210 	orr.w	r2, r3, #16
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004c54:	68f8      	ldr	r0, [r7, #12]
 8004c56:	f7ff ff79 	bl	8004b4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c5a:	bf00      	nop
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
	...

08004c64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b088      	sub	sp, #32
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	603b      	str	r3, [r7, #0]
 8004c70:	4613      	mov	r3, r2
 8004c72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c74:	f7fc feb8 	bl	80019e8 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7c:	1a9b      	subs	r3, r3, r2
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	4413      	add	r3, r2
 8004c82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c84:	f7fc feb0 	bl	80019e8 <HAL_GetTick>
 8004c88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c8a:	4b39      	ldr	r3, [pc, #228]	; (8004d70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	015b      	lsls	r3, r3, #5
 8004c90:	0d1b      	lsrs	r3, r3, #20
 8004c92:	69fa      	ldr	r2, [r7, #28]
 8004c94:	fb02 f303 	mul.w	r3, r2, r3
 8004c98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c9a:	e054      	b.n	8004d46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca2:	d050      	beq.n	8004d46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ca4:	f7fc fea0 	bl	80019e8 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	69fa      	ldr	r2, [r7, #28]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d902      	bls.n	8004cba <SPI_WaitFlagStateUntilTimeout+0x56>
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d13d      	bne.n	8004d36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004cc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cd2:	d111      	bne.n	8004cf8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cdc:	d004      	beq.n	8004ce8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ce6:	d107      	bne.n	8004cf8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cf6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d00:	d10f      	bne.n	8004d22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e017      	b.n	8004d66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d101      	bne.n	8004d40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	689a      	ldr	r2, [r3, #8]
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	bf0c      	ite	eq
 8004d56:	2301      	moveq	r3, #1
 8004d58:	2300      	movne	r3, #0
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	79fb      	ldrb	r3, [r7, #7]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d19b      	bne.n	8004c9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3720      	adds	r7, #32
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	20000040 	.word	0x20000040

08004d74 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b08a      	sub	sp, #40	; 0x28
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
 8004d80:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004d82:	2300      	movs	r3, #0
 8004d84:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004d86:	f7fc fe2f 	bl	80019e8 <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d8e:	1a9b      	subs	r3, r3, r2
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	4413      	add	r3, r2
 8004d94:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004d96:	f7fc fe27 	bl	80019e8 <HAL_GetTick>
 8004d9a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	330c      	adds	r3, #12
 8004da2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004da4:	4b3d      	ldr	r3, [pc, #244]	; (8004e9c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	4613      	mov	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	4413      	add	r3, r2
 8004dae:	00da      	lsls	r2, r3, #3
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	0d1b      	lsrs	r3, r3, #20
 8004db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004db6:	fb02 f303 	mul.w	r3, r2, r3
 8004dba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004dbc:	e060      	b.n	8004e80 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004dc4:	d107      	bne.n	8004dd6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d104      	bne.n	8004dd6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004dd4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ddc:	d050      	beq.n	8004e80 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004dde:	f7fc fe03 	bl	80019e8 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d902      	bls.n	8004df4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d13d      	bne.n	8004e70 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	685a      	ldr	r2, [r3, #4]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e02:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e0c:	d111      	bne.n	8004e32 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e16:	d004      	beq.n	8004e22 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e20:	d107      	bne.n	8004e32 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e30:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e3a:	d10f      	bne.n	8004e5c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e5a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e010      	b.n	8004e92 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004e76:	2300      	movs	r3, #0
 8004e78:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	3b01      	subs	r3, #1
 8004e7e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689a      	ldr	r2, [r3, #8]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d196      	bne.n	8004dbe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3728      	adds	r7, #40	; 0x28
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	20000040 	.word	0x20000040

08004ea0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af02      	add	r7, sp, #8
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f7ff ff5b 	bl	8004d74 <SPI_WaitFifoStateUntilTimeout>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d007      	beq.n	8004ed4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ec8:	f043 0220 	orr.w	r2, r3, #32
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e027      	b.n	8004f24 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	2200      	movs	r2, #0
 8004edc:	2180      	movs	r1, #128	; 0x80
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f7ff fec0 	bl	8004c64 <SPI_WaitFlagStateUntilTimeout>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d007      	beq.n	8004efa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eee:	f043 0220 	orr.w	r2, r3, #32
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e014      	b.n	8004f24 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f7ff ff34 	bl	8004d74 <SPI_WaitFifoStateUntilTimeout>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d007      	beq.n	8004f22 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f16:	f043 0220 	orr.w	r2, r3, #32
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e000      	b.n	8004f24 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d101      	bne.n	8004f3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e040      	b.n	8004fc0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f7fc fbc6 	bl	80016e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2224      	movs	r2, #36	; 0x24
 8004f58:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f022 0201 	bic.w	r2, r2, #1
 8004f68:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 f82c 	bl	8004fc8 <UART_SetConfig>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d101      	bne.n	8004f7a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e022      	b.n	8004fc0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d002      	beq.n	8004f88 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f956 	bl	8005234 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	685a      	ldr	r2, [r3, #4]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	689a      	ldr	r2, [r3, #8]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fa6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f042 0201 	orr.w	r2, r2, #1
 8004fb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f000 f9dd 	bl	8005378 <UART_CheckIdleState>
 8004fbe:	4603      	mov	r3, r0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3708      	adds	r7, #8
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b088      	sub	sp, #32
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689a      	ldr	r2, [r3, #8]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	431a      	orrs	r2, r3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	69db      	ldr	r3, [r3, #28]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4b8a      	ldr	r3, [pc, #552]	; (800521c <UART_SetConfig+0x254>)
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	6812      	ldr	r2, [r2, #0]
 8004ffa:	6979      	ldr	r1, [r7, #20]
 8004ffc:	430b      	orrs	r3, r1
 8004ffe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	68da      	ldr	r2, [r3, #12]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	430a      	orrs	r2, r1
 8005014:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	699b      	ldr	r3, [r3, #24]
 800501a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	4313      	orrs	r3, r2
 8005024:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	430a      	orrs	r2, r1
 8005038:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a78      	ldr	r2, [pc, #480]	; (8005220 <UART_SetConfig+0x258>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d120      	bne.n	8005086 <UART_SetConfig+0xbe>
 8005044:	4b77      	ldr	r3, [pc, #476]	; (8005224 <UART_SetConfig+0x25c>)
 8005046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005048:	f003 0303 	and.w	r3, r3, #3
 800504c:	2b03      	cmp	r3, #3
 800504e:	d817      	bhi.n	8005080 <UART_SetConfig+0xb8>
 8005050:	a201      	add	r2, pc, #4	; (adr r2, 8005058 <UART_SetConfig+0x90>)
 8005052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005056:	bf00      	nop
 8005058:	08005069 	.word	0x08005069
 800505c:	08005075 	.word	0x08005075
 8005060:	0800507b 	.word	0x0800507b
 8005064:	0800506f 	.word	0x0800506f
 8005068:	2300      	movs	r3, #0
 800506a:	77fb      	strb	r3, [r7, #31]
 800506c:	e01d      	b.n	80050aa <UART_SetConfig+0xe2>
 800506e:	2302      	movs	r3, #2
 8005070:	77fb      	strb	r3, [r7, #31]
 8005072:	e01a      	b.n	80050aa <UART_SetConfig+0xe2>
 8005074:	2304      	movs	r3, #4
 8005076:	77fb      	strb	r3, [r7, #31]
 8005078:	e017      	b.n	80050aa <UART_SetConfig+0xe2>
 800507a:	2308      	movs	r3, #8
 800507c:	77fb      	strb	r3, [r7, #31]
 800507e:	e014      	b.n	80050aa <UART_SetConfig+0xe2>
 8005080:	2310      	movs	r3, #16
 8005082:	77fb      	strb	r3, [r7, #31]
 8005084:	e011      	b.n	80050aa <UART_SetConfig+0xe2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a67      	ldr	r2, [pc, #412]	; (8005228 <UART_SetConfig+0x260>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d102      	bne.n	8005096 <UART_SetConfig+0xce>
 8005090:	2300      	movs	r3, #0
 8005092:	77fb      	strb	r3, [r7, #31]
 8005094:	e009      	b.n	80050aa <UART_SetConfig+0xe2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a64      	ldr	r2, [pc, #400]	; (800522c <UART_SetConfig+0x264>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d102      	bne.n	80050a6 <UART_SetConfig+0xde>
 80050a0:	2300      	movs	r3, #0
 80050a2:	77fb      	strb	r3, [r7, #31]
 80050a4:	e001      	b.n	80050aa <UART_SetConfig+0xe2>
 80050a6:	2310      	movs	r3, #16
 80050a8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	69db      	ldr	r3, [r3, #28]
 80050ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050b2:	d15a      	bne.n	800516a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80050b4:	7ffb      	ldrb	r3, [r7, #31]
 80050b6:	2b08      	cmp	r3, #8
 80050b8:	d827      	bhi.n	800510a <UART_SetConfig+0x142>
 80050ba:	a201      	add	r2, pc, #4	; (adr r2, 80050c0 <UART_SetConfig+0xf8>)
 80050bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c0:	080050e5 	.word	0x080050e5
 80050c4:	080050ed 	.word	0x080050ed
 80050c8:	080050f5 	.word	0x080050f5
 80050cc:	0800510b 	.word	0x0800510b
 80050d0:	080050fb 	.word	0x080050fb
 80050d4:	0800510b 	.word	0x0800510b
 80050d8:	0800510b 	.word	0x0800510b
 80050dc:	0800510b 	.word	0x0800510b
 80050e0:	08005103 	.word	0x08005103
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050e4:	f7ff fa20 	bl	8004528 <HAL_RCC_GetPCLK1Freq>
 80050e8:	61b8      	str	r0, [r7, #24]
        break;
 80050ea:	e013      	b.n	8005114 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050ec:	f7ff fa3e 	bl	800456c <HAL_RCC_GetPCLK2Freq>
 80050f0:	61b8      	str	r0, [r7, #24]
        break;
 80050f2:	e00f      	b.n	8005114 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050f4:	4b4e      	ldr	r3, [pc, #312]	; (8005230 <UART_SetConfig+0x268>)
 80050f6:	61bb      	str	r3, [r7, #24]
        break;
 80050f8:	e00c      	b.n	8005114 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050fa:	f7ff f99d 	bl	8004438 <HAL_RCC_GetSysClockFreq>
 80050fe:	61b8      	str	r0, [r7, #24]
        break;
 8005100:	e008      	b.n	8005114 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005102:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005106:	61bb      	str	r3, [r7, #24]
        break;
 8005108:	e004      	b.n	8005114 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800510a:	2300      	movs	r3, #0
 800510c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	77bb      	strb	r3, [r7, #30]
        break;
 8005112:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d074      	beq.n	8005204 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	005a      	lsls	r2, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	085b      	lsrs	r3, r3, #1
 8005124:	441a      	add	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	fbb2 f3f3 	udiv	r3, r2, r3
 800512e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	2b0f      	cmp	r3, #15
 8005134:	d916      	bls.n	8005164 <UART_SetConfig+0x19c>
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800513c:	d212      	bcs.n	8005164 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	b29b      	uxth	r3, r3
 8005142:	f023 030f 	bic.w	r3, r3, #15
 8005146:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	085b      	lsrs	r3, r3, #1
 800514c:	b29b      	uxth	r3, r3
 800514e:	f003 0307 	and.w	r3, r3, #7
 8005152:	b29a      	uxth	r2, r3
 8005154:	89fb      	ldrh	r3, [r7, #14]
 8005156:	4313      	orrs	r3, r2
 8005158:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	89fa      	ldrh	r2, [r7, #14]
 8005160:	60da      	str	r2, [r3, #12]
 8005162:	e04f      	b.n	8005204 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	77bb      	strb	r3, [r7, #30]
 8005168:	e04c      	b.n	8005204 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800516a:	7ffb      	ldrb	r3, [r7, #31]
 800516c:	2b08      	cmp	r3, #8
 800516e:	d828      	bhi.n	80051c2 <UART_SetConfig+0x1fa>
 8005170:	a201      	add	r2, pc, #4	; (adr r2, 8005178 <UART_SetConfig+0x1b0>)
 8005172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005176:	bf00      	nop
 8005178:	0800519d 	.word	0x0800519d
 800517c:	080051a5 	.word	0x080051a5
 8005180:	080051ad 	.word	0x080051ad
 8005184:	080051c3 	.word	0x080051c3
 8005188:	080051b3 	.word	0x080051b3
 800518c:	080051c3 	.word	0x080051c3
 8005190:	080051c3 	.word	0x080051c3
 8005194:	080051c3 	.word	0x080051c3
 8005198:	080051bb 	.word	0x080051bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800519c:	f7ff f9c4 	bl	8004528 <HAL_RCC_GetPCLK1Freq>
 80051a0:	61b8      	str	r0, [r7, #24]
        break;
 80051a2:	e013      	b.n	80051cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051a4:	f7ff f9e2 	bl	800456c <HAL_RCC_GetPCLK2Freq>
 80051a8:	61b8      	str	r0, [r7, #24]
        break;
 80051aa:	e00f      	b.n	80051cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051ac:	4b20      	ldr	r3, [pc, #128]	; (8005230 <UART_SetConfig+0x268>)
 80051ae:	61bb      	str	r3, [r7, #24]
        break;
 80051b0:	e00c      	b.n	80051cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051b2:	f7ff f941 	bl	8004438 <HAL_RCC_GetSysClockFreq>
 80051b6:	61b8      	str	r0, [r7, #24]
        break;
 80051b8:	e008      	b.n	80051cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051be:	61bb      	str	r3, [r7, #24]
        break;
 80051c0:	e004      	b.n	80051cc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80051c2:	2300      	movs	r3, #0
 80051c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	77bb      	strb	r3, [r7, #30]
        break;
 80051ca:	bf00      	nop
    }

    if (pclk != 0U)
 80051cc:	69bb      	ldr	r3, [r7, #24]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d018      	beq.n	8005204 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	085a      	lsrs	r2, r3, #1
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	441a      	add	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	2b0f      	cmp	r3, #15
 80051ea:	d909      	bls.n	8005200 <UART_SetConfig+0x238>
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051f2:	d205      	bcs.n	8005200 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	60da      	str	r2, [r3, #12]
 80051fe:	e001      	b.n	8005204 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005210:	7fbb      	ldrb	r3, [r7, #30]
}
 8005212:	4618      	mov	r0, r3
 8005214:	3720      	adds	r7, #32
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	efff69f3 	.word	0xefff69f3
 8005220:	40013800 	.word	0x40013800
 8005224:	40021000 	.word	0x40021000
 8005228:	40004400 	.word	0x40004400
 800522c:	40004800 	.word	0x40004800
 8005230:	007a1200 	.word	0x007a1200

08005234 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00a      	beq.n	800525e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	430a      	orrs	r2, r1
 800525c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00a      	beq.n	8005280 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	430a      	orrs	r2, r1
 800527e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005284:	f003 0304 	and.w	r3, r3, #4
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00a      	beq.n	80052a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	430a      	orrs	r2, r1
 80052a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a6:	f003 0308 	and.w	r3, r3, #8
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00a      	beq.n	80052c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	430a      	orrs	r2, r1
 80052c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	f003 0310 	and.w	r3, r3, #16
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00a      	beq.n	80052e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	430a      	orrs	r2, r1
 80052e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ea:	f003 0320 	and.w	r3, r3, #32
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00a      	beq.n	8005308 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	430a      	orrs	r2, r1
 8005306:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005310:	2b00      	cmp	r3, #0
 8005312:	d01a      	beq.n	800534a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005332:	d10a      	bne.n	800534a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	430a      	orrs	r2, r1
 8005348:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00a      	beq.n	800536c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	430a      	orrs	r2, r1
 800536a:	605a      	str	r2, [r3, #4]
  }
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b098      	sub	sp, #96	; 0x60
 800537c:	af02      	add	r7, sp, #8
 800537e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005388:	f7fc fb2e 	bl	80019e8 <HAL_GetTick>
 800538c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0308 	and.w	r3, r3, #8
 8005398:	2b08      	cmp	r3, #8
 800539a:	d12e      	bne.n	80053fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800539c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053a0:	9300      	str	r3, [sp, #0]
 80053a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053a4:	2200      	movs	r2, #0
 80053a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f88c 	bl	80054c8 <UART_WaitOnFlagUntilTimeout>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d021      	beq.n	80053fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053be:	e853 3f00 	ldrex	r3, [r3]
 80053c2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80053c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053ca:	653b      	str	r3, [r7, #80]	; 0x50
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	461a      	mov	r2, r3
 80053d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053d4:	647b      	str	r3, [r7, #68]	; 0x44
 80053d6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80053da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053dc:	e841 2300 	strex	r3, r2, [r1]
 80053e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80053e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1e6      	bne.n	80053b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2220      	movs	r2, #32
 80053ec:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e062      	b.n	80054c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0304 	and.w	r3, r3, #4
 8005404:	2b04      	cmp	r3, #4
 8005406:	d149      	bne.n	800549c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005408:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005410:	2200      	movs	r2, #0
 8005412:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f856 	bl	80054c8 <UART_WaitOnFlagUntilTimeout>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d03c      	beq.n	800549c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542a:	e853 3f00 	ldrex	r3, [r3]
 800542e:	623b      	str	r3, [r7, #32]
   return(result);
 8005430:	6a3b      	ldr	r3, [r7, #32]
 8005432:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	461a      	mov	r2, r3
 800543e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005440:	633b      	str	r3, [r7, #48]	; 0x30
 8005442:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005444:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005446:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005448:	e841 2300 	strex	r3, r2, [r1]
 800544c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800544e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1e6      	bne.n	8005422 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	3308      	adds	r3, #8
 800545a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	e853 3f00 	ldrex	r3, [r3]
 8005462:	60fb      	str	r3, [r7, #12]
   return(result);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f023 0301 	bic.w	r3, r3, #1
 800546a:	64bb      	str	r3, [r7, #72]	; 0x48
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	3308      	adds	r3, #8
 8005472:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005474:	61fa      	str	r2, [r7, #28]
 8005476:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005478:	69b9      	ldr	r1, [r7, #24]
 800547a:	69fa      	ldr	r2, [r7, #28]
 800547c:	e841 2300 	strex	r3, r2, [r1]
 8005480:	617b      	str	r3, [r7, #20]
   return(result);
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1e5      	bne.n	8005454 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2220      	movs	r2, #32
 800548c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e011      	b.n	80054c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2220      	movs	r2, #32
 80054a0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2220      	movs	r2, #32
 80054a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3758      	adds	r7, #88	; 0x58
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	603b      	str	r3, [r7, #0]
 80054d4:	4613      	mov	r3, r2
 80054d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054d8:	e049      	b.n	800556e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e0:	d045      	beq.n	800556e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054e2:	f7fc fa81 	bl	80019e8 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	69ba      	ldr	r2, [r7, #24]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d302      	bcc.n	80054f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d101      	bne.n	80054fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e048      	b.n	800558e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0304 	and.w	r3, r3, #4
 8005506:	2b00      	cmp	r3, #0
 8005508:	d031      	beq.n	800556e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	f003 0308 	and.w	r3, r3, #8
 8005514:	2b08      	cmp	r3, #8
 8005516:	d110      	bne.n	800553a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2208      	movs	r2, #8
 800551e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f000 f838 	bl	8005596 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2208      	movs	r2, #8
 800552a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e029      	b.n	800558e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	69db      	ldr	r3, [r3, #28]
 8005540:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005548:	d111      	bne.n	800556e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005552:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f000 f81e 	bl	8005596 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2220      	movs	r2, #32
 800555e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e00f      	b.n	800558e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	69da      	ldr	r2, [r3, #28]
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	4013      	ands	r3, r2
 8005578:	68ba      	ldr	r2, [r7, #8]
 800557a:	429a      	cmp	r2, r3
 800557c:	bf0c      	ite	eq
 800557e:	2301      	moveq	r3, #1
 8005580:	2300      	movne	r3, #0
 8005582:	b2db      	uxtb	r3, r3
 8005584:	461a      	mov	r2, r3
 8005586:	79fb      	ldrb	r3, [r7, #7]
 8005588:	429a      	cmp	r2, r3
 800558a:	d0a6      	beq.n	80054da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005596:	b480      	push	{r7}
 8005598:	b095      	sub	sp, #84	; 0x54
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a6:	e853 3f00 	ldrex	r3, [r3]
 80055aa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80055ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	461a      	mov	r2, r3
 80055ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055bc:	643b      	str	r3, [r7, #64]	; 0x40
 80055be:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80055c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80055c4:	e841 2300 	strex	r3, r2, [r1]
 80055c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1e6      	bne.n	800559e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3308      	adds	r3, #8
 80055d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d8:	6a3b      	ldr	r3, [r7, #32]
 80055da:	e853 3f00 	ldrex	r3, [r3]
 80055de:	61fb      	str	r3, [r7, #28]
   return(result);
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	f023 0301 	bic.w	r3, r3, #1
 80055e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3308      	adds	r3, #8
 80055ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055f8:	e841 2300 	strex	r3, r2, [r1]
 80055fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1e5      	bne.n	80055d0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005608:	2b01      	cmp	r3, #1
 800560a:	d118      	bne.n	800563e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	e853 3f00 	ldrex	r3, [r3]
 8005618:	60bb      	str	r3, [r7, #8]
   return(result);
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	f023 0310 	bic.w	r3, r3, #16
 8005620:	647b      	str	r3, [r7, #68]	; 0x44
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800562a:	61bb      	str	r3, [r7, #24]
 800562c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800562e:	6979      	ldr	r1, [r7, #20]
 8005630:	69ba      	ldr	r2, [r7, #24]
 8005632:	e841 2300 	strex	r3, r2, [r1]
 8005636:	613b      	str	r3, [r7, #16]
   return(result);
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1e6      	bne.n	800560c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2220      	movs	r2, #32
 8005642:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005652:	bf00      	nop
 8005654:	3754      	adds	r7, #84	; 0x54
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
	...

08005660 <calloc>:
 8005660:	4b02      	ldr	r3, [pc, #8]	; (800566c <calloc+0xc>)
 8005662:	460a      	mov	r2, r1
 8005664:	4601      	mov	r1, r0
 8005666:	6818      	ldr	r0, [r3, #0]
 8005668:	f000 b83c 	b.w	80056e4 <_calloc_r>
 800566c:	2000004c 	.word	0x2000004c

08005670 <__errno>:
 8005670:	4b01      	ldr	r3, [pc, #4]	; (8005678 <__errno+0x8>)
 8005672:	6818      	ldr	r0, [r3, #0]
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	2000004c 	.word	0x2000004c

0800567c <__libc_init_array>:
 800567c:	b570      	push	{r4, r5, r6, lr}
 800567e:	4d0d      	ldr	r5, [pc, #52]	; (80056b4 <__libc_init_array+0x38>)
 8005680:	4c0d      	ldr	r4, [pc, #52]	; (80056b8 <__libc_init_array+0x3c>)
 8005682:	1b64      	subs	r4, r4, r5
 8005684:	10a4      	asrs	r4, r4, #2
 8005686:	2600      	movs	r6, #0
 8005688:	42a6      	cmp	r6, r4
 800568a:	d109      	bne.n	80056a0 <__libc_init_array+0x24>
 800568c:	4d0b      	ldr	r5, [pc, #44]	; (80056bc <__libc_init_array+0x40>)
 800568e:	4c0c      	ldr	r4, [pc, #48]	; (80056c0 <__libc_init_array+0x44>)
 8005690:	f001 f858 	bl	8006744 <_init>
 8005694:	1b64      	subs	r4, r4, r5
 8005696:	10a4      	asrs	r4, r4, #2
 8005698:	2600      	movs	r6, #0
 800569a:	42a6      	cmp	r6, r4
 800569c:	d105      	bne.n	80056aa <__libc_init_array+0x2e>
 800569e:	bd70      	pop	{r4, r5, r6, pc}
 80056a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80056a4:	4798      	blx	r3
 80056a6:	3601      	adds	r6, #1
 80056a8:	e7ee      	b.n	8005688 <__libc_init_array+0xc>
 80056aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80056ae:	4798      	blx	r3
 80056b0:	3601      	adds	r6, #1
 80056b2:	e7f2      	b.n	800569a <__libc_init_array+0x1e>
 80056b4:	08006890 	.word	0x08006890
 80056b8:	08006890 	.word	0x08006890
 80056bc:	08006890 	.word	0x08006890
 80056c0:	08006894 	.word	0x08006894

080056c4 <free>:
 80056c4:	4b02      	ldr	r3, [pc, #8]	; (80056d0 <free+0xc>)
 80056c6:	4601      	mov	r1, r0
 80056c8:	6818      	ldr	r0, [r3, #0]
 80056ca:	f000 b821 	b.w	8005710 <_free_r>
 80056ce:	bf00      	nop
 80056d0:	2000004c 	.word	0x2000004c

080056d4 <memset>:
 80056d4:	4402      	add	r2, r0
 80056d6:	4603      	mov	r3, r0
 80056d8:	4293      	cmp	r3, r2
 80056da:	d100      	bne.n	80056de <memset+0xa>
 80056dc:	4770      	bx	lr
 80056de:	f803 1b01 	strb.w	r1, [r3], #1
 80056e2:	e7f9      	b.n	80056d8 <memset+0x4>

080056e4 <_calloc_r>:
 80056e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80056e6:	fba1 2402 	umull	r2, r4, r1, r2
 80056ea:	b94c      	cbnz	r4, 8005700 <_calloc_r+0x1c>
 80056ec:	4611      	mov	r1, r2
 80056ee:	9201      	str	r2, [sp, #4]
 80056f0:	f000 f87a 	bl	80057e8 <_malloc_r>
 80056f4:	9a01      	ldr	r2, [sp, #4]
 80056f6:	4605      	mov	r5, r0
 80056f8:	b930      	cbnz	r0, 8005708 <_calloc_r+0x24>
 80056fa:	4628      	mov	r0, r5
 80056fc:	b003      	add	sp, #12
 80056fe:	bd30      	pop	{r4, r5, pc}
 8005700:	220c      	movs	r2, #12
 8005702:	6002      	str	r2, [r0, #0]
 8005704:	2500      	movs	r5, #0
 8005706:	e7f8      	b.n	80056fa <_calloc_r+0x16>
 8005708:	4621      	mov	r1, r4
 800570a:	f7ff ffe3 	bl	80056d4 <memset>
 800570e:	e7f4      	b.n	80056fa <_calloc_r+0x16>

08005710 <_free_r>:
 8005710:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005712:	2900      	cmp	r1, #0
 8005714:	d044      	beq.n	80057a0 <_free_r+0x90>
 8005716:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800571a:	9001      	str	r0, [sp, #4]
 800571c:	2b00      	cmp	r3, #0
 800571e:	f1a1 0404 	sub.w	r4, r1, #4
 8005722:	bfb8      	it	lt
 8005724:	18e4      	addlt	r4, r4, r3
 8005726:	f000 f8e3 	bl	80058f0 <__malloc_lock>
 800572a:	4a1e      	ldr	r2, [pc, #120]	; (80057a4 <_free_r+0x94>)
 800572c:	9801      	ldr	r0, [sp, #4]
 800572e:	6813      	ldr	r3, [r2, #0]
 8005730:	b933      	cbnz	r3, 8005740 <_free_r+0x30>
 8005732:	6063      	str	r3, [r4, #4]
 8005734:	6014      	str	r4, [r2, #0]
 8005736:	b003      	add	sp, #12
 8005738:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800573c:	f000 b8de 	b.w	80058fc <__malloc_unlock>
 8005740:	42a3      	cmp	r3, r4
 8005742:	d908      	bls.n	8005756 <_free_r+0x46>
 8005744:	6825      	ldr	r5, [r4, #0]
 8005746:	1961      	adds	r1, r4, r5
 8005748:	428b      	cmp	r3, r1
 800574a:	bf01      	itttt	eq
 800574c:	6819      	ldreq	r1, [r3, #0]
 800574e:	685b      	ldreq	r3, [r3, #4]
 8005750:	1949      	addeq	r1, r1, r5
 8005752:	6021      	streq	r1, [r4, #0]
 8005754:	e7ed      	b.n	8005732 <_free_r+0x22>
 8005756:	461a      	mov	r2, r3
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	b10b      	cbz	r3, 8005760 <_free_r+0x50>
 800575c:	42a3      	cmp	r3, r4
 800575e:	d9fa      	bls.n	8005756 <_free_r+0x46>
 8005760:	6811      	ldr	r1, [r2, #0]
 8005762:	1855      	adds	r5, r2, r1
 8005764:	42a5      	cmp	r5, r4
 8005766:	d10b      	bne.n	8005780 <_free_r+0x70>
 8005768:	6824      	ldr	r4, [r4, #0]
 800576a:	4421      	add	r1, r4
 800576c:	1854      	adds	r4, r2, r1
 800576e:	42a3      	cmp	r3, r4
 8005770:	6011      	str	r1, [r2, #0]
 8005772:	d1e0      	bne.n	8005736 <_free_r+0x26>
 8005774:	681c      	ldr	r4, [r3, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	6053      	str	r3, [r2, #4]
 800577a:	4421      	add	r1, r4
 800577c:	6011      	str	r1, [r2, #0]
 800577e:	e7da      	b.n	8005736 <_free_r+0x26>
 8005780:	d902      	bls.n	8005788 <_free_r+0x78>
 8005782:	230c      	movs	r3, #12
 8005784:	6003      	str	r3, [r0, #0]
 8005786:	e7d6      	b.n	8005736 <_free_r+0x26>
 8005788:	6825      	ldr	r5, [r4, #0]
 800578a:	1961      	adds	r1, r4, r5
 800578c:	428b      	cmp	r3, r1
 800578e:	bf04      	itt	eq
 8005790:	6819      	ldreq	r1, [r3, #0]
 8005792:	685b      	ldreq	r3, [r3, #4]
 8005794:	6063      	str	r3, [r4, #4]
 8005796:	bf04      	itt	eq
 8005798:	1949      	addeq	r1, r1, r5
 800579a:	6021      	streq	r1, [r4, #0]
 800579c:	6054      	str	r4, [r2, #4]
 800579e:	e7ca      	b.n	8005736 <_free_r+0x26>
 80057a0:	b003      	add	sp, #12
 80057a2:	bd30      	pop	{r4, r5, pc}
 80057a4:	20000298 	.word	0x20000298

080057a8 <sbrk_aligned>:
 80057a8:	b570      	push	{r4, r5, r6, lr}
 80057aa:	4e0e      	ldr	r6, [pc, #56]	; (80057e4 <sbrk_aligned+0x3c>)
 80057ac:	460c      	mov	r4, r1
 80057ae:	6831      	ldr	r1, [r6, #0]
 80057b0:	4605      	mov	r5, r0
 80057b2:	b911      	cbnz	r1, 80057ba <sbrk_aligned+0x12>
 80057b4:	f000 f88c 	bl	80058d0 <_sbrk_r>
 80057b8:	6030      	str	r0, [r6, #0]
 80057ba:	4621      	mov	r1, r4
 80057bc:	4628      	mov	r0, r5
 80057be:	f000 f887 	bl	80058d0 <_sbrk_r>
 80057c2:	1c43      	adds	r3, r0, #1
 80057c4:	d00a      	beq.n	80057dc <sbrk_aligned+0x34>
 80057c6:	1cc4      	adds	r4, r0, #3
 80057c8:	f024 0403 	bic.w	r4, r4, #3
 80057cc:	42a0      	cmp	r0, r4
 80057ce:	d007      	beq.n	80057e0 <sbrk_aligned+0x38>
 80057d0:	1a21      	subs	r1, r4, r0
 80057d2:	4628      	mov	r0, r5
 80057d4:	f000 f87c 	bl	80058d0 <_sbrk_r>
 80057d8:	3001      	adds	r0, #1
 80057da:	d101      	bne.n	80057e0 <sbrk_aligned+0x38>
 80057dc:	f04f 34ff 	mov.w	r4, #4294967295
 80057e0:	4620      	mov	r0, r4
 80057e2:	bd70      	pop	{r4, r5, r6, pc}
 80057e4:	2000029c 	.word	0x2000029c

080057e8 <_malloc_r>:
 80057e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057ec:	1ccd      	adds	r5, r1, #3
 80057ee:	f025 0503 	bic.w	r5, r5, #3
 80057f2:	3508      	adds	r5, #8
 80057f4:	2d0c      	cmp	r5, #12
 80057f6:	bf38      	it	cc
 80057f8:	250c      	movcc	r5, #12
 80057fa:	2d00      	cmp	r5, #0
 80057fc:	4607      	mov	r7, r0
 80057fe:	db01      	blt.n	8005804 <_malloc_r+0x1c>
 8005800:	42a9      	cmp	r1, r5
 8005802:	d905      	bls.n	8005810 <_malloc_r+0x28>
 8005804:	230c      	movs	r3, #12
 8005806:	603b      	str	r3, [r7, #0]
 8005808:	2600      	movs	r6, #0
 800580a:	4630      	mov	r0, r6
 800580c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005810:	4e2e      	ldr	r6, [pc, #184]	; (80058cc <_malloc_r+0xe4>)
 8005812:	f000 f86d 	bl	80058f0 <__malloc_lock>
 8005816:	6833      	ldr	r3, [r6, #0]
 8005818:	461c      	mov	r4, r3
 800581a:	bb34      	cbnz	r4, 800586a <_malloc_r+0x82>
 800581c:	4629      	mov	r1, r5
 800581e:	4638      	mov	r0, r7
 8005820:	f7ff ffc2 	bl	80057a8 <sbrk_aligned>
 8005824:	1c43      	adds	r3, r0, #1
 8005826:	4604      	mov	r4, r0
 8005828:	d14d      	bne.n	80058c6 <_malloc_r+0xde>
 800582a:	6834      	ldr	r4, [r6, #0]
 800582c:	4626      	mov	r6, r4
 800582e:	2e00      	cmp	r6, #0
 8005830:	d140      	bne.n	80058b4 <_malloc_r+0xcc>
 8005832:	6823      	ldr	r3, [r4, #0]
 8005834:	4631      	mov	r1, r6
 8005836:	4638      	mov	r0, r7
 8005838:	eb04 0803 	add.w	r8, r4, r3
 800583c:	f000 f848 	bl	80058d0 <_sbrk_r>
 8005840:	4580      	cmp	r8, r0
 8005842:	d13a      	bne.n	80058ba <_malloc_r+0xd2>
 8005844:	6821      	ldr	r1, [r4, #0]
 8005846:	3503      	adds	r5, #3
 8005848:	1a6d      	subs	r5, r5, r1
 800584a:	f025 0503 	bic.w	r5, r5, #3
 800584e:	3508      	adds	r5, #8
 8005850:	2d0c      	cmp	r5, #12
 8005852:	bf38      	it	cc
 8005854:	250c      	movcc	r5, #12
 8005856:	4629      	mov	r1, r5
 8005858:	4638      	mov	r0, r7
 800585a:	f7ff ffa5 	bl	80057a8 <sbrk_aligned>
 800585e:	3001      	adds	r0, #1
 8005860:	d02b      	beq.n	80058ba <_malloc_r+0xd2>
 8005862:	6823      	ldr	r3, [r4, #0]
 8005864:	442b      	add	r3, r5
 8005866:	6023      	str	r3, [r4, #0]
 8005868:	e00e      	b.n	8005888 <_malloc_r+0xa0>
 800586a:	6822      	ldr	r2, [r4, #0]
 800586c:	1b52      	subs	r2, r2, r5
 800586e:	d41e      	bmi.n	80058ae <_malloc_r+0xc6>
 8005870:	2a0b      	cmp	r2, #11
 8005872:	d916      	bls.n	80058a2 <_malloc_r+0xba>
 8005874:	1961      	adds	r1, r4, r5
 8005876:	42a3      	cmp	r3, r4
 8005878:	6025      	str	r5, [r4, #0]
 800587a:	bf18      	it	ne
 800587c:	6059      	strne	r1, [r3, #4]
 800587e:	6863      	ldr	r3, [r4, #4]
 8005880:	bf08      	it	eq
 8005882:	6031      	streq	r1, [r6, #0]
 8005884:	5162      	str	r2, [r4, r5]
 8005886:	604b      	str	r3, [r1, #4]
 8005888:	4638      	mov	r0, r7
 800588a:	f104 060b 	add.w	r6, r4, #11
 800588e:	f000 f835 	bl	80058fc <__malloc_unlock>
 8005892:	f026 0607 	bic.w	r6, r6, #7
 8005896:	1d23      	adds	r3, r4, #4
 8005898:	1af2      	subs	r2, r6, r3
 800589a:	d0b6      	beq.n	800580a <_malloc_r+0x22>
 800589c:	1b9b      	subs	r3, r3, r6
 800589e:	50a3      	str	r3, [r4, r2]
 80058a0:	e7b3      	b.n	800580a <_malloc_r+0x22>
 80058a2:	6862      	ldr	r2, [r4, #4]
 80058a4:	42a3      	cmp	r3, r4
 80058a6:	bf0c      	ite	eq
 80058a8:	6032      	streq	r2, [r6, #0]
 80058aa:	605a      	strne	r2, [r3, #4]
 80058ac:	e7ec      	b.n	8005888 <_malloc_r+0xa0>
 80058ae:	4623      	mov	r3, r4
 80058b0:	6864      	ldr	r4, [r4, #4]
 80058b2:	e7b2      	b.n	800581a <_malloc_r+0x32>
 80058b4:	4634      	mov	r4, r6
 80058b6:	6876      	ldr	r6, [r6, #4]
 80058b8:	e7b9      	b.n	800582e <_malloc_r+0x46>
 80058ba:	230c      	movs	r3, #12
 80058bc:	603b      	str	r3, [r7, #0]
 80058be:	4638      	mov	r0, r7
 80058c0:	f000 f81c 	bl	80058fc <__malloc_unlock>
 80058c4:	e7a1      	b.n	800580a <_malloc_r+0x22>
 80058c6:	6025      	str	r5, [r4, #0]
 80058c8:	e7de      	b.n	8005888 <_malloc_r+0xa0>
 80058ca:	bf00      	nop
 80058cc:	20000298 	.word	0x20000298

080058d0 <_sbrk_r>:
 80058d0:	b538      	push	{r3, r4, r5, lr}
 80058d2:	4d06      	ldr	r5, [pc, #24]	; (80058ec <_sbrk_r+0x1c>)
 80058d4:	2300      	movs	r3, #0
 80058d6:	4604      	mov	r4, r0
 80058d8:	4608      	mov	r0, r1
 80058da:	602b      	str	r3, [r5, #0]
 80058dc:	f7fb ff78 	bl	80017d0 <_sbrk>
 80058e0:	1c43      	adds	r3, r0, #1
 80058e2:	d102      	bne.n	80058ea <_sbrk_r+0x1a>
 80058e4:	682b      	ldr	r3, [r5, #0]
 80058e6:	b103      	cbz	r3, 80058ea <_sbrk_r+0x1a>
 80058e8:	6023      	str	r3, [r4, #0]
 80058ea:	bd38      	pop	{r3, r4, r5, pc}
 80058ec:	200002a0 	.word	0x200002a0

080058f0 <__malloc_lock>:
 80058f0:	4801      	ldr	r0, [pc, #4]	; (80058f8 <__malloc_lock+0x8>)
 80058f2:	f000 b809 	b.w	8005908 <__retarget_lock_acquire_recursive>
 80058f6:	bf00      	nop
 80058f8:	200002a4 	.word	0x200002a4

080058fc <__malloc_unlock>:
 80058fc:	4801      	ldr	r0, [pc, #4]	; (8005904 <__malloc_unlock+0x8>)
 80058fe:	f000 b804 	b.w	800590a <__retarget_lock_release_recursive>
 8005902:	bf00      	nop
 8005904:	200002a4 	.word	0x200002a4

08005908 <__retarget_lock_acquire_recursive>:
 8005908:	4770      	bx	lr

0800590a <__retarget_lock_release_recursive>:
 800590a:	4770      	bx	lr

0800590c <pow>:
 800590c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800590e:	ed2d 8b02 	vpush	{d8}
 8005912:	eeb0 8a40 	vmov.f32	s16, s0
 8005916:	eef0 8a60 	vmov.f32	s17, s1
 800591a:	ec55 4b11 	vmov	r4, r5, d1
 800591e:	f000 f867 	bl	80059f0 <__ieee754_pow>
 8005922:	4622      	mov	r2, r4
 8005924:	462b      	mov	r3, r5
 8005926:	4620      	mov	r0, r4
 8005928:	4629      	mov	r1, r5
 800592a:	ec57 6b10 	vmov	r6, r7, d0
 800592e:	f7fb f8a1 	bl	8000a74 <__aeabi_dcmpun>
 8005932:	2800      	cmp	r0, #0
 8005934:	d13b      	bne.n	80059ae <pow+0xa2>
 8005936:	ec51 0b18 	vmov	r0, r1, d8
 800593a:	2200      	movs	r2, #0
 800593c:	2300      	movs	r3, #0
 800593e:	f7fb f867 	bl	8000a10 <__aeabi_dcmpeq>
 8005942:	b1b8      	cbz	r0, 8005974 <pow+0x68>
 8005944:	2200      	movs	r2, #0
 8005946:	2300      	movs	r3, #0
 8005948:	4620      	mov	r0, r4
 800594a:	4629      	mov	r1, r5
 800594c:	f7fb f860 	bl	8000a10 <__aeabi_dcmpeq>
 8005950:	2800      	cmp	r0, #0
 8005952:	d146      	bne.n	80059e2 <pow+0xd6>
 8005954:	ec45 4b10 	vmov	d0, r4, r5
 8005958:	f000 fe63 	bl	8006622 <finite>
 800595c:	b338      	cbz	r0, 80059ae <pow+0xa2>
 800595e:	2200      	movs	r2, #0
 8005960:	2300      	movs	r3, #0
 8005962:	4620      	mov	r0, r4
 8005964:	4629      	mov	r1, r5
 8005966:	f7fb f85d 	bl	8000a24 <__aeabi_dcmplt>
 800596a:	b300      	cbz	r0, 80059ae <pow+0xa2>
 800596c:	f7ff fe80 	bl	8005670 <__errno>
 8005970:	2322      	movs	r3, #34	; 0x22
 8005972:	e01b      	b.n	80059ac <pow+0xa0>
 8005974:	ec47 6b10 	vmov	d0, r6, r7
 8005978:	f000 fe53 	bl	8006622 <finite>
 800597c:	b9e0      	cbnz	r0, 80059b8 <pow+0xac>
 800597e:	eeb0 0a48 	vmov.f32	s0, s16
 8005982:	eef0 0a68 	vmov.f32	s1, s17
 8005986:	f000 fe4c 	bl	8006622 <finite>
 800598a:	b1a8      	cbz	r0, 80059b8 <pow+0xac>
 800598c:	ec45 4b10 	vmov	d0, r4, r5
 8005990:	f000 fe47 	bl	8006622 <finite>
 8005994:	b180      	cbz	r0, 80059b8 <pow+0xac>
 8005996:	4632      	mov	r2, r6
 8005998:	463b      	mov	r3, r7
 800599a:	4630      	mov	r0, r6
 800599c:	4639      	mov	r1, r7
 800599e:	f7fb f869 	bl	8000a74 <__aeabi_dcmpun>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	d0e2      	beq.n	800596c <pow+0x60>
 80059a6:	f7ff fe63 	bl	8005670 <__errno>
 80059aa:	2321      	movs	r3, #33	; 0x21
 80059ac:	6003      	str	r3, [r0, #0]
 80059ae:	ecbd 8b02 	vpop	{d8}
 80059b2:	ec47 6b10 	vmov	d0, r6, r7
 80059b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059b8:	2200      	movs	r2, #0
 80059ba:	2300      	movs	r3, #0
 80059bc:	4630      	mov	r0, r6
 80059be:	4639      	mov	r1, r7
 80059c0:	f7fb f826 	bl	8000a10 <__aeabi_dcmpeq>
 80059c4:	2800      	cmp	r0, #0
 80059c6:	d0f2      	beq.n	80059ae <pow+0xa2>
 80059c8:	eeb0 0a48 	vmov.f32	s0, s16
 80059cc:	eef0 0a68 	vmov.f32	s1, s17
 80059d0:	f000 fe27 	bl	8006622 <finite>
 80059d4:	2800      	cmp	r0, #0
 80059d6:	d0ea      	beq.n	80059ae <pow+0xa2>
 80059d8:	ec45 4b10 	vmov	d0, r4, r5
 80059dc:	f000 fe21 	bl	8006622 <finite>
 80059e0:	e7c3      	b.n	800596a <pow+0x5e>
 80059e2:	4f01      	ldr	r7, [pc, #4]	; (80059e8 <pow+0xdc>)
 80059e4:	2600      	movs	r6, #0
 80059e6:	e7e2      	b.n	80059ae <pow+0xa2>
 80059e8:	3ff00000 	.word	0x3ff00000
 80059ec:	00000000 	.word	0x00000000

080059f0 <__ieee754_pow>:
 80059f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059f4:	ed2d 8b06 	vpush	{d8-d10}
 80059f8:	b089      	sub	sp, #36	; 0x24
 80059fa:	ed8d 1b00 	vstr	d1, [sp]
 80059fe:	e9dd 2900 	ldrd	r2, r9, [sp]
 8005a02:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005a06:	ea58 0102 	orrs.w	r1, r8, r2
 8005a0a:	ec57 6b10 	vmov	r6, r7, d0
 8005a0e:	d115      	bne.n	8005a3c <__ieee754_pow+0x4c>
 8005a10:	19b3      	adds	r3, r6, r6
 8005a12:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8005a16:	4152      	adcs	r2, r2
 8005a18:	4299      	cmp	r1, r3
 8005a1a:	4b89      	ldr	r3, [pc, #548]	; (8005c40 <__ieee754_pow+0x250>)
 8005a1c:	4193      	sbcs	r3, r2
 8005a1e:	f080 84d2 	bcs.w	80063c6 <__ieee754_pow+0x9d6>
 8005a22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a26:	4630      	mov	r0, r6
 8005a28:	4639      	mov	r1, r7
 8005a2a:	f7fa fbd3 	bl	80001d4 <__adddf3>
 8005a2e:	ec41 0b10 	vmov	d0, r0, r1
 8005a32:	b009      	add	sp, #36	; 0x24
 8005a34:	ecbd 8b06 	vpop	{d8-d10}
 8005a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a3c:	4b81      	ldr	r3, [pc, #516]	; (8005c44 <__ieee754_pow+0x254>)
 8005a3e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005a42:	429c      	cmp	r4, r3
 8005a44:	ee10 aa10 	vmov	sl, s0
 8005a48:	463d      	mov	r5, r7
 8005a4a:	dc06      	bgt.n	8005a5a <__ieee754_pow+0x6a>
 8005a4c:	d101      	bne.n	8005a52 <__ieee754_pow+0x62>
 8005a4e:	2e00      	cmp	r6, #0
 8005a50:	d1e7      	bne.n	8005a22 <__ieee754_pow+0x32>
 8005a52:	4598      	cmp	r8, r3
 8005a54:	dc01      	bgt.n	8005a5a <__ieee754_pow+0x6a>
 8005a56:	d10f      	bne.n	8005a78 <__ieee754_pow+0x88>
 8005a58:	b172      	cbz	r2, 8005a78 <__ieee754_pow+0x88>
 8005a5a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8005a5e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8005a62:	ea55 050a 	orrs.w	r5, r5, sl
 8005a66:	d1dc      	bne.n	8005a22 <__ieee754_pow+0x32>
 8005a68:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005a6c:	18db      	adds	r3, r3, r3
 8005a6e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8005a72:	4152      	adcs	r2, r2
 8005a74:	429d      	cmp	r5, r3
 8005a76:	e7d0      	b.n	8005a1a <__ieee754_pow+0x2a>
 8005a78:	2d00      	cmp	r5, #0
 8005a7a:	da3b      	bge.n	8005af4 <__ieee754_pow+0x104>
 8005a7c:	4b72      	ldr	r3, [pc, #456]	; (8005c48 <__ieee754_pow+0x258>)
 8005a7e:	4598      	cmp	r8, r3
 8005a80:	dc51      	bgt.n	8005b26 <__ieee754_pow+0x136>
 8005a82:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005a86:	4598      	cmp	r8, r3
 8005a88:	f340 84ac 	ble.w	80063e4 <__ieee754_pow+0x9f4>
 8005a8c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005a90:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005a94:	2b14      	cmp	r3, #20
 8005a96:	dd0f      	ble.n	8005ab8 <__ieee754_pow+0xc8>
 8005a98:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005a9c:	fa22 f103 	lsr.w	r1, r2, r3
 8005aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	f040 849d 	bne.w	80063e4 <__ieee754_pow+0x9f4>
 8005aaa:	f001 0101 	and.w	r1, r1, #1
 8005aae:	f1c1 0302 	rsb	r3, r1, #2
 8005ab2:	9304      	str	r3, [sp, #16]
 8005ab4:	b182      	cbz	r2, 8005ad8 <__ieee754_pow+0xe8>
 8005ab6:	e05f      	b.n	8005b78 <__ieee754_pow+0x188>
 8005ab8:	2a00      	cmp	r2, #0
 8005aba:	d15b      	bne.n	8005b74 <__ieee754_pow+0x184>
 8005abc:	f1c3 0314 	rsb	r3, r3, #20
 8005ac0:	fa48 f103 	asr.w	r1, r8, r3
 8005ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac8:	4543      	cmp	r3, r8
 8005aca:	f040 8488 	bne.w	80063de <__ieee754_pow+0x9ee>
 8005ace:	f001 0101 	and.w	r1, r1, #1
 8005ad2:	f1c1 0302 	rsb	r3, r1, #2
 8005ad6:	9304      	str	r3, [sp, #16]
 8005ad8:	4b5c      	ldr	r3, [pc, #368]	; (8005c4c <__ieee754_pow+0x25c>)
 8005ada:	4598      	cmp	r8, r3
 8005adc:	d132      	bne.n	8005b44 <__ieee754_pow+0x154>
 8005ade:	f1b9 0f00 	cmp.w	r9, #0
 8005ae2:	f280 8478 	bge.w	80063d6 <__ieee754_pow+0x9e6>
 8005ae6:	4959      	ldr	r1, [pc, #356]	; (8005c4c <__ieee754_pow+0x25c>)
 8005ae8:	4632      	mov	r2, r6
 8005aea:	463b      	mov	r3, r7
 8005aec:	2000      	movs	r0, #0
 8005aee:	f7fa fe51 	bl	8000794 <__aeabi_ddiv>
 8005af2:	e79c      	b.n	8005a2e <__ieee754_pow+0x3e>
 8005af4:	2300      	movs	r3, #0
 8005af6:	9304      	str	r3, [sp, #16]
 8005af8:	2a00      	cmp	r2, #0
 8005afa:	d13d      	bne.n	8005b78 <__ieee754_pow+0x188>
 8005afc:	4b51      	ldr	r3, [pc, #324]	; (8005c44 <__ieee754_pow+0x254>)
 8005afe:	4598      	cmp	r8, r3
 8005b00:	d1ea      	bne.n	8005ad8 <__ieee754_pow+0xe8>
 8005b02:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005b06:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005b0a:	ea53 030a 	orrs.w	r3, r3, sl
 8005b0e:	f000 845a 	beq.w	80063c6 <__ieee754_pow+0x9d6>
 8005b12:	4b4f      	ldr	r3, [pc, #316]	; (8005c50 <__ieee754_pow+0x260>)
 8005b14:	429c      	cmp	r4, r3
 8005b16:	dd08      	ble.n	8005b2a <__ieee754_pow+0x13a>
 8005b18:	f1b9 0f00 	cmp.w	r9, #0
 8005b1c:	f2c0 8457 	blt.w	80063ce <__ieee754_pow+0x9de>
 8005b20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b24:	e783      	b.n	8005a2e <__ieee754_pow+0x3e>
 8005b26:	2302      	movs	r3, #2
 8005b28:	e7e5      	b.n	8005af6 <__ieee754_pow+0x106>
 8005b2a:	f1b9 0f00 	cmp.w	r9, #0
 8005b2e:	f04f 0000 	mov.w	r0, #0
 8005b32:	f04f 0100 	mov.w	r1, #0
 8005b36:	f6bf af7a 	bge.w	8005a2e <__ieee754_pow+0x3e>
 8005b3a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8005b3e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005b42:	e774      	b.n	8005a2e <__ieee754_pow+0x3e>
 8005b44:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005b48:	d106      	bne.n	8005b58 <__ieee754_pow+0x168>
 8005b4a:	4632      	mov	r2, r6
 8005b4c:	463b      	mov	r3, r7
 8005b4e:	4630      	mov	r0, r6
 8005b50:	4639      	mov	r1, r7
 8005b52:	f7fa fcf5 	bl	8000540 <__aeabi_dmul>
 8005b56:	e76a      	b.n	8005a2e <__ieee754_pow+0x3e>
 8005b58:	4b3e      	ldr	r3, [pc, #248]	; (8005c54 <__ieee754_pow+0x264>)
 8005b5a:	4599      	cmp	r9, r3
 8005b5c:	d10c      	bne.n	8005b78 <__ieee754_pow+0x188>
 8005b5e:	2d00      	cmp	r5, #0
 8005b60:	db0a      	blt.n	8005b78 <__ieee754_pow+0x188>
 8005b62:	ec47 6b10 	vmov	d0, r6, r7
 8005b66:	b009      	add	sp, #36	; 0x24
 8005b68:	ecbd 8b06 	vpop	{d8-d10}
 8005b6c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b70:	f000 bc6c 	b.w	800644c <__ieee754_sqrt>
 8005b74:	2300      	movs	r3, #0
 8005b76:	9304      	str	r3, [sp, #16]
 8005b78:	ec47 6b10 	vmov	d0, r6, r7
 8005b7c:	f000 fd48 	bl	8006610 <fabs>
 8005b80:	ec51 0b10 	vmov	r0, r1, d0
 8005b84:	f1ba 0f00 	cmp.w	sl, #0
 8005b88:	d129      	bne.n	8005bde <__ieee754_pow+0x1ee>
 8005b8a:	b124      	cbz	r4, 8005b96 <__ieee754_pow+0x1a6>
 8005b8c:	4b2f      	ldr	r3, [pc, #188]	; (8005c4c <__ieee754_pow+0x25c>)
 8005b8e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d123      	bne.n	8005bde <__ieee754_pow+0x1ee>
 8005b96:	f1b9 0f00 	cmp.w	r9, #0
 8005b9a:	da05      	bge.n	8005ba8 <__ieee754_pow+0x1b8>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	492a      	ldr	r1, [pc, #168]	; (8005c4c <__ieee754_pow+0x25c>)
 8005ba4:	f7fa fdf6 	bl	8000794 <__aeabi_ddiv>
 8005ba8:	2d00      	cmp	r5, #0
 8005baa:	f6bf af40 	bge.w	8005a2e <__ieee754_pow+0x3e>
 8005bae:	9b04      	ldr	r3, [sp, #16]
 8005bb0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005bb4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005bb8:	4323      	orrs	r3, r4
 8005bba:	d108      	bne.n	8005bce <__ieee754_pow+0x1de>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	4610      	mov	r0, r2
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	f7fa fb04 	bl	80001d0 <__aeabi_dsub>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	460b      	mov	r3, r1
 8005bcc:	e78f      	b.n	8005aee <__ieee754_pow+0xfe>
 8005bce:	9b04      	ldr	r3, [sp, #16]
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	f47f af2c 	bne.w	8005a2e <__ieee754_pow+0x3e>
 8005bd6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005bda:	4619      	mov	r1, r3
 8005bdc:	e727      	b.n	8005a2e <__ieee754_pow+0x3e>
 8005bde:	0feb      	lsrs	r3, r5, #31
 8005be0:	3b01      	subs	r3, #1
 8005be2:	9306      	str	r3, [sp, #24]
 8005be4:	9a06      	ldr	r2, [sp, #24]
 8005be6:	9b04      	ldr	r3, [sp, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	d102      	bne.n	8005bf2 <__ieee754_pow+0x202>
 8005bec:	4632      	mov	r2, r6
 8005bee:	463b      	mov	r3, r7
 8005bf0:	e7e6      	b.n	8005bc0 <__ieee754_pow+0x1d0>
 8005bf2:	4b19      	ldr	r3, [pc, #100]	; (8005c58 <__ieee754_pow+0x268>)
 8005bf4:	4598      	cmp	r8, r3
 8005bf6:	f340 80fb 	ble.w	8005df0 <__ieee754_pow+0x400>
 8005bfa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005bfe:	4598      	cmp	r8, r3
 8005c00:	4b13      	ldr	r3, [pc, #76]	; (8005c50 <__ieee754_pow+0x260>)
 8005c02:	dd0c      	ble.n	8005c1e <__ieee754_pow+0x22e>
 8005c04:	429c      	cmp	r4, r3
 8005c06:	dc0f      	bgt.n	8005c28 <__ieee754_pow+0x238>
 8005c08:	f1b9 0f00 	cmp.w	r9, #0
 8005c0c:	da0f      	bge.n	8005c2e <__ieee754_pow+0x23e>
 8005c0e:	2000      	movs	r0, #0
 8005c10:	b009      	add	sp, #36	; 0x24
 8005c12:	ecbd 8b06 	vpop	{d8-d10}
 8005c16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c1a:	f000 bcf0 	b.w	80065fe <__math_oflow>
 8005c1e:	429c      	cmp	r4, r3
 8005c20:	dbf2      	blt.n	8005c08 <__ieee754_pow+0x218>
 8005c22:	4b0a      	ldr	r3, [pc, #40]	; (8005c4c <__ieee754_pow+0x25c>)
 8005c24:	429c      	cmp	r4, r3
 8005c26:	dd19      	ble.n	8005c5c <__ieee754_pow+0x26c>
 8005c28:	f1b9 0f00 	cmp.w	r9, #0
 8005c2c:	dcef      	bgt.n	8005c0e <__ieee754_pow+0x21e>
 8005c2e:	2000      	movs	r0, #0
 8005c30:	b009      	add	sp, #36	; 0x24
 8005c32:	ecbd 8b06 	vpop	{d8-d10}
 8005c36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c3a:	f000 bcd7 	b.w	80065ec <__math_uflow>
 8005c3e:	bf00      	nop
 8005c40:	fff00000 	.word	0xfff00000
 8005c44:	7ff00000 	.word	0x7ff00000
 8005c48:	433fffff 	.word	0x433fffff
 8005c4c:	3ff00000 	.word	0x3ff00000
 8005c50:	3fefffff 	.word	0x3fefffff
 8005c54:	3fe00000 	.word	0x3fe00000
 8005c58:	41e00000 	.word	0x41e00000
 8005c5c:	4b60      	ldr	r3, [pc, #384]	; (8005de0 <__ieee754_pow+0x3f0>)
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f7fa fab6 	bl	80001d0 <__aeabi_dsub>
 8005c64:	a354      	add	r3, pc, #336	; (adr r3, 8005db8 <__ieee754_pow+0x3c8>)
 8005c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6a:	4604      	mov	r4, r0
 8005c6c:	460d      	mov	r5, r1
 8005c6e:	f7fa fc67 	bl	8000540 <__aeabi_dmul>
 8005c72:	a353      	add	r3, pc, #332	; (adr r3, 8005dc0 <__ieee754_pow+0x3d0>)
 8005c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c78:	4606      	mov	r6, r0
 8005c7a:	460f      	mov	r7, r1
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	4629      	mov	r1, r5
 8005c80:	f7fa fc5e 	bl	8000540 <__aeabi_dmul>
 8005c84:	4b57      	ldr	r3, [pc, #348]	; (8005de4 <__ieee754_pow+0x3f4>)
 8005c86:	4682      	mov	sl, r0
 8005c88:	468b      	mov	fp, r1
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	4629      	mov	r1, r5
 8005c90:	f7fa fc56 	bl	8000540 <__aeabi_dmul>
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	a14b      	add	r1, pc, #300	; (adr r1, 8005dc8 <__ieee754_pow+0x3d8>)
 8005c9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c9e:	f7fa fa97 	bl	80001d0 <__aeabi_dsub>
 8005ca2:	4622      	mov	r2, r4
 8005ca4:	462b      	mov	r3, r5
 8005ca6:	f7fa fc4b 	bl	8000540 <__aeabi_dmul>
 8005caa:	4602      	mov	r2, r0
 8005cac:	460b      	mov	r3, r1
 8005cae:	2000      	movs	r0, #0
 8005cb0:	494d      	ldr	r1, [pc, #308]	; (8005de8 <__ieee754_pow+0x3f8>)
 8005cb2:	f7fa fa8d 	bl	80001d0 <__aeabi_dsub>
 8005cb6:	4622      	mov	r2, r4
 8005cb8:	4680      	mov	r8, r0
 8005cba:	4689      	mov	r9, r1
 8005cbc:	462b      	mov	r3, r5
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	4629      	mov	r1, r5
 8005cc2:	f7fa fc3d 	bl	8000540 <__aeabi_dmul>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	460b      	mov	r3, r1
 8005cca:	4640      	mov	r0, r8
 8005ccc:	4649      	mov	r1, r9
 8005cce:	f7fa fc37 	bl	8000540 <__aeabi_dmul>
 8005cd2:	a33f      	add	r3, pc, #252	; (adr r3, 8005dd0 <__ieee754_pow+0x3e0>)
 8005cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd8:	f7fa fc32 	bl	8000540 <__aeabi_dmul>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	460b      	mov	r3, r1
 8005ce0:	4650      	mov	r0, sl
 8005ce2:	4659      	mov	r1, fp
 8005ce4:	f7fa fa74 	bl	80001d0 <__aeabi_dsub>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	460b      	mov	r3, r1
 8005cec:	4680      	mov	r8, r0
 8005cee:	4689      	mov	r9, r1
 8005cf0:	4630      	mov	r0, r6
 8005cf2:	4639      	mov	r1, r7
 8005cf4:	f7fa fa6e 	bl	80001d4 <__adddf3>
 8005cf8:	2000      	movs	r0, #0
 8005cfa:	4632      	mov	r2, r6
 8005cfc:	463b      	mov	r3, r7
 8005cfe:	4604      	mov	r4, r0
 8005d00:	460d      	mov	r5, r1
 8005d02:	f7fa fa65 	bl	80001d0 <__aeabi_dsub>
 8005d06:	4602      	mov	r2, r0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	4640      	mov	r0, r8
 8005d0c:	4649      	mov	r1, r9
 8005d0e:	f7fa fa5f 	bl	80001d0 <__aeabi_dsub>
 8005d12:	9b04      	ldr	r3, [sp, #16]
 8005d14:	9a06      	ldr	r2, [sp, #24]
 8005d16:	3b01      	subs	r3, #1
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	4682      	mov	sl, r0
 8005d1c:	468b      	mov	fp, r1
 8005d1e:	f040 81e7 	bne.w	80060f0 <__ieee754_pow+0x700>
 8005d22:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8005dd8 <__ieee754_pow+0x3e8>
 8005d26:	eeb0 8a47 	vmov.f32	s16, s14
 8005d2a:	eef0 8a67 	vmov.f32	s17, s15
 8005d2e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005d32:	2600      	movs	r6, #0
 8005d34:	4632      	mov	r2, r6
 8005d36:	463b      	mov	r3, r7
 8005d38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d3c:	f7fa fa48 	bl	80001d0 <__aeabi_dsub>
 8005d40:	4622      	mov	r2, r4
 8005d42:	462b      	mov	r3, r5
 8005d44:	f7fa fbfc 	bl	8000540 <__aeabi_dmul>
 8005d48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d4c:	4680      	mov	r8, r0
 8005d4e:	4689      	mov	r9, r1
 8005d50:	4650      	mov	r0, sl
 8005d52:	4659      	mov	r1, fp
 8005d54:	f7fa fbf4 	bl	8000540 <__aeabi_dmul>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	4640      	mov	r0, r8
 8005d5e:	4649      	mov	r1, r9
 8005d60:	f7fa fa38 	bl	80001d4 <__adddf3>
 8005d64:	4632      	mov	r2, r6
 8005d66:	463b      	mov	r3, r7
 8005d68:	4680      	mov	r8, r0
 8005d6a:	4689      	mov	r9, r1
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	4629      	mov	r1, r5
 8005d70:	f7fa fbe6 	bl	8000540 <__aeabi_dmul>
 8005d74:	460b      	mov	r3, r1
 8005d76:	4604      	mov	r4, r0
 8005d78:	460d      	mov	r5, r1
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	4649      	mov	r1, r9
 8005d7e:	4640      	mov	r0, r8
 8005d80:	f7fa fa28 	bl	80001d4 <__adddf3>
 8005d84:	4b19      	ldr	r3, [pc, #100]	; (8005dec <__ieee754_pow+0x3fc>)
 8005d86:	4299      	cmp	r1, r3
 8005d88:	ec45 4b19 	vmov	d9, r4, r5
 8005d8c:	4606      	mov	r6, r0
 8005d8e:	460f      	mov	r7, r1
 8005d90:	468b      	mov	fp, r1
 8005d92:	f340 82f1 	ble.w	8006378 <__ieee754_pow+0x988>
 8005d96:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005d9a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005d9e:	4303      	orrs	r3, r0
 8005da0:	f000 81e4 	beq.w	800616c <__ieee754_pow+0x77c>
 8005da4:	ec51 0b18 	vmov	r0, r1, d8
 8005da8:	2200      	movs	r2, #0
 8005daa:	2300      	movs	r3, #0
 8005dac:	f7fa fe3a 	bl	8000a24 <__aeabi_dcmplt>
 8005db0:	3800      	subs	r0, #0
 8005db2:	bf18      	it	ne
 8005db4:	2001      	movne	r0, #1
 8005db6:	e72b      	b.n	8005c10 <__ieee754_pow+0x220>
 8005db8:	60000000 	.word	0x60000000
 8005dbc:	3ff71547 	.word	0x3ff71547
 8005dc0:	f85ddf44 	.word	0xf85ddf44
 8005dc4:	3e54ae0b 	.word	0x3e54ae0b
 8005dc8:	55555555 	.word	0x55555555
 8005dcc:	3fd55555 	.word	0x3fd55555
 8005dd0:	652b82fe 	.word	0x652b82fe
 8005dd4:	3ff71547 	.word	0x3ff71547
 8005dd8:	00000000 	.word	0x00000000
 8005ddc:	bff00000 	.word	0xbff00000
 8005de0:	3ff00000 	.word	0x3ff00000
 8005de4:	3fd00000 	.word	0x3fd00000
 8005de8:	3fe00000 	.word	0x3fe00000
 8005dec:	408fffff 	.word	0x408fffff
 8005df0:	4bd5      	ldr	r3, [pc, #852]	; (8006148 <__ieee754_pow+0x758>)
 8005df2:	402b      	ands	r3, r5
 8005df4:	2200      	movs	r2, #0
 8005df6:	b92b      	cbnz	r3, 8005e04 <__ieee754_pow+0x414>
 8005df8:	4bd4      	ldr	r3, [pc, #848]	; (800614c <__ieee754_pow+0x75c>)
 8005dfa:	f7fa fba1 	bl	8000540 <__aeabi_dmul>
 8005dfe:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005e02:	460c      	mov	r4, r1
 8005e04:	1523      	asrs	r3, r4, #20
 8005e06:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005e0a:	4413      	add	r3, r2
 8005e0c:	9305      	str	r3, [sp, #20]
 8005e0e:	4bd0      	ldr	r3, [pc, #832]	; (8006150 <__ieee754_pow+0x760>)
 8005e10:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005e14:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005e18:	429c      	cmp	r4, r3
 8005e1a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005e1e:	dd08      	ble.n	8005e32 <__ieee754_pow+0x442>
 8005e20:	4bcc      	ldr	r3, [pc, #816]	; (8006154 <__ieee754_pow+0x764>)
 8005e22:	429c      	cmp	r4, r3
 8005e24:	f340 8162 	ble.w	80060ec <__ieee754_pow+0x6fc>
 8005e28:	9b05      	ldr	r3, [sp, #20]
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	9305      	str	r3, [sp, #20]
 8005e2e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005e32:	2400      	movs	r4, #0
 8005e34:	00e3      	lsls	r3, r4, #3
 8005e36:	9307      	str	r3, [sp, #28]
 8005e38:	4bc7      	ldr	r3, [pc, #796]	; (8006158 <__ieee754_pow+0x768>)
 8005e3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e3e:	ed93 7b00 	vldr	d7, [r3]
 8005e42:	4629      	mov	r1, r5
 8005e44:	ec53 2b17 	vmov	r2, r3, d7
 8005e48:	eeb0 9a47 	vmov.f32	s18, s14
 8005e4c:	eef0 9a67 	vmov.f32	s19, s15
 8005e50:	4682      	mov	sl, r0
 8005e52:	f7fa f9bd 	bl	80001d0 <__aeabi_dsub>
 8005e56:	4652      	mov	r2, sl
 8005e58:	4606      	mov	r6, r0
 8005e5a:	460f      	mov	r7, r1
 8005e5c:	462b      	mov	r3, r5
 8005e5e:	ec51 0b19 	vmov	r0, r1, d9
 8005e62:	f7fa f9b7 	bl	80001d4 <__adddf3>
 8005e66:	4602      	mov	r2, r0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	2000      	movs	r0, #0
 8005e6c:	49bb      	ldr	r1, [pc, #748]	; (800615c <__ieee754_pow+0x76c>)
 8005e6e:	f7fa fc91 	bl	8000794 <__aeabi_ddiv>
 8005e72:	ec41 0b1a 	vmov	d10, r0, r1
 8005e76:	4602      	mov	r2, r0
 8005e78:	460b      	mov	r3, r1
 8005e7a:	4630      	mov	r0, r6
 8005e7c:	4639      	mov	r1, r7
 8005e7e:	f7fa fb5f 	bl	8000540 <__aeabi_dmul>
 8005e82:	2300      	movs	r3, #0
 8005e84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e88:	9302      	str	r3, [sp, #8]
 8005e8a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005e8e:	46ab      	mov	fp, r5
 8005e90:	106d      	asrs	r5, r5, #1
 8005e92:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005e96:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005e9a:	ec41 0b18 	vmov	d8, r0, r1
 8005e9e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	4640      	mov	r0, r8
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	4614      	mov	r4, r2
 8005eaa:	461d      	mov	r5, r3
 8005eac:	f7fa fb48 	bl	8000540 <__aeabi_dmul>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	4630      	mov	r0, r6
 8005eb6:	4639      	mov	r1, r7
 8005eb8:	f7fa f98a 	bl	80001d0 <__aeabi_dsub>
 8005ebc:	ec53 2b19 	vmov	r2, r3, d9
 8005ec0:	4606      	mov	r6, r0
 8005ec2:	460f      	mov	r7, r1
 8005ec4:	4620      	mov	r0, r4
 8005ec6:	4629      	mov	r1, r5
 8005ec8:	f7fa f982 	bl	80001d0 <__aeabi_dsub>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	460b      	mov	r3, r1
 8005ed0:	4650      	mov	r0, sl
 8005ed2:	4659      	mov	r1, fp
 8005ed4:	f7fa f97c 	bl	80001d0 <__aeabi_dsub>
 8005ed8:	4642      	mov	r2, r8
 8005eda:	464b      	mov	r3, r9
 8005edc:	f7fa fb30 	bl	8000540 <__aeabi_dmul>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	4630      	mov	r0, r6
 8005ee6:	4639      	mov	r1, r7
 8005ee8:	f7fa f972 	bl	80001d0 <__aeabi_dsub>
 8005eec:	ec53 2b1a 	vmov	r2, r3, d10
 8005ef0:	f7fa fb26 	bl	8000540 <__aeabi_dmul>
 8005ef4:	ec53 2b18 	vmov	r2, r3, d8
 8005ef8:	ec41 0b19 	vmov	d9, r0, r1
 8005efc:	ec51 0b18 	vmov	r0, r1, d8
 8005f00:	f7fa fb1e 	bl	8000540 <__aeabi_dmul>
 8005f04:	a37c      	add	r3, pc, #496	; (adr r3, 80060f8 <__ieee754_pow+0x708>)
 8005f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0a:	4604      	mov	r4, r0
 8005f0c:	460d      	mov	r5, r1
 8005f0e:	f7fa fb17 	bl	8000540 <__aeabi_dmul>
 8005f12:	a37b      	add	r3, pc, #492	; (adr r3, 8006100 <__ieee754_pow+0x710>)
 8005f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f18:	f7fa f95c 	bl	80001d4 <__adddf3>
 8005f1c:	4622      	mov	r2, r4
 8005f1e:	462b      	mov	r3, r5
 8005f20:	f7fa fb0e 	bl	8000540 <__aeabi_dmul>
 8005f24:	a378      	add	r3, pc, #480	; (adr r3, 8006108 <__ieee754_pow+0x718>)
 8005f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2a:	f7fa f953 	bl	80001d4 <__adddf3>
 8005f2e:	4622      	mov	r2, r4
 8005f30:	462b      	mov	r3, r5
 8005f32:	f7fa fb05 	bl	8000540 <__aeabi_dmul>
 8005f36:	a376      	add	r3, pc, #472	; (adr r3, 8006110 <__ieee754_pow+0x720>)
 8005f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3c:	f7fa f94a 	bl	80001d4 <__adddf3>
 8005f40:	4622      	mov	r2, r4
 8005f42:	462b      	mov	r3, r5
 8005f44:	f7fa fafc 	bl	8000540 <__aeabi_dmul>
 8005f48:	a373      	add	r3, pc, #460	; (adr r3, 8006118 <__ieee754_pow+0x728>)
 8005f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4e:	f7fa f941 	bl	80001d4 <__adddf3>
 8005f52:	4622      	mov	r2, r4
 8005f54:	462b      	mov	r3, r5
 8005f56:	f7fa faf3 	bl	8000540 <__aeabi_dmul>
 8005f5a:	a371      	add	r3, pc, #452	; (adr r3, 8006120 <__ieee754_pow+0x730>)
 8005f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f60:	f7fa f938 	bl	80001d4 <__adddf3>
 8005f64:	4622      	mov	r2, r4
 8005f66:	4606      	mov	r6, r0
 8005f68:	460f      	mov	r7, r1
 8005f6a:	462b      	mov	r3, r5
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	4629      	mov	r1, r5
 8005f70:	f7fa fae6 	bl	8000540 <__aeabi_dmul>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	4630      	mov	r0, r6
 8005f7a:	4639      	mov	r1, r7
 8005f7c:	f7fa fae0 	bl	8000540 <__aeabi_dmul>
 8005f80:	4642      	mov	r2, r8
 8005f82:	4604      	mov	r4, r0
 8005f84:	460d      	mov	r5, r1
 8005f86:	464b      	mov	r3, r9
 8005f88:	ec51 0b18 	vmov	r0, r1, d8
 8005f8c:	f7fa f922 	bl	80001d4 <__adddf3>
 8005f90:	ec53 2b19 	vmov	r2, r3, d9
 8005f94:	f7fa fad4 	bl	8000540 <__aeabi_dmul>
 8005f98:	4622      	mov	r2, r4
 8005f9a:	462b      	mov	r3, r5
 8005f9c:	f7fa f91a 	bl	80001d4 <__adddf3>
 8005fa0:	4642      	mov	r2, r8
 8005fa2:	4682      	mov	sl, r0
 8005fa4:	468b      	mov	fp, r1
 8005fa6:	464b      	mov	r3, r9
 8005fa8:	4640      	mov	r0, r8
 8005faa:	4649      	mov	r1, r9
 8005fac:	f7fa fac8 	bl	8000540 <__aeabi_dmul>
 8005fb0:	4b6b      	ldr	r3, [pc, #428]	; (8006160 <__ieee754_pow+0x770>)
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	4606      	mov	r6, r0
 8005fb6:	460f      	mov	r7, r1
 8005fb8:	f7fa f90c 	bl	80001d4 <__adddf3>
 8005fbc:	4652      	mov	r2, sl
 8005fbe:	465b      	mov	r3, fp
 8005fc0:	f7fa f908 	bl	80001d4 <__adddf3>
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	4604      	mov	r4, r0
 8005fc8:	460d      	mov	r5, r1
 8005fca:	4602      	mov	r2, r0
 8005fcc:	460b      	mov	r3, r1
 8005fce:	4640      	mov	r0, r8
 8005fd0:	4649      	mov	r1, r9
 8005fd2:	f7fa fab5 	bl	8000540 <__aeabi_dmul>
 8005fd6:	4b62      	ldr	r3, [pc, #392]	; (8006160 <__ieee754_pow+0x770>)
 8005fd8:	4680      	mov	r8, r0
 8005fda:	4689      	mov	r9, r1
 8005fdc:	2200      	movs	r2, #0
 8005fde:	4620      	mov	r0, r4
 8005fe0:	4629      	mov	r1, r5
 8005fe2:	f7fa f8f5 	bl	80001d0 <__aeabi_dsub>
 8005fe6:	4632      	mov	r2, r6
 8005fe8:	463b      	mov	r3, r7
 8005fea:	f7fa f8f1 	bl	80001d0 <__aeabi_dsub>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	4650      	mov	r0, sl
 8005ff4:	4659      	mov	r1, fp
 8005ff6:	f7fa f8eb 	bl	80001d0 <__aeabi_dsub>
 8005ffa:	ec53 2b18 	vmov	r2, r3, d8
 8005ffe:	f7fa fa9f 	bl	8000540 <__aeabi_dmul>
 8006002:	4622      	mov	r2, r4
 8006004:	4606      	mov	r6, r0
 8006006:	460f      	mov	r7, r1
 8006008:	462b      	mov	r3, r5
 800600a:	ec51 0b19 	vmov	r0, r1, d9
 800600e:	f7fa fa97 	bl	8000540 <__aeabi_dmul>
 8006012:	4602      	mov	r2, r0
 8006014:	460b      	mov	r3, r1
 8006016:	4630      	mov	r0, r6
 8006018:	4639      	mov	r1, r7
 800601a:	f7fa f8db 	bl	80001d4 <__adddf3>
 800601e:	4606      	mov	r6, r0
 8006020:	460f      	mov	r7, r1
 8006022:	4602      	mov	r2, r0
 8006024:	460b      	mov	r3, r1
 8006026:	4640      	mov	r0, r8
 8006028:	4649      	mov	r1, r9
 800602a:	f7fa f8d3 	bl	80001d4 <__adddf3>
 800602e:	a33e      	add	r3, pc, #248	; (adr r3, 8006128 <__ieee754_pow+0x738>)
 8006030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006034:	2000      	movs	r0, #0
 8006036:	4604      	mov	r4, r0
 8006038:	460d      	mov	r5, r1
 800603a:	f7fa fa81 	bl	8000540 <__aeabi_dmul>
 800603e:	4642      	mov	r2, r8
 8006040:	ec41 0b18 	vmov	d8, r0, r1
 8006044:	464b      	mov	r3, r9
 8006046:	4620      	mov	r0, r4
 8006048:	4629      	mov	r1, r5
 800604a:	f7fa f8c1 	bl	80001d0 <__aeabi_dsub>
 800604e:	4602      	mov	r2, r0
 8006050:	460b      	mov	r3, r1
 8006052:	4630      	mov	r0, r6
 8006054:	4639      	mov	r1, r7
 8006056:	f7fa f8bb 	bl	80001d0 <__aeabi_dsub>
 800605a:	a335      	add	r3, pc, #212	; (adr r3, 8006130 <__ieee754_pow+0x740>)
 800605c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006060:	f7fa fa6e 	bl	8000540 <__aeabi_dmul>
 8006064:	a334      	add	r3, pc, #208	; (adr r3, 8006138 <__ieee754_pow+0x748>)
 8006066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606a:	4606      	mov	r6, r0
 800606c:	460f      	mov	r7, r1
 800606e:	4620      	mov	r0, r4
 8006070:	4629      	mov	r1, r5
 8006072:	f7fa fa65 	bl	8000540 <__aeabi_dmul>
 8006076:	4602      	mov	r2, r0
 8006078:	460b      	mov	r3, r1
 800607a:	4630      	mov	r0, r6
 800607c:	4639      	mov	r1, r7
 800607e:	f7fa f8a9 	bl	80001d4 <__adddf3>
 8006082:	9a07      	ldr	r2, [sp, #28]
 8006084:	4b37      	ldr	r3, [pc, #220]	; (8006164 <__ieee754_pow+0x774>)
 8006086:	4413      	add	r3, r2
 8006088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800608c:	f7fa f8a2 	bl	80001d4 <__adddf3>
 8006090:	4682      	mov	sl, r0
 8006092:	9805      	ldr	r0, [sp, #20]
 8006094:	468b      	mov	fp, r1
 8006096:	f7fa f9e9 	bl	800046c <__aeabi_i2d>
 800609a:	9a07      	ldr	r2, [sp, #28]
 800609c:	4b32      	ldr	r3, [pc, #200]	; (8006168 <__ieee754_pow+0x778>)
 800609e:	4413      	add	r3, r2
 80060a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060a4:	4606      	mov	r6, r0
 80060a6:	460f      	mov	r7, r1
 80060a8:	4652      	mov	r2, sl
 80060aa:	465b      	mov	r3, fp
 80060ac:	ec51 0b18 	vmov	r0, r1, d8
 80060b0:	f7fa f890 	bl	80001d4 <__adddf3>
 80060b4:	4642      	mov	r2, r8
 80060b6:	464b      	mov	r3, r9
 80060b8:	f7fa f88c 	bl	80001d4 <__adddf3>
 80060bc:	4632      	mov	r2, r6
 80060be:	463b      	mov	r3, r7
 80060c0:	f7fa f888 	bl	80001d4 <__adddf3>
 80060c4:	2000      	movs	r0, #0
 80060c6:	4632      	mov	r2, r6
 80060c8:	463b      	mov	r3, r7
 80060ca:	4604      	mov	r4, r0
 80060cc:	460d      	mov	r5, r1
 80060ce:	f7fa f87f 	bl	80001d0 <__aeabi_dsub>
 80060d2:	4642      	mov	r2, r8
 80060d4:	464b      	mov	r3, r9
 80060d6:	f7fa f87b 	bl	80001d0 <__aeabi_dsub>
 80060da:	ec53 2b18 	vmov	r2, r3, d8
 80060de:	f7fa f877 	bl	80001d0 <__aeabi_dsub>
 80060e2:	4602      	mov	r2, r0
 80060e4:	460b      	mov	r3, r1
 80060e6:	4650      	mov	r0, sl
 80060e8:	4659      	mov	r1, fp
 80060ea:	e610      	b.n	8005d0e <__ieee754_pow+0x31e>
 80060ec:	2401      	movs	r4, #1
 80060ee:	e6a1      	b.n	8005e34 <__ieee754_pow+0x444>
 80060f0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006140 <__ieee754_pow+0x750>
 80060f4:	e617      	b.n	8005d26 <__ieee754_pow+0x336>
 80060f6:	bf00      	nop
 80060f8:	4a454eef 	.word	0x4a454eef
 80060fc:	3fca7e28 	.word	0x3fca7e28
 8006100:	93c9db65 	.word	0x93c9db65
 8006104:	3fcd864a 	.word	0x3fcd864a
 8006108:	a91d4101 	.word	0xa91d4101
 800610c:	3fd17460 	.word	0x3fd17460
 8006110:	518f264d 	.word	0x518f264d
 8006114:	3fd55555 	.word	0x3fd55555
 8006118:	db6fabff 	.word	0xdb6fabff
 800611c:	3fdb6db6 	.word	0x3fdb6db6
 8006120:	33333303 	.word	0x33333303
 8006124:	3fe33333 	.word	0x3fe33333
 8006128:	e0000000 	.word	0xe0000000
 800612c:	3feec709 	.word	0x3feec709
 8006130:	dc3a03fd 	.word	0xdc3a03fd
 8006134:	3feec709 	.word	0x3feec709
 8006138:	145b01f5 	.word	0x145b01f5
 800613c:	be3e2fe0 	.word	0xbe3e2fe0
 8006140:	00000000 	.word	0x00000000
 8006144:	3ff00000 	.word	0x3ff00000
 8006148:	7ff00000 	.word	0x7ff00000
 800614c:	43400000 	.word	0x43400000
 8006150:	0003988e 	.word	0x0003988e
 8006154:	000bb679 	.word	0x000bb679
 8006158:	08006860 	.word	0x08006860
 800615c:	3ff00000 	.word	0x3ff00000
 8006160:	40080000 	.word	0x40080000
 8006164:	08006880 	.word	0x08006880
 8006168:	08006870 	.word	0x08006870
 800616c:	a3b5      	add	r3, pc, #724	; (adr r3, 8006444 <__ieee754_pow+0xa54>)
 800616e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006172:	4640      	mov	r0, r8
 8006174:	4649      	mov	r1, r9
 8006176:	f7fa f82d 	bl	80001d4 <__adddf3>
 800617a:	4622      	mov	r2, r4
 800617c:	ec41 0b1a 	vmov	d10, r0, r1
 8006180:	462b      	mov	r3, r5
 8006182:	4630      	mov	r0, r6
 8006184:	4639      	mov	r1, r7
 8006186:	f7fa f823 	bl	80001d0 <__aeabi_dsub>
 800618a:	4602      	mov	r2, r0
 800618c:	460b      	mov	r3, r1
 800618e:	ec51 0b1a 	vmov	r0, r1, d10
 8006192:	f7fa fc65 	bl	8000a60 <__aeabi_dcmpgt>
 8006196:	2800      	cmp	r0, #0
 8006198:	f47f ae04 	bne.w	8005da4 <__ieee754_pow+0x3b4>
 800619c:	4aa4      	ldr	r2, [pc, #656]	; (8006430 <__ieee754_pow+0xa40>)
 800619e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80061a2:	4293      	cmp	r3, r2
 80061a4:	f340 8108 	ble.w	80063b8 <__ieee754_pow+0x9c8>
 80061a8:	151b      	asrs	r3, r3, #20
 80061aa:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80061ae:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80061b2:	fa4a f303 	asr.w	r3, sl, r3
 80061b6:	445b      	add	r3, fp
 80061b8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80061bc:	4e9d      	ldr	r6, [pc, #628]	; (8006434 <__ieee754_pow+0xa44>)
 80061be:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80061c2:	4116      	asrs	r6, r2
 80061c4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80061c8:	2000      	movs	r0, #0
 80061ca:	ea23 0106 	bic.w	r1, r3, r6
 80061ce:	f1c2 0214 	rsb	r2, r2, #20
 80061d2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80061d6:	fa4a fa02 	asr.w	sl, sl, r2
 80061da:	f1bb 0f00 	cmp.w	fp, #0
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	4620      	mov	r0, r4
 80061e4:	4629      	mov	r1, r5
 80061e6:	bfb8      	it	lt
 80061e8:	f1ca 0a00 	rsblt	sl, sl, #0
 80061ec:	f7f9 fff0 	bl	80001d0 <__aeabi_dsub>
 80061f0:	ec41 0b19 	vmov	d9, r0, r1
 80061f4:	4642      	mov	r2, r8
 80061f6:	464b      	mov	r3, r9
 80061f8:	ec51 0b19 	vmov	r0, r1, d9
 80061fc:	f7f9 ffea 	bl	80001d4 <__adddf3>
 8006200:	a37b      	add	r3, pc, #492	; (adr r3, 80063f0 <__ieee754_pow+0xa00>)
 8006202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006206:	2000      	movs	r0, #0
 8006208:	4604      	mov	r4, r0
 800620a:	460d      	mov	r5, r1
 800620c:	f7fa f998 	bl	8000540 <__aeabi_dmul>
 8006210:	ec53 2b19 	vmov	r2, r3, d9
 8006214:	4606      	mov	r6, r0
 8006216:	460f      	mov	r7, r1
 8006218:	4620      	mov	r0, r4
 800621a:	4629      	mov	r1, r5
 800621c:	f7f9 ffd8 	bl	80001d0 <__aeabi_dsub>
 8006220:	4602      	mov	r2, r0
 8006222:	460b      	mov	r3, r1
 8006224:	4640      	mov	r0, r8
 8006226:	4649      	mov	r1, r9
 8006228:	f7f9 ffd2 	bl	80001d0 <__aeabi_dsub>
 800622c:	a372      	add	r3, pc, #456	; (adr r3, 80063f8 <__ieee754_pow+0xa08>)
 800622e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006232:	f7fa f985 	bl	8000540 <__aeabi_dmul>
 8006236:	a372      	add	r3, pc, #456	; (adr r3, 8006400 <__ieee754_pow+0xa10>)
 8006238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623c:	4680      	mov	r8, r0
 800623e:	4689      	mov	r9, r1
 8006240:	4620      	mov	r0, r4
 8006242:	4629      	mov	r1, r5
 8006244:	f7fa f97c 	bl	8000540 <__aeabi_dmul>
 8006248:	4602      	mov	r2, r0
 800624a:	460b      	mov	r3, r1
 800624c:	4640      	mov	r0, r8
 800624e:	4649      	mov	r1, r9
 8006250:	f7f9 ffc0 	bl	80001d4 <__adddf3>
 8006254:	4604      	mov	r4, r0
 8006256:	460d      	mov	r5, r1
 8006258:	4602      	mov	r2, r0
 800625a:	460b      	mov	r3, r1
 800625c:	4630      	mov	r0, r6
 800625e:	4639      	mov	r1, r7
 8006260:	f7f9 ffb8 	bl	80001d4 <__adddf3>
 8006264:	4632      	mov	r2, r6
 8006266:	463b      	mov	r3, r7
 8006268:	4680      	mov	r8, r0
 800626a:	4689      	mov	r9, r1
 800626c:	f7f9 ffb0 	bl	80001d0 <__aeabi_dsub>
 8006270:	4602      	mov	r2, r0
 8006272:	460b      	mov	r3, r1
 8006274:	4620      	mov	r0, r4
 8006276:	4629      	mov	r1, r5
 8006278:	f7f9 ffaa 	bl	80001d0 <__aeabi_dsub>
 800627c:	4642      	mov	r2, r8
 800627e:	4606      	mov	r6, r0
 8006280:	460f      	mov	r7, r1
 8006282:	464b      	mov	r3, r9
 8006284:	4640      	mov	r0, r8
 8006286:	4649      	mov	r1, r9
 8006288:	f7fa f95a 	bl	8000540 <__aeabi_dmul>
 800628c:	a35e      	add	r3, pc, #376	; (adr r3, 8006408 <__ieee754_pow+0xa18>)
 800628e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006292:	4604      	mov	r4, r0
 8006294:	460d      	mov	r5, r1
 8006296:	f7fa f953 	bl	8000540 <__aeabi_dmul>
 800629a:	a35d      	add	r3, pc, #372	; (adr r3, 8006410 <__ieee754_pow+0xa20>)
 800629c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a0:	f7f9 ff96 	bl	80001d0 <__aeabi_dsub>
 80062a4:	4622      	mov	r2, r4
 80062a6:	462b      	mov	r3, r5
 80062a8:	f7fa f94a 	bl	8000540 <__aeabi_dmul>
 80062ac:	a35a      	add	r3, pc, #360	; (adr r3, 8006418 <__ieee754_pow+0xa28>)
 80062ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b2:	f7f9 ff8f 	bl	80001d4 <__adddf3>
 80062b6:	4622      	mov	r2, r4
 80062b8:	462b      	mov	r3, r5
 80062ba:	f7fa f941 	bl	8000540 <__aeabi_dmul>
 80062be:	a358      	add	r3, pc, #352	; (adr r3, 8006420 <__ieee754_pow+0xa30>)
 80062c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c4:	f7f9 ff84 	bl	80001d0 <__aeabi_dsub>
 80062c8:	4622      	mov	r2, r4
 80062ca:	462b      	mov	r3, r5
 80062cc:	f7fa f938 	bl	8000540 <__aeabi_dmul>
 80062d0:	a355      	add	r3, pc, #340	; (adr r3, 8006428 <__ieee754_pow+0xa38>)
 80062d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d6:	f7f9 ff7d 	bl	80001d4 <__adddf3>
 80062da:	4622      	mov	r2, r4
 80062dc:	462b      	mov	r3, r5
 80062de:	f7fa f92f 	bl	8000540 <__aeabi_dmul>
 80062e2:	4602      	mov	r2, r0
 80062e4:	460b      	mov	r3, r1
 80062e6:	4640      	mov	r0, r8
 80062e8:	4649      	mov	r1, r9
 80062ea:	f7f9 ff71 	bl	80001d0 <__aeabi_dsub>
 80062ee:	4604      	mov	r4, r0
 80062f0:	460d      	mov	r5, r1
 80062f2:	4602      	mov	r2, r0
 80062f4:	460b      	mov	r3, r1
 80062f6:	4640      	mov	r0, r8
 80062f8:	4649      	mov	r1, r9
 80062fa:	f7fa f921 	bl	8000540 <__aeabi_dmul>
 80062fe:	2200      	movs	r2, #0
 8006300:	ec41 0b19 	vmov	d9, r0, r1
 8006304:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006308:	4620      	mov	r0, r4
 800630a:	4629      	mov	r1, r5
 800630c:	f7f9 ff60 	bl	80001d0 <__aeabi_dsub>
 8006310:	4602      	mov	r2, r0
 8006312:	460b      	mov	r3, r1
 8006314:	ec51 0b19 	vmov	r0, r1, d9
 8006318:	f7fa fa3c 	bl	8000794 <__aeabi_ddiv>
 800631c:	4632      	mov	r2, r6
 800631e:	4604      	mov	r4, r0
 8006320:	460d      	mov	r5, r1
 8006322:	463b      	mov	r3, r7
 8006324:	4640      	mov	r0, r8
 8006326:	4649      	mov	r1, r9
 8006328:	f7fa f90a 	bl	8000540 <__aeabi_dmul>
 800632c:	4632      	mov	r2, r6
 800632e:	463b      	mov	r3, r7
 8006330:	f7f9 ff50 	bl	80001d4 <__adddf3>
 8006334:	4602      	mov	r2, r0
 8006336:	460b      	mov	r3, r1
 8006338:	4620      	mov	r0, r4
 800633a:	4629      	mov	r1, r5
 800633c:	f7f9 ff48 	bl	80001d0 <__aeabi_dsub>
 8006340:	4642      	mov	r2, r8
 8006342:	464b      	mov	r3, r9
 8006344:	f7f9 ff44 	bl	80001d0 <__aeabi_dsub>
 8006348:	460b      	mov	r3, r1
 800634a:	4602      	mov	r2, r0
 800634c:	493a      	ldr	r1, [pc, #232]	; (8006438 <__ieee754_pow+0xa48>)
 800634e:	2000      	movs	r0, #0
 8006350:	f7f9 ff3e 	bl	80001d0 <__aeabi_dsub>
 8006354:	ec41 0b10 	vmov	d0, r0, r1
 8006358:	ee10 3a90 	vmov	r3, s1
 800635c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006360:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006364:	da2b      	bge.n	80063be <__ieee754_pow+0x9ce>
 8006366:	4650      	mov	r0, sl
 8006368:	f000 f966 	bl	8006638 <scalbn>
 800636c:	ec51 0b10 	vmov	r0, r1, d0
 8006370:	ec53 2b18 	vmov	r2, r3, d8
 8006374:	f7ff bbed 	b.w	8005b52 <__ieee754_pow+0x162>
 8006378:	4b30      	ldr	r3, [pc, #192]	; (800643c <__ieee754_pow+0xa4c>)
 800637a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800637e:	429e      	cmp	r6, r3
 8006380:	f77f af0c 	ble.w	800619c <__ieee754_pow+0x7ac>
 8006384:	4b2e      	ldr	r3, [pc, #184]	; (8006440 <__ieee754_pow+0xa50>)
 8006386:	440b      	add	r3, r1
 8006388:	4303      	orrs	r3, r0
 800638a:	d009      	beq.n	80063a0 <__ieee754_pow+0x9b0>
 800638c:	ec51 0b18 	vmov	r0, r1, d8
 8006390:	2200      	movs	r2, #0
 8006392:	2300      	movs	r3, #0
 8006394:	f7fa fb46 	bl	8000a24 <__aeabi_dcmplt>
 8006398:	3800      	subs	r0, #0
 800639a:	bf18      	it	ne
 800639c:	2001      	movne	r0, #1
 800639e:	e447      	b.n	8005c30 <__ieee754_pow+0x240>
 80063a0:	4622      	mov	r2, r4
 80063a2:	462b      	mov	r3, r5
 80063a4:	f7f9 ff14 	bl	80001d0 <__aeabi_dsub>
 80063a8:	4642      	mov	r2, r8
 80063aa:	464b      	mov	r3, r9
 80063ac:	f7fa fb4e 	bl	8000a4c <__aeabi_dcmpge>
 80063b0:	2800      	cmp	r0, #0
 80063b2:	f43f aef3 	beq.w	800619c <__ieee754_pow+0x7ac>
 80063b6:	e7e9      	b.n	800638c <__ieee754_pow+0x99c>
 80063b8:	f04f 0a00 	mov.w	sl, #0
 80063bc:	e71a      	b.n	80061f4 <__ieee754_pow+0x804>
 80063be:	ec51 0b10 	vmov	r0, r1, d0
 80063c2:	4619      	mov	r1, r3
 80063c4:	e7d4      	b.n	8006370 <__ieee754_pow+0x980>
 80063c6:	491c      	ldr	r1, [pc, #112]	; (8006438 <__ieee754_pow+0xa48>)
 80063c8:	2000      	movs	r0, #0
 80063ca:	f7ff bb30 	b.w	8005a2e <__ieee754_pow+0x3e>
 80063ce:	2000      	movs	r0, #0
 80063d0:	2100      	movs	r1, #0
 80063d2:	f7ff bb2c 	b.w	8005a2e <__ieee754_pow+0x3e>
 80063d6:	4630      	mov	r0, r6
 80063d8:	4639      	mov	r1, r7
 80063da:	f7ff bb28 	b.w	8005a2e <__ieee754_pow+0x3e>
 80063de:	9204      	str	r2, [sp, #16]
 80063e0:	f7ff bb7a 	b.w	8005ad8 <__ieee754_pow+0xe8>
 80063e4:	2300      	movs	r3, #0
 80063e6:	f7ff bb64 	b.w	8005ab2 <__ieee754_pow+0xc2>
 80063ea:	bf00      	nop
 80063ec:	f3af 8000 	nop.w
 80063f0:	00000000 	.word	0x00000000
 80063f4:	3fe62e43 	.word	0x3fe62e43
 80063f8:	fefa39ef 	.word	0xfefa39ef
 80063fc:	3fe62e42 	.word	0x3fe62e42
 8006400:	0ca86c39 	.word	0x0ca86c39
 8006404:	be205c61 	.word	0xbe205c61
 8006408:	72bea4d0 	.word	0x72bea4d0
 800640c:	3e663769 	.word	0x3e663769
 8006410:	c5d26bf1 	.word	0xc5d26bf1
 8006414:	3ebbbd41 	.word	0x3ebbbd41
 8006418:	af25de2c 	.word	0xaf25de2c
 800641c:	3f11566a 	.word	0x3f11566a
 8006420:	16bebd93 	.word	0x16bebd93
 8006424:	3f66c16c 	.word	0x3f66c16c
 8006428:	5555553e 	.word	0x5555553e
 800642c:	3fc55555 	.word	0x3fc55555
 8006430:	3fe00000 	.word	0x3fe00000
 8006434:	000fffff 	.word	0x000fffff
 8006438:	3ff00000 	.word	0x3ff00000
 800643c:	4090cbff 	.word	0x4090cbff
 8006440:	3f6f3400 	.word	0x3f6f3400
 8006444:	652b82fe 	.word	0x652b82fe
 8006448:	3c971547 	.word	0x3c971547

0800644c <__ieee754_sqrt>:
 800644c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006450:	ec55 4b10 	vmov	r4, r5, d0
 8006454:	4e55      	ldr	r6, [pc, #340]	; (80065ac <__ieee754_sqrt+0x160>)
 8006456:	43ae      	bics	r6, r5
 8006458:	ee10 0a10 	vmov	r0, s0
 800645c:	ee10 3a10 	vmov	r3, s0
 8006460:	462a      	mov	r2, r5
 8006462:	4629      	mov	r1, r5
 8006464:	d110      	bne.n	8006488 <__ieee754_sqrt+0x3c>
 8006466:	ee10 2a10 	vmov	r2, s0
 800646a:	462b      	mov	r3, r5
 800646c:	f7fa f868 	bl	8000540 <__aeabi_dmul>
 8006470:	4602      	mov	r2, r0
 8006472:	460b      	mov	r3, r1
 8006474:	4620      	mov	r0, r4
 8006476:	4629      	mov	r1, r5
 8006478:	f7f9 feac 	bl	80001d4 <__adddf3>
 800647c:	4604      	mov	r4, r0
 800647e:	460d      	mov	r5, r1
 8006480:	ec45 4b10 	vmov	d0, r4, r5
 8006484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006488:	2d00      	cmp	r5, #0
 800648a:	dc10      	bgt.n	80064ae <__ieee754_sqrt+0x62>
 800648c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006490:	4330      	orrs	r0, r6
 8006492:	d0f5      	beq.n	8006480 <__ieee754_sqrt+0x34>
 8006494:	b15d      	cbz	r5, 80064ae <__ieee754_sqrt+0x62>
 8006496:	ee10 2a10 	vmov	r2, s0
 800649a:	462b      	mov	r3, r5
 800649c:	ee10 0a10 	vmov	r0, s0
 80064a0:	f7f9 fe96 	bl	80001d0 <__aeabi_dsub>
 80064a4:	4602      	mov	r2, r0
 80064a6:	460b      	mov	r3, r1
 80064a8:	f7fa f974 	bl	8000794 <__aeabi_ddiv>
 80064ac:	e7e6      	b.n	800647c <__ieee754_sqrt+0x30>
 80064ae:	1512      	asrs	r2, r2, #20
 80064b0:	d074      	beq.n	800659c <__ieee754_sqrt+0x150>
 80064b2:	07d4      	lsls	r4, r2, #31
 80064b4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80064b8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80064bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80064c0:	bf5e      	ittt	pl
 80064c2:	0fda      	lsrpl	r2, r3, #31
 80064c4:	005b      	lslpl	r3, r3, #1
 80064c6:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80064ca:	2400      	movs	r4, #0
 80064cc:	0fda      	lsrs	r2, r3, #31
 80064ce:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80064d2:	107f      	asrs	r7, r7, #1
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	2516      	movs	r5, #22
 80064d8:	4620      	mov	r0, r4
 80064da:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80064de:	1886      	adds	r6, r0, r2
 80064e0:	428e      	cmp	r6, r1
 80064e2:	bfde      	ittt	le
 80064e4:	1b89      	suble	r1, r1, r6
 80064e6:	18b0      	addle	r0, r6, r2
 80064e8:	18a4      	addle	r4, r4, r2
 80064ea:	0049      	lsls	r1, r1, #1
 80064ec:	3d01      	subs	r5, #1
 80064ee:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80064f2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80064f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80064fa:	d1f0      	bne.n	80064de <__ieee754_sqrt+0x92>
 80064fc:	462a      	mov	r2, r5
 80064fe:	f04f 0e20 	mov.w	lr, #32
 8006502:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006506:	4281      	cmp	r1, r0
 8006508:	eb06 0c05 	add.w	ip, r6, r5
 800650c:	dc02      	bgt.n	8006514 <__ieee754_sqrt+0xc8>
 800650e:	d113      	bne.n	8006538 <__ieee754_sqrt+0xec>
 8006510:	459c      	cmp	ip, r3
 8006512:	d811      	bhi.n	8006538 <__ieee754_sqrt+0xec>
 8006514:	f1bc 0f00 	cmp.w	ip, #0
 8006518:	eb0c 0506 	add.w	r5, ip, r6
 800651c:	da43      	bge.n	80065a6 <__ieee754_sqrt+0x15a>
 800651e:	2d00      	cmp	r5, #0
 8006520:	db41      	blt.n	80065a6 <__ieee754_sqrt+0x15a>
 8006522:	f100 0801 	add.w	r8, r0, #1
 8006526:	1a09      	subs	r1, r1, r0
 8006528:	459c      	cmp	ip, r3
 800652a:	bf88      	it	hi
 800652c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8006530:	eba3 030c 	sub.w	r3, r3, ip
 8006534:	4432      	add	r2, r6
 8006536:	4640      	mov	r0, r8
 8006538:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800653c:	f1be 0e01 	subs.w	lr, lr, #1
 8006540:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8006544:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006548:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800654c:	d1db      	bne.n	8006506 <__ieee754_sqrt+0xba>
 800654e:	430b      	orrs	r3, r1
 8006550:	d006      	beq.n	8006560 <__ieee754_sqrt+0x114>
 8006552:	1c50      	adds	r0, r2, #1
 8006554:	bf13      	iteet	ne
 8006556:	3201      	addne	r2, #1
 8006558:	3401      	addeq	r4, #1
 800655a:	4672      	moveq	r2, lr
 800655c:	f022 0201 	bicne.w	r2, r2, #1
 8006560:	1063      	asrs	r3, r4, #1
 8006562:	0852      	lsrs	r2, r2, #1
 8006564:	07e1      	lsls	r1, r4, #31
 8006566:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800656a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800656e:	bf48      	it	mi
 8006570:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8006574:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8006578:	4614      	mov	r4, r2
 800657a:	e781      	b.n	8006480 <__ieee754_sqrt+0x34>
 800657c:	0ad9      	lsrs	r1, r3, #11
 800657e:	3815      	subs	r0, #21
 8006580:	055b      	lsls	r3, r3, #21
 8006582:	2900      	cmp	r1, #0
 8006584:	d0fa      	beq.n	800657c <__ieee754_sqrt+0x130>
 8006586:	02cd      	lsls	r5, r1, #11
 8006588:	d50a      	bpl.n	80065a0 <__ieee754_sqrt+0x154>
 800658a:	f1c2 0420 	rsb	r4, r2, #32
 800658e:	fa23 f404 	lsr.w	r4, r3, r4
 8006592:	1e55      	subs	r5, r2, #1
 8006594:	4093      	lsls	r3, r2
 8006596:	4321      	orrs	r1, r4
 8006598:	1b42      	subs	r2, r0, r5
 800659a:	e78a      	b.n	80064b2 <__ieee754_sqrt+0x66>
 800659c:	4610      	mov	r0, r2
 800659e:	e7f0      	b.n	8006582 <__ieee754_sqrt+0x136>
 80065a0:	0049      	lsls	r1, r1, #1
 80065a2:	3201      	adds	r2, #1
 80065a4:	e7ef      	b.n	8006586 <__ieee754_sqrt+0x13a>
 80065a6:	4680      	mov	r8, r0
 80065a8:	e7bd      	b.n	8006526 <__ieee754_sqrt+0xda>
 80065aa:	bf00      	nop
 80065ac:	7ff00000 	.word	0x7ff00000

080065b0 <with_errno>:
 80065b0:	b570      	push	{r4, r5, r6, lr}
 80065b2:	4604      	mov	r4, r0
 80065b4:	460d      	mov	r5, r1
 80065b6:	4616      	mov	r6, r2
 80065b8:	f7ff f85a 	bl	8005670 <__errno>
 80065bc:	4629      	mov	r1, r5
 80065be:	6006      	str	r6, [r0, #0]
 80065c0:	4620      	mov	r0, r4
 80065c2:	bd70      	pop	{r4, r5, r6, pc}

080065c4 <xflow>:
 80065c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80065c6:	4614      	mov	r4, r2
 80065c8:	461d      	mov	r5, r3
 80065ca:	b108      	cbz	r0, 80065d0 <xflow+0xc>
 80065cc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80065d0:	e9cd 2300 	strd	r2, r3, [sp]
 80065d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065d8:	4620      	mov	r0, r4
 80065da:	4629      	mov	r1, r5
 80065dc:	f7f9 ffb0 	bl	8000540 <__aeabi_dmul>
 80065e0:	2222      	movs	r2, #34	; 0x22
 80065e2:	b003      	add	sp, #12
 80065e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065e8:	f7ff bfe2 	b.w	80065b0 <with_errno>

080065ec <__math_uflow>:
 80065ec:	b508      	push	{r3, lr}
 80065ee:	2200      	movs	r2, #0
 80065f0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80065f4:	f7ff ffe6 	bl	80065c4 <xflow>
 80065f8:	ec41 0b10 	vmov	d0, r0, r1
 80065fc:	bd08      	pop	{r3, pc}

080065fe <__math_oflow>:
 80065fe:	b508      	push	{r3, lr}
 8006600:	2200      	movs	r2, #0
 8006602:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8006606:	f7ff ffdd 	bl	80065c4 <xflow>
 800660a:	ec41 0b10 	vmov	d0, r0, r1
 800660e:	bd08      	pop	{r3, pc}

08006610 <fabs>:
 8006610:	ec51 0b10 	vmov	r0, r1, d0
 8006614:	ee10 2a10 	vmov	r2, s0
 8006618:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800661c:	ec43 2b10 	vmov	d0, r2, r3
 8006620:	4770      	bx	lr

08006622 <finite>:
 8006622:	b082      	sub	sp, #8
 8006624:	ed8d 0b00 	vstr	d0, [sp]
 8006628:	9801      	ldr	r0, [sp, #4]
 800662a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800662e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006632:	0fc0      	lsrs	r0, r0, #31
 8006634:	b002      	add	sp, #8
 8006636:	4770      	bx	lr

08006638 <scalbn>:
 8006638:	b570      	push	{r4, r5, r6, lr}
 800663a:	ec55 4b10 	vmov	r4, r5, d0
 800663e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8006642:	4606      	mov	r6, r0
 8006644:	462b      	mov	r3, r5
 8006646:	b99a      	cbnz	r2, 8006670 <scalbn+0x38>
 8006648:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800664c:	4323      	orrs	r3, r4
 800664e:	d036      	beq.n	80066be <scalbn+0x86>
 8006650:	4b39      	ldr	r3, [pc, #228]	; (8006738 <scalbn+0x100>)
 8006652:	4629      	mov	r1, r5
 8006654:	ee10 0a10 	vmov	r0, s0
 8006658:	2200      	movs	r2, #0
 800665a:	f7f9 ff71 	bl	8000540 <__aeabi_dmul>
 800665e:	4b37      	ldr	r3, [pc, #220]	; (800673c <scalbn+0x104>)
 8006660:	429e      	cmp	r6, r3
 8006662:	4604      	mov	r4, r0
 8006664:	460d      	mov	r5, r1
 8006666:	da10      	bge.n	800668a <scalbn+0x52>
 8006668:	a32b      	add	r3, pc, #172	; (adr r3, 8006718 <scalbn+0xe0>)
 800666a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666e:	e03a      	b.n	80066e6 <scalbn+0xae>
 8006670:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006674:	428a      	cmp	r2, r1
 8006676:	d10c      	bne.n	8006692 <scalbn+0x5a>
 8006678:	ee10 2a10 	vmov	r2, s0
 800667c:	4620      	mov	r0, r4
 800667e:	4629      	mov	r1, r5
 8006680:	f7f9 fda8 	bl	80001d4 <__adddf3>
 8006684:	4604      	mov	r4, r0
 8006686:	460d      	mov	r5, r1
 8006688:	e019      	b.n	80066be <scalbn+0x86>
 800668a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800668e:	460b      	mov	r3, r1
 8006690:	3a36      	subs	r2, #54	; 0x36
 8006692:	4432      	add	r2, r6
 8006694:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006698:	428a      	cmp	r2, r1
 800669a:	dd08      	ble.n	80066ae <scalbn+0x76>
 800669c:	2d00      	cmp	r5, #0
 800669e:	a120      	add	r1, pc, #128	; (adr r1, 8006720 <scalbn+0xe8>)
 80066a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066a4:	da1c      	bge.n	80066e0 <scalbn+0xa8>
 80066a6:	a120      	add	r1, pc, #128	; (adr r1, 8006728 <scalbn+0xf0>)
 80066a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066ac:	e018      	b.n	80066e0 <scalbn+0xa8>
 80066ae:	2a00      	cmp	r2, #0
 80066b0:	dd08      	ble.n	80066c4 <scalbn+0x8c>
 80066b2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80066b6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80066ba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80066be:	ec45 4b10 	vmov	d0, r4, r5
 80066c2:	bd70      	pop	{r4, r5, r6, pc}
 80066c4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80066c8:	da19      	bge.n	80066fe <scalbn+0xc6>
 80066ca:	f24c 3350 	movw	r3, #50000	; 0xc350
 80066ce:	429e      	cmp	r6, r3
 80066d0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80066d4:	dd0a      	ble.n	80066ec <scalbn+0xb4>
 80066d6:	a112      	add	r1, pc, #72	; (adr r1, 8006720 <scalbn+0xe8>)
 80066d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1e2      	bne.n	80066a6 <scalbn+0x6e>
 80066e0:	a30f      	add	r3, pc, #60	; (adr r3, 8006720 <scalbn+0xe8>)
 80066e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e6:	f7f9 ff2b 	bl	8000540 <__aeabi_dmul>
 80066ea:	e7cb      	b.n	8006684 <scalbn+0x4c>
 80066ec:	a10a      	add	r1, pc, #40	; (adr r1, 8006718 <scalbn+0xe0>)
 80066ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d0b8      	beq.n	8006668 <scalbn+0x30>
 80066f6:	a10e      	add	r1, pc, #56	; (adr r1, 8006730 <scalbn+0xf8>)
 80066f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066fc:	e7b4      	b.n	8006668 <scalbn+0x30>
 80066fe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006702:	3236      	adds	r2, #54	; 0x36
 8006704:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006708:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800670c:	4620      	mov	r0, r4
 800670e:	4b0c      	ldr	r3, [pc, #48]	; (8006740 <scalbn+0x108>)
 8006710:	2200      	movs	r2, #0
 8006712:	e7e8      	b.n	80066e6 <scalbn+0xae>
 8006714:	f3af 8000 	nop.w
 8006718:	c2f8f359 	.word	0xc2f8f359
 800671c:	01a56e1f 	.word	0x01a56e1f
 8006720:	8800759c 	.word	0x8800759c
 8006724:	7e37e43c 	.word	0x7e37e43c
 8006728:	8800759c 	.word	0x8800759c
 800672c:	fe37e43c 	.word	0xfe37e43c
 8006730:	c2f8f359 	.word	0xc2f8f359
 8006734:	81a56e1f 	.word	0x81a56e1f
 8006738:	43500000 	.word	0x43500000
 800673c:	ffff3cb0 	.word	0xffff3cb0
 8006740:	3c900000 	.word	0x3c900000

08006744 <_init>:
 8006744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006746:	bf00      	nop
 8006748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800674a:	bc08      	pop	{r3}
 800674c:	469e      	mov	lr, r3
 800674e:	4770      	bx	lr

08006750 <_fini>:
 8006750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006752:	bf00      	nop
 8006754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006756:	bc08      	pop	{r3}
 8006758:	469e      	mov	lr, r3
 800675a:	4770      	bx	lr
