INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale2x
WARNING: [VRFC 10-3676] redeclaration of ansi port 'context_2x2_valid' is not allowed [/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'A11' is not allowed [/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'A12' is not allowed [/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'A21' is not allowed [/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'A22' is not allowed [/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'A11pA12' is not allowed [/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'A21pA22' is not allowed [/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:65]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sum' is not allowed [/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:66]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'round_sum' is not allowed [/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/mikele/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sim_1/new/tb_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pyramid
