// Seed: 4174614785
module module_0;
  always id_1 <= id_1;
  assign module_3.id_5 = 0;
  parameter id_2 = -1;
endmodule
module module_1;
  logic [7:0][-1] id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  id_2();
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  always_ff begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        #id_4;
        #id_5 id_4 = id_1 * 1'b0 * id_5;
        $display;
      end
    end
  end
endmodule
