$date
	Sun Oct 23 00:29:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#709674
b1 &
b1 %
1$
b1 !
1"
#709675
0"
#709678
1#
#709682
b0 &
b0 %
0#
0$
#1736566
b100 &
b100 %
1$
b100 !
1"
#1736567
0"
#1736570
b10 &
b10 %
#1736574
b1 &
1#
b1 %
#1736578
b0 &
b0 %
0#
0$
#2646923
b11000 !
1"
#2646926
b11000 &
b11000 %
1$
#2646927
0"
#2646930
b1100 &
b1100 %
#2646934
b110 &
b110 %
#2646938
b11 &
b11 %
#2646942
b1010 &
b1010 %
#2646946
b101 &
b101 %
#2646950
b10000 &
b10000 %
#2646954
b1000 &
b1000 %
#2646958
b100 &
b100 %
#2646962
b10 &
b10 %
#2646966
b1 &
1#
b1 %
#2646970
b0 &
b0 %
0#
0$
#4500012
