
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.83

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   3.01 source latency core.CPU_Xreg_value_a4[15][5]$_SDFFE_PP0P_/CLK ^
  -2.95 target latency core.CPU_src2_value_a3[5]$_DFF_P_/CLK ^
   0.58 clock uncertainty
   0.00 CRPR
--------------
   0.64 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_Xreg_value_a4[14][30]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_src1_value_a3[30]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.23    0.00    0.00    2.00 ^ avsdpll/CLK (avsdpll)
                                         clk_chandan (net)
                  0.03    0.01    2.01 ^ clkbuf_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.22    2.23 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk_chandan (net)
                  0.16    0.00    2.23 ^ clkbuf_2_0_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.26    2.49 ^ clkbuf_2_0_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_clk_chandan (net)
                  0.16    0.00    2.50 ^ clkbuf_4_0__f_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.20    0.21    0.30    2.79 ^ clkbuf_4_0__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk_chandan (net)
                  0.21    0.00    2.79 ^ clkbuf_leaf_7_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.20    2.99 ^ clkbuf_leaf_7_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_7_clk_chandan (net)
                  0.06    0.00    2.99 ^ core.CPU_Xreg_value_a4[14][30]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    3.37 ^ core.CPU_Xreg_value_a4[14][30]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_Xreg_value_a4[14][30] (net)
                  0.13    0.00    3.37 ^ _10460_/B2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.06    0.09    3.45 v _10460_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _04556_ (net)
                  0.06    0.00    3.45 v _10462_/B (sky130_fd_sc_hd__nand3_1)
     1    0.01    0.11    0.13    3.58 ^ _10462_/Y (sky130_fd_sc_hd__nand3_1)
                                         _04558_ (net)
                  0.11    0.00    3.59 ^ _10463_/B2 (sky130_fd_sc_hd__o22ai_4)
     1    0.04    0.12    0.14    3.72 v _10463_/Y (sky130_fd_sc_hd__o22ai_4)
                                         _04559_ (net)
                  0.12    0.00    3.73 v _10464_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.12    0.15    3.88 ^ _10464_/Y (sky130_fd_sc_hd__mux2i_1)
                                         core.CPU_src1_value_a2[30] (net)
                  0.12    0.00    3.88 ^ core.CPU_src1_value_a3[30]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.88   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.23    0.00    0.00    2.00 ^ avsdpll/CLK (avsdpll)
                                         clk_chandan (net)
                  0.03    0.01    2.01 ^ clkbuf_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.22    2.23 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk_chandan (net)
                  0.16    0.00    2.23 ^ clkbuf_2_0_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.26    2.49 ^ clkbuf_2_0_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_clk_chandan (net)
                  0.16    0.00    2.50 ^ clkbuf_4_2__f_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.20    0.21    0.30    2.80 ^ clkbuf_4_2__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk_chandan (net)
                  0.21    0.00    2.80 ^ clkbuf_leaf_11_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.20    3.00 ^ clkbuf_leaf_11_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_11_clk_chandan (net)
                  0.06    0.00    3.00 ^ core.CPU_src1_value_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.92    3.92   clock uncertainty
                          0.00    3.92   clock reconvergence pessimism
                         -0.04    3.88   library hold time
                                  3.88   data required time
-----------------------------------------------------------------------------
                                  3.88   data required time
                                 -3.88   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_src1_value_a3[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.23    0.00    0.00    2.00 ^ avsdpll/CLK (avsdpll)
                                         clk_chandan (net)
                  0.03    0.01    2.01 ^ clkbuf_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.22    2.23 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk_chandan (net)
                  0.16    0.00    2.23 ^ clkbuf_2_3_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.14    0.16    0.26    2.49 ^ clkbuf_2_3_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3_0_clk_chandan (net)
                  0.16    0.00    2.49 ^ clkbuf_4_13__f_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.20    0.21    0.29    2.78 ^ clkbuf_4_13__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk_chandan (net)
                  0.21    0.00    2.79 ^ clkbuf_leaf_96_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.07    0.20    2.99 ^ clkbuf_leaf_96_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_96_clk_chandan (net)
                  0.07    0.00    2.99 ^ core.CPU_src1_value_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.14    0.38    3.37 ^ core.CPU_src1_value_a3[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_src1_value_a3[11] (net)
                  0.14    0.00    3.37 ^ _05952_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.08    0.11    3.47 v _05952_/Y (sky130_fd_sc_hd__inv_1)
                                         _05526_ (net)
                  0.08    0.00    3.47 v _11479_/B (sky130_fd_sc_hd__ha_4)
     9    0.05    0.09    0.29    3.76 v _11479_/SUM (sky130_fd_sc_hd__ha_4)
                                         _05528_ (net)
                  0.09    0.00    3.77 v _08072_/A (sky130_fd_sc_hd__or4_2)
     2    0.01    0.14    0.74    4.51 v _08072_/X (sky130_fd_sc_hd__or4_2)
                                         _02699_ (net)
                  0.14    0.00    4.51 v _08077_/D (sky130_fd_sc_hd__or4_2)
     2    0.02    0.15    0.65    5.16 v _08077_/X (sky130_fd_sc_hd__or4_2)
                                         _02704_ (net)
                  0.15    0.00    5.16 v _08078_/B1 (sky130_fd_sc_hd__a211oi_4)
     2    0.02    0.32    0.37    5.52 ^ _08078_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02705_ (net)
                  0.32    0.00    5.52 ^ _08288_/A3 (sky130_fd_sc_hd__o311ai_4)
     3    0.03    0.24    0.18    5.71 v _08288_/Y (sky130_fd_sc_hd__o311ai_4)
                                         _02906_ (net)
                  0.24    0.00    5.71 v _08482_/A2 (sky130_fd_sc_hd__a2111oi_2)
     1    0.01    0.46    0.57    6.28 ^ _08482_/Y (sky130_fd_sc_hd__a2111oi_2)
                                         _03092_ (net)
                  0.46    0.00    6.28 ^ _08483_/C1 (sky130_fd_sc_hd__a2111oi_2)
     1    0.01    0.12    0.12    6.40 v _08483_/Y (sky130_fd_sc_hd__a2111oi_2)
                                         _03093_ (net)
                  0.12    0.00    6.40 v _08484_/B (sky130_fd_sc_hd__xnor2_2)
     1    0.02    0.14    0.21    6.61 v _08484_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _03094_ (net)
                  0.14    0.00    6.61 v _08501_/A2 (sky130_fd_sc_hd__a211oi_4)
    17    0.13    1.32    1.09    7.70 ^ _08501_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _03111_ (net)
                  1.32    0.03    7.73 ^ _09782_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.19    0.23    7.97 v _09782_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00949_ (net)
                  0.19    0.00    7.97 v core.CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.97   data arrival time

                         11.55   11.55   clock clk (rise edge)
                          2.00   13.55   clock source latency
     1    0.23    0.00    0.00   13.55 ^ avsdpll/CLK (avsdpll)
                                         clk_chandan (net)
                  0.03    0.01   13.56 ^ clkbuf_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.22   13.78 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk_chandan (net)
                  0.16    0.00   13.78 ^ clkbuf_2_0_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.26   14.04 ^ clkbuf_2_0_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_clk_chandan (net)
                  0.16    0.00   14.05 ^ clkbuf_4_0__f_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.20    0.21    0.30   14.34 ^ clkbuf_4_0__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk_chandan (net)
                  0.21    0.00   14.34 ^ clkbuf_leaf_3_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.20   14.54 ^ clkbuf_leaf_3_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_3_clk_chandan (net)
                  0.06    0.00   14.54 ^ core.CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.58   13.96   clock uncertainty
                          0.00   13.96   clock reconvergence pessimism
                         -0.17   13.79   library setup time
                                 13.79   data required time
-----------------------------------------------------------------------------
                                 13.79   data required time
                                 -7.97   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_src1_value_a3[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.23    0.00    0.00    2.00 ^ avsdpll/CLK (avsdpll)
                                         clk_chandan (net)
                  0.03    0.01    2.01 ^ clkbuf_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.22    2.23 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk_chandan (net)
                  0.16    0.00    2.23 ^ clkbuf_2_3_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.14    0.16    0.26    2.49 ^ clkbuf_2_3_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3_0_clk_chandan (net)
                  0.16    0.00    2.49 ^ clkbuf_4_13__f_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.20    0.21    0.29    2.78 ^ clkbuf_4_13__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk_chandan (net)
                  0.21    0.00    2.79 ^ clkbuf_leaf_96_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.07    0.20    2.99 ^ clkbuf_leaf_96_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_96_clk_chandan (net)
                  0.07    0.00    2.99 ^ core.CPU_src1_value_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.14    0.38    3.37 ^ core.CPU_src1_value_a3[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_src1_value_a3[11] (net)
                  0.14    0.00    3.37 ^ _05952_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.08    0.11    3.47 v _05952_/Y (sky130_fd_sc_hd__inv_1)
                                         _05526_ (net)
                  0.08    0.00    3.47 v _11479_/B (sky130_fd_sc_hd__ha_4)
     9    0.05    0.09    0.29    3.76 v _11479_/SUM (sky130_fd_sc_hd__ha_4)
                                         _05528_ (net)
                  0.09    0.00    3.77 v _08072_/A (sky130_fd_sc_hd__or4_2)
     2    0.01    0.14    0.74    4.51 v _08072_/X (sky130_fd_sc_hd__or4_2)
                                         _02699_ (net)
                  0.14    0.00    4.51 v _08077_/D (sky130_fd_sc_hd__or4_2)
     2    0.02    0.15    0.65    5.16 v _08077_/X (sky130_fd_sc_hd__or4_2)
                                         _02704_ (net)
                  0.15    0.00    5.16 v _08078_/B1 (sky130_fd_sc_hd__a211oi_4)
     2    0.02    0.32    0.37    5.52 ^ _08078_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02705_ (net)
                  0.32    0.00    5.52 ^ _08288_/A3 (sky130_fd_sc_hd__o311ai_4)
     3    0.03    0.24    0.18    5.71 v _08288_/Y (sky130_fd_sc_hd__o311ai_4)
                                         _02906_ (net)
                  0.24    0.00    5.71 v _08482_/A2 (sky130_fd_sc_hd__a2111oi_2)
     1    0.01    0.46    0.57    6.28 ^ _08482_/Y (sky130_fd_sc_hd__a2111oi_2)
                                         _03092_ (net)
                  0.46    0.00    6.28 ^ _08483_/C1 (sky130_fd_sc_hd__a2111oi_2)
     1    0.01    0.12    0.12    6.40 v _08483_/Y (sky130_fd_sc_hd__a2111oi_2)
                                         _03093_ (net)
                  0.12    0.00    6.40 v _08484_/B (sky130_fd_sc_hd__xnor2_2)
     1    0.02    0.14    0.21    6.61 v _08484_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _03094_ (net)
                  0.14    0.00    6.61 v _08501_/A2 (sky130_fd_sc_hd__a211oi_4)
    17    0.13    1.32    1.09    7.70 ^ _08501_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _03111_ (net)
                  1.32    0.03    7.73 ^ _09782_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.19    0.23    7.97 v _09782_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00949_ (net)
                  0.19    0.00    7.97 v core.CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.97   data arrival time

                         11.55   11.55   clock clk (rise edge)
                          2.00   13.55   clock source latency
     1    0.23    0.00    0.00   13.55 ^ avsdpll/CLK (avsdpll)
                                         clk_chandan (net)
                  0.03    0.01   13.56 ^ clkbuf_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.22   13.78 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk_chandan (net)
                  0.16    0.00   13.78 ^ clkbuf_2_0_0_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.15    0.16    0.26   14.04 ^ clkbuf_2_0_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_clk_chandan (net)
                  0.16    0.00   14.05 ^ clkbuf_4_0__f_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.20    0.21    0.30   14.34 ^ clkbuf_4_0__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk_chandan (net)
                  0.21    0.00   14.34 ^ clkbuf_leaf_3_clk_chandan/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.20   14.54 ^ clkbuf_leaf_3_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_3_clk_chandan (net)
                  0.06    0.00   14.54 ^ core.CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.58   13.96   clock uncertainty
                          0.00   13.96   clock reconvergence pessimism
                         -0.17   13.79   library setup time
                                 13.79   data required time
-----------------------------------------------------------------------------
                                 13.79   data required time
                                 -7.97   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_07267_/Y                               0.43    0.43   -0.00 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.004375833086669445

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0029

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-0.00041823097853921354

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.43305400013923645

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0010

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_src1_value_a3[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   2.00    2.00   clock source latency
   0.00    2.00 ^ avsdpll/CLK (avsdpll)
   0.23    2.23 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.26    2.49 ^ clkbuf_2_3_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    2.78 ^ clkbuf_4_13__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    2.99 ^ clkbuf_leaf_96_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    2.99 ^ core.CPU_src1_value_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.38    3.37 ^ core.CPU_src1_value_a3[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.11    3.47 v _05952_/Y (sky130_fd_sc_hd__inv_1)
   0.29    3.76 v _11479_/SUM (sky130_fd_sc_hd__ha_4)
   0.74    4.51 v _08072_/X (sky130_fd_sc_hd__or4_2)
   0.65    5.16 v _08077_/X (sky130_fd_sc_hd__or4_2)
   0.37    5.52 ^ _08078_/Y (sky130_fd_sc_hd__a211oi_4)
   0.18    5.71 v _08288_/Y (sky130_fd_sc_hd__o311ai_4)
   0.57    6.28 ^ _08482_/Y (sky130_fd_sc_hd__a2111oi_2)
   0.12    6.40 v _08483_/Y (sky130_fd_sc_hd__a2111oi_2)
   0.21    6.61 v _08484_/Y (sky130_fd_sc_hd__xnor2_2)
   1.09    7.70 ^ _08501_/Y (sky130_fd_sc_hd__a211oi_4)
   0.26    7.97 v _09782_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    7.97 v core.CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           7.97   data arrival time

  11.55   11.55   clock clk (rise edge)
   2.00   13.55   clock source latency
   0.00   13.55 ^ avsdpll/CLK (avsdpll)
   0.23   13.78 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.27   14.04 ^ clkbuf_2_0_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.30   14.34 ^ clkbuf_4_0__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.20   14.54 ^ clkbuf_leaf_3_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   14.54 ^ core.CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.58   13.96   clock uncertainty
   0.00   13.96   clock reconvergence pessimism
  -0.17   13.79   library setup time
          13.79   data required time
---------------------------------------------------------
          13.79   data required time
          -7.97   data arrival time
---------------------------------------------------------
           5.83   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_Xreg_value_a4[14][30]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_src1_value_a3[30]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   2.00    2.00   clock source latency
   0.00    2.00 ^ avsdpll/CLK (avsdpll)
   0.23    2.23 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.27    2.49 ^ clkbuf_2_0_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    2.79 ^ clkbuf_4_0__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    2.99 ^ clkbuf_leaf_7_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    2.99 ^ core.CPU_Xreg_value_a4[14][30]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.38    3.37 ^ core.CPU_Xreg_value_a4[14][30]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.09    3.45 v _10460_/Y (sky130_fd_sc_hd__a22oi_1)
   0.13    3.58 ^ _10462_/Y (sky130_fd_sc_hd__nand3_1)
   0.14    3.72 v _10463_/Y (sky130_fd_sc_hd__o22ai_4)
   0.16    3.88 ^ _10464_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    3.88 ^ core.CPU_src1_value_a3[30]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
           3.88   data arrival time

   0.00    0.00   clock clk (rise edge)
   2.00    2.00   clock source latency
   0.00    2.00 ^ avsdpll/CLK (avsdpll)
   0.23    2.23 ^ clkbuf_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.27    2.49 ^ clkbuf_2_0_0_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    2.80 ^ clkbuf_4_2__f_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    3.00 ^ clkbuf_leaf_11_clk_chandan/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    3.00 ^ core.CPU_src1_value_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.92    3.92   clock uncertainty
   0.00    3.92   clock reconvergence pessimism
  -0.04    3.88   library hold time
           3.88   data required time
---------------------------------------------------------
           3.88   data required time
          -3.88   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
7.9662

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.8260

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
73.133991

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.83e-03   9.28e-04   1.04e-08   5.75e-03  30.8%
Combinational          2.07e-03   4.64e-03   2.42e-08   6.71e-03  35.9%
Clock                  3.28e-03   2.96e-03   2.82e-09   6.24e-03  33.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.02e-02   8.52e-03   3.74e-08   1.87e-02 100.0%
                          54.4%      45.6%       0.0%
