
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      digital_pll
die area:    ( 0 0 ) ( 114895 125615 )
trackPts:    12
defvias:     4
#components: 1423
#terminals:  55
#snets:      2
#nets:       391

reading guide ...

#guides:     2366
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 148

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 14272
mcon shape region query size = 17345
met1 shape region query size = 3528
via shape region query size = 392
met2 shape region query size = 223
via2 shape region query size = 392
met3 shape region query size = 214
via3 shape region query size = 392
met4 shape region query size = 121
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 478 pins
  complete 100 unique inst patterns
  complete 142 unique inst patterns
  complete 284 groups
Expt1 runtime (pin-level access point gen): 1.59781
Expt2 runtime (design-level access pattern gen): 0.315135
#scanned instances     = 1423
#unique  instances     = 148
#stdCellGenAp          = 3116
#stdCellValidPlanarAp  = 100
#stdCellValidViaAp     = 2104
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1188
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:07, elapsed time = 00:00:01, memory = 16.59 (MB), peak = 16.65 (MB)

post process guides ...
GCELLGRID X 0 DO 18 STEP 6900 ;
GCELLGRID Y 0 DO 16 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 918
mcon guide region query size = 0
met1 guide region query size = 686
via guide region query size = 0
met2 guide region query size = 354
via2 guide region query size = 0
met3 guide region query size = 18
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1272 vertical wires in 1 frboxes and 704 horizontal wires in 1 frboxes.
Done with 110 vertical wires in 1 frboxes and 174 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17.21 (MB), peak = 21.71 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17.38 (MB), peak = 21.71 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 31.04 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 37.35 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 41.34 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 37.50 (MB)
    completing 50% with 8 violations
    elapsed time = 00:00:00, memory = 53.84 (MB)
    completing 60% with 8 violations
    elapsed time = 00:00:01, memory = 49.76 (MB)
    completing 70% with 28 violations
    elapsed time = 00:00:02, memory = 54.31 (MB)
    completing 80% with 28 violations
    elapsed time = 00:00:02, memory = 56.72 (MB)
    completing 90% with 50 violations
    elapsed time = 00:00:04, memory = 85.79 (MB)
    completing 100% with 72 violations
    elapsed time = 00:00:04, memory = 49.83 (MB)
  number of violations = 194
cpu time = 00:00:06, elapsed time = 00:00:04, memory = 396.84 (MB), peak = 397.09 (MB)
total wire length = 8746 um
total wire length on LAYER li1 = 11 um
total wire length on LAYER met1 = 4297 um
total wire length on LAYER met2 = 4357 um
total wire length on LAYER met3 = 78 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2279
up-via summary (total 2279):

-----------------------
 FR_MASTERSLICE       0
            li1    1173
           met1    1088
           met2      18
           met3       0
           met4       0
-----------------------
                   2279


start 1st optimization iteration ...
    completing 10% with 194 violations
    elapsed time = 00:00:00, memory = 407.39 (MB)
    completing 20% with 194 violations
    elapsed time = 00:00:00, memory = 407.39 (MB)
    completing 30% with 194 violations
    elapsed time = 00:00:00, memory = 411.18 (MB)
    completing 40% with 194 violations
    elapsed time = 00:00:00, memory = 411.61 (MB)
    completing 50% with 178 violations
    elapsed time = 00:00:00, memory = 419.79 (MB)
    completing 60% with 178 violations
    elapsed time = 00:00:00, memory = 419.79 (MB)
    completing 70% with 142 violations
    elapsed time = 00:00:01, memory = 423.28 (MB)
    completing 80% with 142 violations
    elapsed time = 00:00:01, memory = 424.32 (MB)
    completing 90% with 95 violations
    elapsed time = 00:00:03, memory = 435.64 (MB)
    completing 100% with 25 violations
    elapsed time = 00:00:03, memory = 406.73 (MB)
  number of violations = 25
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 406.73 (MB), peak = 435.83 (MB)
total wire length = 8701 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 4263 um
total wire length on LAYER met2 = 4349 um
total wire length on LAYER met3 = 78 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2265
up-via summary (total 2265):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1076
           met2      18
           met3       0
           met4       0
-----------------------
                   2265


start 2nd optimization iteration ...
    completing 10% with 25 violations
    elapsed time = 00:00:00, memory = 407.24 (MB)
    completing 20% with 25 violations
    elapsed time = 00:00:00, memory = 407.24 (MB)
    completing 30% with 25 violations
    elapsed time = 00:00:01, memory = 407.37 (MB)
    completing 40% with 15 violations
    elapsed time = 00:00:01, memory = 407.37 (MB)
    completing 50% with 15 violations
    elapsed time = 00:00:01, memory = 407.37 (MB)
    completing 60% with 15 violations
    elapsed time = 00:00:01, memory = 407.37 (MB)
    completing 70% with 15 violations
    elapsed time = 00:00:01, memory = 416.91 (MB)
    completing 80% with 15 violations
    elapsed time = 00:00:03, memory = 436.24 (MB)
    completing 90% with 16 violations
    elapsed time = 00:00:03, memory = 414.70 (MB)
    completing 100% with 14 violations
    elapsed time = 00:00:03, memory = 406.45 (MB)
  number of violations = 14
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 406.45 (MB), peak = 436.45 (MB)
total wire length = 8629 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4279 um
total wire length on LAYER met2 = 4264 um
total wire length on LAYER met3 = 78 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2240
up-via summary (total 2240):

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1055
           met2      18
           met3       0
           met4       0
-----------------------
                   2240


start 3rd optimization iteration ...
    completing 10% with 14 violations
    elapsed time = 00:00:00, memory = 409.28 (MB)
    completing 20% with 14 violations
    elapsed time = 00:00:00, memory = 409.28 (MB)
    completing 30% with 14 violations
    elapsed time = 00:00:00, memory = 414.18 (MB)
    completing 40% with 14 violations
    elapsed time = 00:00:00, memory = 414.32 (MB)
    completing 50% with 12 violations
    elapsed time = 00:00:00, memory = 414.32 (MB)
    completing 60% with 12 violations
    elapsed time = 00:00:02, memory = 437.52 (MB)
    completing 70% with 5 violations
    elapsed time = 00:00:02, memory = 410.97 (MB)
    completing 80% with 5 violations
    elapsed time = 00:00:02, memory = 411.11 (MB)
    completing 90% with 5 violations
    elapsed time = 00:00:02, memory = 426.32 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:02, memory = 401.30 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 401.30 (MB), peak = 437.64 (MB)
total wire length = 8616 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4244 um
total wire length on LAYER met2 = 4270 um
total wire length on LAYER met3 = 93 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2252
up-via summary (total 2252):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1060
           met2      23
           met3       0
           met4       0
-----------------------
                   2252


start 4th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 404.64 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 404.64 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 404.64 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.32 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 410.43 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 410.43 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 410.43 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 410.43 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 412.75 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 412.91 (MB), peak = 437.64 (MB)
total wire length = 8616 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4245 um
total wire length on LAYER met2 = 4270 um
total wire length on LAYER met3 = 93 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2252
up-via summary (total 2252):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1060
           met2      23
           met3       0
           met4       0
-----------------------
                   2252


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 413.16 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.27 (MB), peak = 437.64 (MB)
total wire length = 8616 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4245 um
total wire length on LAYER met2 = 4270 um
total wire length on LAYER met3 = 93 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2252
up-via summary (total 2252):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1060
           met2      23
           met3       0
           met4       0
-----------------------
                   2252


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.27 (MB), peak = 437.64 (MB)
total wire length = 8616 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4245 um
total wire length on LAYER met2 = 4270 um
total wire length on LAYER met3 = 93 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2252
up-via summary (total 2252):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1060
           met2      23
           met3       0
           met4       0
-----------------------
                   2252


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.27 (MB), peak = 437.64 (MB)
total wire length = 8616 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4245 um
total wire length on LAYER met2 = 4270 um
total wire length on LAYER met3 = 93 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2252
up-via summary (total 2252):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1060
           met2      23
           met3       0
           met4       0
-----------------------
                   2252


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.27 (MB), peak = 437.64 (MB)
total wire length = 8616 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4245 um
total wire length on LAYER met2 = 4270 um
total wire length on LAYER met3 = 93 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2252
up-via summary (total 2252):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1060
           met2      23
           met3       0
           met4       0
-----------------------
                   2252


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.27 (MB), peak = 437.64 (MB)
total wire length = 8616 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4245 um
total wire length on LAYER met2 = 4270 um
total wire length on LAYER met3 = 93 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2252
up-via summary (total 2252):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1060
           met2      23
           met3       0
           met4       0
-----------------------
                   2252


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 413.27 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.27 (MB), peak = 437.64 (MB)
total wire length = 8616 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4245 um
total wire length on LAYER met2 = 4270 um
total wire length on LAYER met3 = 93 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2252
up-via summary (total 2252):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1060
           met2      23
           met3       0
           met4       0
-----------------------
                   2252


complete detail routing
total wire length = 8616 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4245 um
total wire length on LAYER met2 = 4270 um
total wire length on LAYER met3 = 93 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2252
up-via summary (total 2252):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1060
           met2      23
           met3       0
           met4       0
-----------------------
                   2252

cpu time = 00:00:24, elapsed time = 00:00:17, memory = 413.27 (MB), peak = 437.64 (MB)

post processing ...

Runtime taken (hrt): 20.724
