Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Apr 15 23:51:40 2025
| Host              : Desktop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    3           
TIMING-20  Warning   Non-clocked latch               36          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (868)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (868)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_rvalid_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/dc2/en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.251        0.000                      0                45410        0.002        0.000                      0                45410        1.833        0.000                       0                 20253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.251        0.000                      0                45314        0.002        0.000                      0                45314        1.833        0.000                       0                 20253  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.230        0.000                      0                   96        0.241        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[2][1][1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 1.858ns (30.308%)  route 4.272ns (69.692%))
  Logic Levels:           17  (LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 8.528 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.727ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.246     7.089    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X12Y95         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.153 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_2/O
                         net (fo=37, routed)          0.254     7.408    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_2_n_0
    SLICE_X10Y93         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.472 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[2][1]_i_2/O
                         net (fo=4, routed)           0.170     7.642    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[2][1]_i_2_n_0
    SLICE_X7Y93          LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     7.787 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[2][1][1]_i_1/O
                         net (fo=2, routed)           0.464     8.251    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[2][1][1]_i_1_n_0
    SLICE_X5Y99          FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[2][1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.695     8.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X5Y99          FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[2][1][1]/C
                         clock pessimism              0.170     8.698    
                         clock uncertainty           -0.152     8.546    
    SLICE_X5Y99          FDSE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     8.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[2][1][1]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.865ns (30.512%)  route 4.247ns (69.488%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.527 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.727ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.134     6.977    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X13Y96         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.041 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4/O
                         net (fo=35, routed)          0.538     7.578    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     7.616 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[14][2]_i_2/O
                         net (fo=3, routed)           0.133     7.749    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[14][2]_i_2_n_0
    SLICE_X3Y99          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     7.927 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[14][2][5]_i_1/O
                         net (fo=6, routed)           0.306     8.233    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[14][2][5]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.694     8.527    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X4Y102         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][2][0]/C
                         clock pessimism              0.170     8.697    
                         clock uncertainty           -0.152     8.545    
    SLICE_X4Y102         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     8.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][2][0]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.865ns (30.512%)  route 4.247ns (69.488%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.527 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.727ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.134     6.977    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X13Y96         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.041 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4/O
                         net (fo=35, routed)          0.538     7.578    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4_n_0
    SLICE_X4Y99          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     7.616 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[14][2]_i_2/O
                         net (fo=3, routed)           0.133     7.749    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[14][2]_i_2_n_0
    SLICE_X3Y99          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     7.927 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[14][2][5]_i_1/O
                         net (fo=6, routed)           0.306     8.233    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[14][2][5]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.694     8.527    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X4Y102         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][2][2]/C
                         clock pessimism              0.170     8.697    
                         clock uncertainty           -0.152     8.545    
    SLICE_X4Y102         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     8.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][2][2]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][2][1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.936ns (31.863%)  route 4.140ns (68.137%))
  Logic Levels:           17  (LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 8.525 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.727ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.134     6.977    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X13Y96         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.041 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4/O
                         net (fo=35, routed)          0.420     7.460    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     7.576 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[3][2]_i_2/O
                         net (fo=4, routed)           0.062     7.639    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[3][2]_i_2_n_0
    SLICE_X5Y96          LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     7.810 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][2][1]_i_1/O
                         net (fo=2, routed)           0.387     8.197    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][2][1]_i_1_n_0
    SLICE_X4Y100         FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.692     8.525    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X4Y100         FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][2][1]/C
                         clock pessimism              0.170     8.695    
                         clock uncertainty           -0.152     8.543    
    SLICE_X4Y100         FDSE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     8.500    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][2][1]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[8][2][0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 1.752ns (28.797%)  route 4.332ns (71.203%))
  Logic Levels:           17  (LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 8.533 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.727ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.134     6.977    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X13Y96         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.041 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4/O
                         net (fo=35, routed)          0.416     7.456    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039     7.495 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[8][2]_i_2/O
                         net (fo=4, routed)           0.251     7.747    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[8][2]_i_2_n_0
    SLICE_X4Y100         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     7.811 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[8][2][1]_i_1/O
                         net (fo=2, routed)           0.394     8.205    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[8][2][1]_i_1_n_0
    SLICE_X6Y104         FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[8][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.700     8.533    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X6Y104         FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[8][2][0]/C
                         clock pessimism              0.170     8.703    
                         clock uncertainty           -0.152     8.551    
    SLICE_X6Y104         FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     8.509    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[8][2][0]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][2][0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.936ns (31.947%)  route 4.124ns (68.053%))
  Logic Levels:           17  (LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 8.524 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.727ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.134     6.977    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X13Y96         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.041 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4/O
                         net (fo=35, routed)          0.420     7.460    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     7.576 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[3][2]_i_2/O
                         net (fo=4, routed)           0.062     7.639    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[3][2]_i_2_n_0
    SLICE_X5Y96          LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     7.810 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][2][1]_i_1/O
                         net (fo=2, routed)           0.371     8.181    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][2][1]_i_1_n_0
    SLICE_X10Y102        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.691     8.524    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X10Y102        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][2][0]/C
                         clock pessimism              0.170     8.694    
                         clock uncertainty           -0.152     8.542    
    SLICE_X10Y102        FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     8.500    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][2][0]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.891ns (31.270%)  route 4.156ns (68.730%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 8.519 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.727ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.134     6.977    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X13Y96         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.041 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4/O
                         net (fo=35, routed)          0.531     7.572    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4_n_0
    SLICE_X4Y97          LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     7.636 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2/O
                         net (fo=6, routed)           0.142     7.778    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2_n_0
    SLICE_X3Y97          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     7.956 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][2][5]_i_1/O
                         net (fo=6, routed)           0.212     8.168    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][2][5]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.686     8.519    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X3Y98          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][0]/C
                         clock pessimism              0.170     8.689    
                         clock uncertainty           -0.152     8.537    
    SLICE_X3Y98          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     8.495    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][0]
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.891ns (31.270%)  route 4.156ns (68.730%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 8.519 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.727ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.134     6.977    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X13Y96         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.041 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4/O
                         net (fo=35, routed)          0.531     7.572    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4_n_0
    SLICE_X4Y97          LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     7.636 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2/O
                         net (fo=6, routed)           0.142     7.778    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2_n_0
    SLICE_X3Y97          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     7.956 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][2][5]_i_1/O
                         net (fo=6, routed)           0.212     8.168    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][2][5]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.686     8.519    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X3Y98          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][1]/C
                         clock pessimism              0.170     8.689    
                         clock uncertainty           -0.152     8.537    
    SLICE_X3Y98          FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042     8.495    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][1]
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[8][1][1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.827ns (30.202%)  route 4.222ns (69.798%))
  Logic Levels:           17  (LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.523 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.727ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.246     7.089    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X12Y95         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.153 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_2/O
                         net (fo=37, routed)          0.349     7.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_2_n_0
    SLICE_X7Y93          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     7.540 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[8][1]_i_2/O
                         net (fo=4, routed)           0.066     7.607    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[8][1]_i_2_n_0
    SLICE_X7Y93          LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.140     7.747 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[8][1][1]_i_1/O
                         net (fo=2, routed)           0.423     8.170    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[8][1][1]_i_1_n_0
    SLICE_X6Y99          FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[8][1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.690     8.523    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X6Y99          FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[8][1][1]/C
                         clock pessimism              0.170     8.693    
                         clock uncertainty           -0.152     8.541    
    SLICE_X6Y99          FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     8.499    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[8][1][1]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[12][2][0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.727ns (28.510%)  route 4.331ns (71.490%))
  Logic Levels:           17  (LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.537 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.727ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.914     2.121    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y104        FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.219 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[3][3][0]/Q
                         net (fo=2, routed)           0.435     2.654    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[3][3][0]
    SLICE_X12Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.831 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9/O
                         net (fo=1, routed)           0.098     2.929    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     2.992 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5/O
                         net (fo=27, routed)          0.303     3.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][1]_i_5_n_0
    SLICE_X9Y101         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.393 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16/O
                         net (fo=113, routed)         0.351     3.744    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][1]_i_16_n_0
    SLICE_X11Y106        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.891 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4/O
                         net (fo=2, routed)           0.164     4.055    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[11][3][0]_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.119 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9/O
                         net (fo=1, routed)           0.101     4.220    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_9_n_0
    SLICE_X11Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.320 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4/O
                         net (fo=27, routed)          0.487     4.807    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[14][3][0]_i_4_n_0
    SLICE_X7Y102         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.920 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9/O
                         net (fo=12, routed)          0.354     5.273    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][1][0]_i_9_n_0
    SLICE_X9Y97          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.424 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57/O
                         net (fo=1, routed)           0.073     5.497    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_57_n_0
    SLICE_X9Y97          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     5.675 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52/O
                         net (fo=1, routed)           0.018     5.693    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][0][0]_i_52_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     5.773 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35/O
                         net (fo=1, routed)           0.000     5.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_35_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12/O
                         net (fo=17, routed)          0.470     6.272    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[15][0][0]_i_12_n_0
    SLICE_X12Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.311 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7/O
                         net (fo=2, routed)           0.217     6.528    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[3][0][0]_i_7_n_0
    SLICE_X13Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     6.628 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3/O
                         net (fo=1, routed)           0.066     6.694    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     6.843 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1/O
                         net (fo=35, routed)          0.134     6.977    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/candidate[0]_i_1_n_0
    SLICE_X13Y96         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     7.041 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4/O
                         net (fo=35, routed)          0.453     7.494    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][2][1]_i_4_n_0
    SLICE_X5Y98          LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039     7.533 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[12][2]_i_2/O
                         net (fo=3, routed)           0.280     7.813    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[12][2]_i_2_n_0
    SLICE_X5Y104         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     7.852 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[12][2][1]_i_1/O
                         net (fo=2, routed)           0.326     8.178    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[12][2][1]_i_1_n_0
    SLICE_X7Y106         FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[12][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.704     8.537    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X7Y106         FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[12][2][0]/C
                         clock pessimism              0.170     8.707    
                         clock uncertainty           -0.152     8.555    
    SLICE_X7Y106         FDSE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     8.512    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[12][2][0]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                  0.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.070ns (39.733%)  route 0.106ns (60.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.680ns (routing 0.727ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.803ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.680     1.847    <hidden>
    SLICE_X22Y76         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.917 r  <hidden>
                         net (fo=4, routed)           0.106     2.023    <hidden>
    SLICE_X20Y76         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.931     2.138    <hidden>
    SLICE_X20Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.170     1.968    
    SLICE_X20Y76         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.053     2.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/WEBWE[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.607%)  route 0.110ns (74.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.989ns (routing 0.405ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.452ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.989     1.100    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X20Y132        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/Q
                         net (fo=9, routed)           0.110     1.248    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4_n_0
    RAMB36_X2Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.198     1.336    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/CLKBWRCLK
                         clock pessimism             -0.110     1.226    
    RAMB36_X2Y26         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[7])
                                                     -0.003     1.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/WEBWE[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.265%)  route 0.112ns (74.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.989ns (routing 0.405ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.452ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.989     1.100    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X20Y132        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/Q
                         net (fo=9, routed)           0.112     1.250    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4_n_0
    RAMB36_X2Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.198     1.336    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/CLKBWRCLK
                         clock pessimism             -0.110     1.226    
    RAMB36_X2Y26         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[6])
                                                     -0.003     1.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.310%)  route 0.099ns (49.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.672ns (routing 0.727ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.803ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.672     1.839    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y98         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.912 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.072     1.984    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[2]
    SLICE_X27Y98         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.027     2.011 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.027     2.038    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X27Y98         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.920     2.127    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y98         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.170     1.957    
    SLICE_X27Y98         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.010    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/WEBWE[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.098%)  route 0.113ns (74.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.989ns (routing 0.405ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.452ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.989     1.100    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X20Y132        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/Q
                         net (fo=9, routed)           0.113     1.251    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4_n_0
    RAMB36_X2Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.198     1.336    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/CLKBWRCLK
                         clock pessimism             -0.110     1.226    
    RAMB36_X2Y26         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[4])
                                                     -0.003     1.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/WEBWE[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.098%)  route 0.113ns (74.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.989ns (routing 0.405ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.452ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.989     1.100    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X20Y132        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.138 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4/Q
                         net (fo=9, routed)           0.113     1.251    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__4_n_0
    RAMB36_X2Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.198     1.336    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5/CLKBWRCLK
                         clock pessimism             -0.110     1.226    
    RAMB36_X2Y26         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[5])
                                                     -0.003     1.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_5
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[418]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_5/DINBDIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.070ns (30.946%)  route 0.156ns (69.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.676ns (routing 0.727ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.803ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.676     1.843    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X21Y114        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.913 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[418]/Q
                         net (fo=4, routed)           0.156     2.069    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[418]
    RAMB36_X2Y23         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_5/DINBDIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       2.028     2.235    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y23         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_5/CLKBWRCLK
                         clock pessimism             -0.173     2.062    
    RAMB36_X2Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[26])
                                                     -0.029     2.033    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_5
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[340]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_4/DINBDIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.070ns (29.142%)  route 0.170ns (70.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.738ns (routing 0.727ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.803ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.738     1.905    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X11Y140        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[340]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.975 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[340]/Q
                         net (fo=4, routed)           0.170     2.145    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[340]
    RAMB36_X1Y28         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_4/DINBDIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       2.108     2.315    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y28         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_4/CLKBWRCLK
                         clock pessimism             -0.177     2.138    
    RAMB36_X1Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[20])
                                                     -0.029     2.109    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_4
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[469]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6/DINBDIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.070ns (28.538%)  route 0.175ns (71.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.740ns (routing 0.727ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.803ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.740     1.907    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X12Y138        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[469]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.977 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[469]/Q
                         net (fo=4, routed)           0.175     2.152    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[469]
    RAMB36_X1Y27         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6/DINBDIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       2.115     2.322    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y27         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6/CLKBWRCLK
                         clock pessimism             -0.177     2.145    
    RAMB36_X1Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[5])
                                                     -0.029     2.116    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[473]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6/DINBDIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.070ns (28.398%)  route 0.176ns (71.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.739ns (routing 0.727ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.803ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.739     1.906    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X12Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[473]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.976 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[473]/Q
                         net (fo=4, routed)           0.176     2.153    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[473]
    RAMB36_X1Y27         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       2.115     2.322    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y27         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6/CLKBWRCLK
                         clock pessimism             -0.177     2.145    
    RAMB36_X1Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[9])
                                                     -0.029     2.116    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X3Y22  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X3Y22  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X2Y22  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X2Y22  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X3Y27  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X3Y27  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X2Y27  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_3/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X19Y75  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X19Y75  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X19Y75  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X19Y75  <hidden>
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X19Y75  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X19Y75  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X19Y75  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X19Y75  <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.537 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.727ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.704     8.537    <hidden>
    SLICE_X10Y73         FDPE                                         r  <hidden>
                         clock pessimism              0.232     8.769    
                         clock uncertainty           -0.152     8.617    
    SLICE_X10Y73         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072     8.545    <hidden>
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.537 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.727ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.704     8.537    <hidden>
    SLICE_X10Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.232     8.769    
                         clock uncertainty           -0.152     8.617    
    SLICE_X10Y73         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     8.545    <hidden>
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.537 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.727ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.704     8.537    <hidden>
    SLICE_X10Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.232     8.769    
                         clock uncertainty           -0.152     8.617    
    SLICE_X10Y73         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072     8.545    <hidden>
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.537 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.727ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.704     8.537    <hidden>
    SLICE_X10Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.232     8.769    
                         clock uncertainty           -0.152     8.617    
    SLICE_X10Y73         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     8.545    <hidden>
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.541 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.727ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.708     8.541    <hidden>
    SLICE_X10Y73         FDPE                                         r  <hidden>
                         clock pessimism              0.232     8.773    
                         clock uncertainty           -0.152     8.621    
    SLICE_X10Y73         FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.072     8.549    <hidden>
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.541 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.727ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.708     8.541    <hidden>
    SLICE_X10Y73         FDPE                                         r  <hidden>
                         clock pessimism              0.232     8.773    
                         clock uncertainty           -0.152     8.621    
    SLICE_X10Y73         FDPE (Recov_GFF2_SLICEL_C_PRE)
                                                     -0.072     8.549    <hidden>
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.541 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.727ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.708     8.541    <hidden>
    SLICE_X10Y73         FDPE                                         r  <hidden>
                         clock pessimism              0.232     8.773    
                         clock uncertainty           -0.152     8.621    
    SLICE_X10Y73         FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.072     8.549    <hidden>
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.541 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.727ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.708     8.541    <hidden>
    SLICE_X10Y73         FDPE                                         r  <hidden>
                         clock pessimism              0.232     8.773    
                         clock uncertainty           -0.152     8.621    
    SLICE_X10Y73         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.072     8.549    <hidden>
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.541 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.727ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.708     8.541    <hidden>
    SLICE_X10Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.232     8.773    
                         clock uncertainty           -0.152     8.621    
    SLICE_X10Y73         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     8.549    <hidden>
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.273ns (23.541%)  route 0.887ns (76.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.541 - 6.666 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.803ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.727ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.948     2.155    <hidden>
    SLICE_X10Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.252 f  <hidden>
                         net (fo=3, routed)           0.133     2.385    <hidden>
    SLICE_X10Y75         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.561 f  <hidden>
                         net (fo=32, routed)          0.753     3.315    <hidden>
    SLICE_X10Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.708     8.541    <hidden>
    SLICE_X10Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.232     8.773    
                         clock uncertainty           -0.152     8.621    
    SLICE_X10Y73         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072     8.549    <hidden>
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  5.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.075ns (27.317%)  route 0.200ns (72.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.452ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.129     1.348    <hidden>
    SLICE_X20Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.094     1.232    <hidden>
    SLICE_X20Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.127    
    SLICE_X20Y76         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.075ns (27.317%)  route 0.200ns (72.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.452ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.129     1.348    <hidden>
    SLICE_X20Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.094     1.232    <hidden>
    SLICE_X20Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.127    
    SLICE_X20Y76         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.075ns (27.317%)  route 0.200ns (72.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.452ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.129     1.348    <hidden>
    SLICE_X20Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.094     1.232    <hidden>
    SLICE_X20Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.127    
    SLICE_X20Y76         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.075ns (27.317%)  route 0.200ns (72.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.452ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.129     1.348    <hidden>
    SLICE_X20Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.094     1.232    <hidden>
    SLICE_X20Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.127    
    SLICE_X20Y76         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.075ns (31.027%)  route 0.167ns (68.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.452ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.096     1.315    <hidden>
    SLICE_X22Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.083     1.221    <hidden>
    SLICE_X22Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.082    
    SLICE_X22Y76         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.062    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.075ns (31.027%)  route 0.167ns (68.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.452ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.096     1.315    <hidden>
    SLICE_X22Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.083     1.221    <hidden>
    SLICE_X22Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.082    
    SLICE_X22Y76         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.062    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.075ns (31.027%)  route 0.167ns (68.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.452ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.096     1.315    <hidden>
    SLICE_X22Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.083     1.221    <hidden>
    SLICE_X22Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.082    
    SLICE_X22Y76         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.062    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.075ns (31.027%)  route 0.167ns (68.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.452ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.096     1.315    <hidden>
    SLICE_X22Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.083     1.221    <hidden>
    SLICE_X22Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.082    
    SLICE_X22Y76         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.062    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.075ns (25.446%)  route 0.220ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.452ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.149     1.368    <hidden>
    SLICE_X21Y77         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.093     1.231    <hidden>
    SLICE_X21Y77         FDPE                                         r  <hidden>
                         clock pessimism             -0.105     1.126    
    SLICE_X21Y77         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.106    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.075ns (25.446%)  route 0.220ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.452ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.113 f  <hidden>
                         net (fo=3, routed)           0.070     1.183    <hidden>
    SLICE_X22Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.218 f  <hidden>
                         net (fo=32, routed)          0.149     1.368    <hidden>
    SLICE_X21Y77         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.093     1.231    <hidden>
    SLICE_X21Y77         FDPE                                         r  <hidden>
                         clock pessimism             -0.105     1.126    
    SLICE_X21Y77         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.106    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.262    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.100ns (4.836%)  route 1.968ns (95.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.684ns (routing 0.727ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.543     1.543    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X25Y95         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.643 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.425     2.068    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.684     1.851    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.035ns (3.876%)  route 0.868ns (96.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.089ns (routing 0.452ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.698     0.698    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X25Y95         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     0.733 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.170     0.903    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.089     1.227    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.191ns  (logic 0.097ns (8.142%)  route 1.094ns (91.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.803ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.727ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.909     2.116    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.213 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.094     3.307    <hidden>
    SLICE_X10Y75         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.703     1.870    <hidden>
    SLICE_X10Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.191ns  (logic 0.097ns (8.142%)  route 1.094ns (91.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.803ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.727ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.909     2.116    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.213 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.094     3.307    <hidden>
    SLICE_X10Y75         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.703     1.870    <hidden>
    SLICE_X10Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.184ns  (logic 0.097ns (8.190%)  route 1.087ns (91.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.803ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.727ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.909     2.116    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.213 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.087     3.300    <hidden>
    SLICE_X13Y75         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.689     1.856    <hidden>
    SLICE_X13Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.184ns  (logic 0.097ns (8.190%)  route 1.087ns (91.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.803ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.727ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.909     2.116    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.213 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.087     3.300    <hidden>
    SLICE_X13Y75         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.689     1.856    <hidden>
    SLICE_X13Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.097ns (10.330%)  route 0.842ns (89.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.803ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.727ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.909     2.116    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.213 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.842     3.055    <hidden>
    SLICE_X23Y76         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.684     1.851    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.097ns (10.330%)  route 0.842ns (89.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.803ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.727ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.909     2.116    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.213 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.842     3.055    <hidden>
    SLICE_X23Y76         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.684     1.851    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.039ns (9.537%)  route 0.370ns (90.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.405ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.452ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.958     1.069    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.108 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.370     1.478    <hidden>
    SLICE_X23Y76         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.087     1.225    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.039ns (9.537%)  route 0.370ns (90.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.405ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.452ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.958     1.069    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.108 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.370     1.478    <hidden>
    SLICE_X23Y76         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.087     1.225    <hidden>
    SLICE_X23Y76         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.039ns (6.681%)  route 0.545ns (93.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.405ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.452ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.958     1.069    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.108 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.545     1.652    <hidden>
    SLICE_X13Y75         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.090     1.228    <hidden>
    SLICE_X13Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.039ns (6.681%)  route 0.545ns (93.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.405ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.452ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.958     1.069    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.108 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.545     1.652    <hidden>
    SLICE_X13Y75         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.090     1.228    <hidden>
    SLICE_X13Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.039ns (6.635%)  route 0.549ns (93.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.405ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.452ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.958     1.069    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.108 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.549     1.656    <hidden>
    SLICE_X10Y75         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.103     1.241    <hidden>
    SLICE_X10Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.039ns (6.635%)  route 0.549ns (93.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.405ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.452ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.958     1.069    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.108 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.549     1.656    <hidden>
    SLICE_X10Y75         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.103     1.241    <hidden>
    SLICE_X10Y75         FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.317ns  (logic 0.127ns (3.829%)  route 3.190ns (96.171%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.803ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.926     2.133    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X10Y91         FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.232 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.704     3.936    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.964 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=1218, routed)        1.486     5.450    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reset
    SLICE_X6Y106         LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.317ns  (logic 0.127ns (3.829%)  route 3.190ns (96.171%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.803ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.926     2.133    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X10Y91         FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.232 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.704     3.936    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.964 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=1218, routed)        1.486     5.450    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reset
    SLICE_X6Y106         LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.287ns  (logic 0.127ns (3.864%)  route 3.160ns (96.136%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.803ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.926     2.133    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X10Y91         FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.232 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.704     3.936    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.964 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=1218, routed)        1.456     5.420    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reset
    SLICE_X6Y109         LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.287ns  (logic 0.127ns (3.864%)  route 3.160ns (96.136%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.803ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.926     2.133    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X10Y91         FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.232 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.704     3.936    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.964 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=1218, routed)        1.456     5.420    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reset
    SLICE_X6Y109         LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.904ns  (logic 0.278ns (9.574%)  route 2.626ns (90.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.803ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.965     2.172    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X31Y78         FDRE                                         r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.268 r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/Q
                         net (fo=41, routed)          1.920     4.188    design_1_i/SAXI_ip_0/inst/c0/c0/Q[0]
    SLICE_X1Y104         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.370 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.706     5.076    design_1_i/SAXI_ip_0/inst/c0_n_19
    SLICE_X1Y70          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.787ns  (logic 0.244ns (8.754%)  route 2.543ns (91.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.803ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.965     2.172    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X31Y78         FDRE                                         r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.268 r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/Q
                         net (fo=41, routed)          1.710     3.978    design_1_i/SAXI_ip_0/inst/c0/c0/Q[0]
    SLICE_X1Y102         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.126 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.833     4.959    design_1_i/SAXI_ip_0/inst/c0_n_13
    SLICE_X3Y74          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.742ns  (logic 0.213ns (7.768%)  route 2.529ns (92.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.803ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.965     2.172    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X31Y78         FDRE                                         r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.268 r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/Q
                         net (fo=41, routed)          1.897     4.165    design_1_i/SAXI_ip_0/inst/c0/c0/Q[0]
    SLICE_X1Y96          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.282 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.632     4.914    design_1_i/SAXI_ip_0/inst/c0_n_1
    SLICE_X2Y74          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.702ns  (logic 0.270ns (9.992%)  route 2.432ns (90.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.803ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.965     2.172    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X31Y78         FDRE                                         r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.268 r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/Q
                         net (fo=41, routed)          1.802     4.070    design_1_i/SAXI_ip_0/inst/c0/c0/Q[0]
    SLICE_X1Y98          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.244 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.630     4.874    design_1_i/SAXI_ip_0/inst/c0_n_2
    SLICE_X4Y74          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.685ns  (logic 0.135ns (5.029%)  route 2.550ns (94.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.803ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.976     2.183    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X33Y79         FDRE                                         r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.279 r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[3]/Q
                         net (fo=39, routed)          1.793     4.072    design_1_i/SAXI_ip_0/inst/c0/c0/Q[1]
    SLICE_X2Y104         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     4.111 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.757     4.868    design_1_i/SAXI_ip_0/inst/c0_n_17
    SLICE_X2Y80          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.692ns  (logic 0.278ns (10.327%)  route 2.414ns (89.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.803ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.965     2.172    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X31Y78         FDRE                                         r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.268 r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/Q
                         net (fo=41, routed)          1.806     4.074    design_1_i/SAXI_ip_0/inst/c0/c0/Q[0]
    SLICE_X1Y102         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.256 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.608     4.864    design_1_i/SAXI_ip_0/inst/c0_n_6
    SLICE_X1Y77          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/rnextc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.054ns (21.202%)  route 0.201ns (78.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.967ns (routing 0.405ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.967     1.078    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X0Y85          FDRE                                         r  design_1_i/MAXI_ip_0/inst/rnextc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.117 r  design_1_i/MAXI_ip_0/inst/rnextc_reg[0]/Q
                         net (fo=3, routed)           0.049     1.165    design_1_i/SAXI_ip_0/inst/maxi_debug[24]
    SLICE_X0Y84          LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.180 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.152     1.332    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]_i_1_n_0
    SLICE_X1Y75          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.089ns (33.712%)  route 0.175ns (66.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.405ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.962     1.073    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X0Y86          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.112 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[22]/Q
                         net (fo=1, routed)           0.051     1.163    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[22]
    SLICE_X0Y86          LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.213 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.124     1.337    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]_i_1_n_0
    SLICE_X0Y79          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/rnextc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.061ns (23.673%)  route 0.197ns (76.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.405ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.970     1.081    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X0Y85          FDRE                                         r  design_1_i/MAXI_ip_0/inst/rnextc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.120 r  design_1_i/MAXI_ip_0/inst/rnextc_reg[6]/Q
                         net (fo=2, routed)           0.052     1.171    design_1_i/SAXI_ip_0/inst/maxi_debug[30]
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.193 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.145     1.338    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]_i_1_n_0
    SLICE_X2Y79          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.039ns (15.067%)  route 0.220ns (84.933%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.972ns (routing 0.405ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.972     1.083    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X10Y102        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.122 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[13]/Q
                         net (fo=79, routed)          0.220     1.342    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[8]
    SLICE_X6Y109         LDCE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.097ns (35.793%)  route 0.174ns (64.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.966ns (routing 0.405ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.966     1.077    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X1Y85          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.115 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[25]/Q
                         net (fo=1, routed)           0.033     1.148    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[25]
    SLICE_X1Y85          LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.059     1.207 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.141     1.348    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]_i_1_n_0
    SLICE_X0Y78          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.061ns (22.344%)  route 0.212ns (77.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.405ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.968     1.079    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X0Y87          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.118 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[23]/Q
                         net (fo=1, routed)           0.023     1.141    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[23]
    SLICE_X0Y87          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.163 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.189     1.352    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[23]_i_1_n_0
    SLICE_X0Y78          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.075ns (26.316%)  route 0.210ns (73.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.966ns (routing 0.405ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.966     1.077    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X1Y85          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.116 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[21]/Q
                         net (fo=1, routed)           0.027     1.143    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[21]
    SLICE_X1Y85          LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.036     1.179 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.183     1.362    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]_i_1_n_0
    SLICE_X1Y75          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.038ns (13.635%)  route 0.241ns (86.365%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.973ns (routing 0.405ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.973     1.084    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X9Y105         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.122 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/Q
                         net (fo=106, routed)         0.241     1.363    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[6]
    SLICE_X6Y109         LDCE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.053ns (18.276%)  route 0.237ns (81.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.405ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.963     1.074    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X0Y84          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.113 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[29]/Q
                         net (fo=1, routed)           0.025     1.138    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[29]
    SLICE_X0Y84          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.152 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.212     1.364    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]_i_1_n_0
    SLICE_X0Y72          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.099ns (33.673%)  route 0.195ns (66.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.405ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       0.963     1.074    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X0Y84          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.113 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[27]/Q
                         net (fo=1, routed)           0.036     1.149    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[27]
    SLICE_X0Y84          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060     1.209 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.159     1.368    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]_i_1_n_0
    SLICE_X0Y73          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           896 Endpoints
Min Delay           896 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][511]_6/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.514ns  (logic 0.298ns (8.480%)  route 3.216ns (91.520%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.774ns (routing 0.727ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
    SLICE_X6Y106         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/Q
                         net (fo=1, routed)           0.351     0.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real[3]
    SLICE_X6Y106         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     0.649 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0_i_1/O
                         net (fo=32, routed)          2.865     3.514    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/subset[8]
    RAMB36_X1Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][511]_6/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.774     1.941    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y26         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][511]_6/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_6/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.447ns  (logic 0.298ns (8.645%)  route 3.149ns (91.355%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.772ns (routing 0.727ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
    SLICE_X6Y106         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/Q
                         net (fo=1, routed)           0.351     0.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real[3]
    SLICE_X6Y106         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     0.649 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0_i_1/O
                         net (fo=32, routed)          2.798     3.447    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/subset[8]
    RAMB36_X1Y25         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_6/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.772     1.939    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y25         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_6/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.175ns  (logic 0.298ns (9.387%)  route 2.877ns (90.613%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.770ns (routing 0.727ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
    SLICE_X6Y106         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/Q
                         net (fo=1, routed)           0.351     0.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real[3]
    SLICE_X6Y106         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     0.649 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0_i_1/O
                         net (fo=32, routed)          2.526     3.175    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/subset[8]
    RAMB36_X1Y27         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.770     1.937    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y27         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_6/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][511]_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.105ns  (logic 0.298ns (9.597%)  route 2.807ns (90.403%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.817ns (routing 0.727ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
    SLICE_X6Y106         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/Q
                         net (fo=1, routed)           0.351     0.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real[3]
    SLICE_X6Y106         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     0.649 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0_i_1/O
                         net (fo=32, routed)          2.456     3.105    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/subset[8]
    RAMB36_X3Y28         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][511]_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.817     1.984    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X3Y28         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][511]_2/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.879ns  (logic 0.298ns (10.350%)  route 2.581ns (89.650%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 0.727ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
    SLICE_X6Y106         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/Q
                         net (fo=1, routed)           0.351     0.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real[3]
    SLICE_X6Y106         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     0.649 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0_i_1/O
                         net (fo=32, routed)          2.230     2.879    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/subset[8]
    RAMB36_X4Y27         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.844     2.011    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X4Y27         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][511]_2/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.857ns  (logic 0.298ns (10.430%)  route 2.559ns (89.570%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.838ns (routing 0.727ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
    SLICE_X6Y106         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/Q
                         net (fo=1, routed)           0.351     0.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real[3]
    SLICE_X6Y106         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     0.649 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0_i_1/O
                         net (fo=32, routed)          2.208     2.857    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/subset[8]
    RAMB36_X4Y28         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.838     2.005    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X4Y28         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_2/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[30]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 0.388ns (13.805%)  route 2.423ns (86.195%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.713ns (routing 0.727ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/G
    SLICE_X2Y79          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/Q
                         net (fo=8, routed)           0.499     0.648    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[30]
    SLICE_X6Y71          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.824 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[30]_INST_0/O
                         net (fo=1, routed)           0.228     1.052    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[30]
    SLICE_X6Y71          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.115 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[30]_INST_0/O
                         net (fo=5, routed)           1.696     2.811    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rdata[30]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.713     1.880    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.787ns  (logic 0.305ns (10.942%)  route 2.482ns (89.058%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.684ns (routing 0.727ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
    SLICE_X1Y74          LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/Q
                         net (fo=8, routed)           0.221     0.372    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[4]
    SLICE_X1Y74          LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.116     0.488 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[36]_INST_0/O
                         net (fo=1, routed)           0.108     0.596    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[36]
    SLICE_X1Y74          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     0.634 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[36]_INST_0/O
                         net (fo=5, routed)           2.154     2.787    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[36]
    SLICE_X28Y117        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.684     1.851    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X28Y117        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][36]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.773ns  (logic 0.298ns (10.748%)  route 2.475ns (89.252%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.780ns (routing 0.727ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/G
    SLICE_X6Y106         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/Q
                         net (fo=1, routed)           0.351     0.502    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real[3]
    SLICE_X6Y106         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     0.649 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0_i_1/O
                         net (fo=32, routed)          2.124     2.773    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/subset[8]
    RAMB36_X3Y23         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.780     1.947    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X3Y23         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[2][76]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.693ns  (logic 0.360ns (13.367%)  route 2.333ns (86.633%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.703ns (routing 0.727ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[12]/G
    SLICE_X3Y81          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[12]/Q
                         net (fo=8, routed)           0.430     0.579    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[12]
    SLICE_X0Y80          LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     0.727 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[76]_INST_0/O
                         net (fo=1, routed)           0.227     0.954    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[76]
    SLICE_X0Y80          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.017 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[76]_INST_0/O
                         net (fo=5, routed)           1.676     2.693    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[76]
    SLICE_X15Y149        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[2][76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.703     1.870    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X15Y149        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[2][76]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.251%)  route 0.061ns (50.749%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.107ns (routing 0.452ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/G
    SLICE_X2Y74          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/Q
                         net (fo=8, routed)           0.061     0.120    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[19]
    SLICE_X2Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.107     1.245    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.722%)  route 0.062ns (50.278%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.102ns (routing 0.452ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/G
    SLICE_X3Y74          LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/Q
                         net (fo=8, routed)           0.062     0.123    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[7]
    SLICE_X3Y72          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.102     1.240    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X3Y72          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[103]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.060ns (47.093%)  route 0.067ns (52.907%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.452ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[2]/G
    SLICE_X6Y79          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[2]/Q
                         net (fo=8, routed)           0.067     0.127    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[2]
    SLICE_X5Y79          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.101     1.239    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X5Y79          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[34]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.168%)  route 0.069ns (53.832%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.111ns (routing 0.452ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/G
    SLICE_X2Y74          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/Q
                         net (fo=8, routed)           0.069     0.128    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[19]
    SLICE_X2Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.111     1.249    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.732%)  route 0.070ns (54.268%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.095ns (routing 0.452ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[8]/G
    SLICE_X3Y79          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[8]/Q
                         net (fo=8, routed)           0.070     0.129    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[8]
    SLICE_X3Y79          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.095     1.233    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[40]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.061ns (47.093%)  route 0.069ns (52.907%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.102ns (routing 0.452ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/G
    SLICE_X1Y75          LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/Q
                         net (fo=8, routed)           0.069     0.130    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[24]
    SLICE_X2Y75          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.102     1.240    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y75          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.794%)  route 0.073ns (55.206%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.095ns (routing 0.452ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/G
    SLICE_X4Y74          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/Q
                         net (fo=8, routed)           0.073     0.132    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[18]
    SLICE_X4Y74          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.095     1.233    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X4Y74          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.217%)  route 0.071ns (53.783%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.099ns (routing 0.452ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/G
    SLICE_X0Y72          LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/Q
                         net (fo=8, routed)           0.071     0.132    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[29]
    SLICE_X0Y70          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.099     1.237    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y70          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[93]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.667%)  route 0.073ns (55.333%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.110ns (routing 0.452ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/G
    SLICE_X1Y74          LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/Q
                         net (fo=8, routed)           0.073     0.132    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[15]
    SLICE_X1Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.110     1.248    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X1Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[79]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.136%)  route 0.071ns (53.864%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.098ns (routing 0.452ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
    SLICE_X1Y74          LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/Q
                         net (fo=8, routed)           0.071     0.132    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[4]
    SLICE_X0Y74          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20253, routed)       1.098     1.236    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y74          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[68]/C





