INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/RISC_V_pipeline.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
