
        "synthesize":[
            "Option",
            "Timing"
        ]
    },
    "synplify_pro":{
        "synthesize":[
            "Device",
            "Timing Report",
            "Options",
            "Constraints",
            "Implementation Results",
            "Verilog",
            "VHDL",
            "GCC"
        ]
    }
}