#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 21:31:30 2019
# Process ID: 7932
# Current directory: E:/Desktop/night0717/spartan_cam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9412 E:\Desktop\night0717\spartan_cam\spartan_cam.xpr
# Log file: E:/Desktop/night0717/spartan_cam/vivado.log
# Journal file: E:/Desktop/night0717/spartan_cam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/night0717/spartan_cam/spartan_cam.xpr
INFO: [Project 1-313] Project file moved from 'E:/Desktop/spartan_cam' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'E:/../color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog', nor could it be found using path 'E:/../../color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 887.418 ; gain = 165.934
update_compile_order -fileset sources_1
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- trenz.biz:user:csi2_d_phy_rx:1.0 - csi2_d_phy_rx_0
Adding cell -- trenz.biz:user:csi_to_axis:1.0 - csi_to_axis_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_200M
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:bayer2rgb:1.0 - bayer2rgb_0
Adding cell -- xilinx.com:module_ref:colorDetect:1.0 - colorDetect_0
Adding cell -- xilinx.com:module_ref:rgb2hsv_top:1.0 - rgb2hsv_top_0
Adding cell -- xilinx.com:module_ref:csi2dvp:1.0 - csi2dvp_0
Adding cell -- xilinx.com:module_ref:dilate:1.0 - dilate_0
Adding cell -- xilinx.com:module_ref:erode:1.0 - erode_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rst_clk_wiz_0_200M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /rgb2hsv_top_0/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /colorDetect_0/PClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /dilate_0/PCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /erode_0/PCLK(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <system> from BD file <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 939.199 ; gain = 26.984
set_property  ip_repo_paths  {e:/Desktop/night0717/spartan_cam/ip e:color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog E:/Desktop/night0717/QRscan/solution1/impl/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/QRscan/solution1/impl/ip'.
update_ip_catalog
update_ip_catalog
delete_bd_objs [get_bd_nets dilate_0_pix_o] [get_bd_nets btn_ColorExtract_0_1] [get_bd_nets sw_ColorClear_0_1] [get_bd_nets rgb2hsv_top_0_HSV24] [get_bd_nets colorDetect_0_RGB24_dis] [get_bd_nets colorDetect_0_Binary_PreProcess] [get_bd_cells colorDetect_0]
delete_bd_objs [get_bd_nets bayer2rgb_0_data_out] [get_bd_cells rgb2hsv_top_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets erode_0_pix_o] [get_bd_cells dilate_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets csi2dvp_0_vid_hsync] [get_bd_nets csi2dvp_0_vid_active_video] [get_bd_nets bayer2rgb_0_hsync_out] [get_bd_nets bayer2rgb_0_vsync_out] [get_bd_nets csi2dvp_0_vid_data] [get_bd_nets csi2dvp_0_vid_vsync] [get_bd_nets bayer2rgb_0_de_out] [get_bd_cells bayer2rgb_0]
delete_bd_objs [get_bd_nets csi2dvp_0_hdata] [get_bd_nets csi2dvp_0_vdata] [get_bd_cells erode_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_ports btn_ColorExtract_0]
delete_bd_objs [get_bd_ports sw_ColorClear_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1197.668 ; gain = 188.469
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:QR_scan:1.0 QR_scan_0
endgroup
set_property location {3 761 -29} [get_bd_cells QR_scan_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {160000} CONFIG.Read_Width_A {1} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins QR_scan_0/imagein_V_q0] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins QR_scan_0/imagein_V_address0] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins QR_scan_0/imagein_V_ce0] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {1 361 62} [get_bd_cells blk_mem_gen_1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {1 361 62} [get_bd_cells blk_mem_gen_1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
save_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.773 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {2 349 6} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins QR_scan_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /QR_scan_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
startgroup
create_bd_port -dir I -type rst ap_rst
set_property CONFIG.POLARITY [get_property CONFIG.POLARITY [get_bd_pins QR_scan_0/ap_rst]] [get_bd_ports ap_rst]
connect_bd_net [get_bd_pins /QR_scan_0/ap_rst] [get_bd_ports ap_rst]
endgroup
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports ap_rst]
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports ap_rst]
set_property  ip_repo_paths  {e:/Desktop/night0717/spartan_cam/ip e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog e:/Desktop/night0717/QRscan/solution1/impl/ip E:/Desktop/night0717/led} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/QRscan/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/led'.
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led:1.0 led_0
endgroup
set_property location {3 520 192} [get_bd_cells led_0]
connect_bd_net [get_bd_pins QR_scan_0/ap_clk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins led_0/clk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins clk_wiz_1/clk_out1]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins clk_wiz_1/clk_out1]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
startgroup
create_bd_port -dir O -from 0 -to 0 -type data led
connect_bd_net [get_bd_pins /QR_scan_0/ap_return] [get_bd_ports led]
endgroup
startgroup
connect_bd_net [get_bd_pins led_0/bit] [get_bd_pins QR_scan_0/ap_return]
endgroup
startgroup
create_bd_port -dir I d
connect_bd_net [get_bd_pins /led_0/d] [get_bd_ports d]
endgroup
startgroup
create_bd_port -dir O q
connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /led_0/clk] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /led_0/clk] [get_bd_ports clk]'
INFO: [Common 17-17] undo 'create_bd_port -dir I -type clk clk'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]'
INFO: [Common 17-17] undo 'create_bd_port -dir O q'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_nets d_1] [get_bd_cells led_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led:1.0 led_0
endgroup
set_property location {3 659 197} [get_bd_cells led_0]
connect_bd_net [get_bd_ports d] [get_bd_pins led_0/d]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /led_0/clk] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_pins led_0/bit] [get_bd_pins QR_scan_0/ap_return]
startgroup
create_bd_port -dir O q
connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports led]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports UART_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports UART_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports led]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]'
INFO: [Common 17-17] undo 'create_bd_port -dir O q'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins led_0/bit] [get_bd_pins QR_scan_0/ap_return]'
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports led]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_cells axi_gpio_0]
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
connect_bd_net [get_bd_pins led_0/bit] [get_bd_pins QR_scan_0/ap_return]
startgroup
create_bd_port -dir O q
connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]
endgroup
regenerate_bd_layout
set_property  ip_repo_paths  {e:/Desktop/night0717/spartan_cam/ip e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog e:/Desktop/night0717/QRscan/solution1/impl/ip e:/Desktop/night0717/led E:/Desktop/night0717/Write_ram/Write_ram.srcs/sources_1/new} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/QRscan/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/led'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/Write_ram/Write_ram.srcs/sources_1/new'.
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:write:1.0 write_0
endgroup
set_property location {5.5 1886 783} [get_bd_cells write_0]
connect_bd_net [get_bd_pins write_0/pclk] [get_bd_pins clk_wiz_1/clk_out1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /write_0/pclk(undef)
connect_bd_net [get_bd_pins write_0/hs] [get_bd_pins csi2dvp_0/vid_hsync]
connect_bd_net [get_bd_pins write_0/vs] [get_bd_pins csi2dvp_0/vid_vsync]
connect_bd_net [get_bd_pins csi2dvp_0/vid_active_video] [get_bd_pins write_0/de]
connect_bd_net [get_bd_pins csi2dvp_0/vid_data] [get_bd_pins write_0/v_data]
connect_bd_net [get_bd_pins csi2dvp_0/hdata] [get_bd_pins write_0/hdata]
connect_bd_net [get_bd_pins csi2dvp_0/vdata] [get_bd_pins write_0/vdata]
set_property location {6.5 2110 952} [get_bd_cells rgb2dvi_0]
connect_bd_net [get_bd_pins write_0/binary] [get_bd_pins rgb2dvi_0/vid_pData]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins write_0/hsout] [get_bd_pins rgb2dvi_0/vid_pHSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins write_0/vsout] [get_bd_pins rgb2dvi_0/vid_pVSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins write_0/deout] [get_bd_pins rgb2dvi_0/vid_pVDE]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins write_0/addra] [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins write_0/douta] [get_bd_pins blk_mem_gen_0/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins write_0/ena] [get_bd_pins blk_mem_gen_0/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins write_0/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
WARNING: [BD 41-1684] Pin /blk_mem_gen_0/ena is now disabled. All connections to this pin have been removed. 
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1348] Reset pin /QR_scan_0/ap_rst (associated clock /QR_scan_0/ap_clk) is connected to asynchronous reset source /ap_rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out1.
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1348] Reset pin /QR_scan_0/ap_rst (associated clock /QR_scan_0/ap_clk) is connected to asynchronous reset source /ap_rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out1.
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/QRscan/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/led'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/Write_ram/Write_ram.srcs/sources_1/new'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/QRscan/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/led'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/Write_ram/Write_ram.srcs/sources_1/new'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/QRscan/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/led'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/Write_ram/Write_ram.srcs/sources_1/new'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/QRscan/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/led'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/Write_ram/Write_ram.srcs/sources_1/new'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/QRscan/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/led'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/Write_ram/Write_ram.srcs/sources_1/new'.
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports UART_0]
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1348] Reset pin /QR_scan_0/ap_rst (associated clock /QR_scan_0/ap_clk) is connected to asynchronous reset source /ap_rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out1.
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports ap_rst]
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -fileset [get_filesets sources_1] -inst_template
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1348] Reset pin /QR_scan_0/ap_rst (associated clock /QR_scan_0/ap_clk) is connected to asynchronous reset source /ap_rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out1.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /QR_scan_0/ap_rst(ACTIVE_HIGH) and /ap_rst(ACTIVE_LOW)
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1348] Reset pin /QR_scan_0/ap_rst (associated clock /QR_scan_0/ap_clk) is connected to asynchronous reset source /ap_rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out1.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /QR_scan_0/ap_rst(ACTIVE_HIGH) and /ap_rst(ACTIVE_LOW)
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports ap_rst]'
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports ap_rst]
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells microblaze_0_axi_periph]
endgroup
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1348] Reset pin /QR_scan_0/ap_rst (associated clock /QR_scan_0/ap_clk) is connected to asynchronous reset source /ap_rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out1.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /QR_scan_0/ap_rst(ACTIVE_HIGH) and /ap_rst(ACTIVE_LOW)
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports ap_rst]
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1348] Reset pin /QR_scan_0/ap_rst (associated clock /QR_scan_0/ap_clk) is connected to asynchronous reset source /ap_rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out1.
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hdl/system_wrapper.v
validate_bd_design -force
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1348] Reset pin /QR_scan_0/ap_rst (associated clock /QR_scan_0/ap_clk) is connected to asynchronous reset source /ap_rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out1.
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1348] Reset pin /QR_scan_0/ap_rst (associated clock /QR_scan_0/ap_clk) is connected to asynchronous reset source /ap_rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out1.
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
delete_bd_objs [get_bd_nets ap_rst_1] [get_bd_ports ap_rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
set_property location {4 934 443} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins QR_scan_0/ap_rst]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hdl/system_wrapper.v
reset_run synth_1
reset_run system_dlmb_bram_if_cntlr_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block csi2_d_phy_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block csi_to_axis_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block csi2dvp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block QR_scan_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
Exporting to file E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_iic_0_0, cache-ID = 41370d84dbcc2e85; cache size = 11.751 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xlconstant_1_0, cache-ID = d0145ccbfb55b8e2; cache size = 11.751 MB.
[Wed Jul 17 23:05:47 2019] Launched system_dlmb_bram_if_cntlr_0_synth_1, system_xlconstant_2_0_synth_1, system_blk_mem_gen_0_0_synth_1, system_QR_scan_0_0_synth_1, system_led_0_1_synth_1, system_write_0_0_synth_1, synth_1...
Run output will be captured here:
system_dlmb_bram_if_cntlr_0_synth_1: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_dlmb_bram_if_cntlr_0_synth_1/runme.log
system_xlconstant_2_0_synth_1: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_xlconstant_2_0_synth_1/runme.log
system_blk_mem_gen_0_0_synth_1: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_blk_mem_gen_0_0_synth_1/runme.log
system_QR_scan_0_0_synth_1: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_QR_scan_0_0_synth_1/runme.log
system_led_0_1_synth_1: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_led_0_1_synth_1/runme.log
system_write_0_0_synth_1: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_write_0_0_synth_1/runme.log
synth_1: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/synth_1/runme.log
[Wed Jul 17 23:05:48 2019] Launched impl_1...
Run output will be captured here: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1609.012 ; gain = 56.059
regenerate_bd_layout
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
set_property name clk [get_bd_nets clk_1]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hdl/system_wrapper.v
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block csi2_d_phy_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block csi_to_axis_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block csi2dvp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block QR_scan_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
Exporting to file E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.hwdef
[Wed Jul 17 23:20:30 2019] Launched synth_1...
Run output will be captured here: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/synth_1/runme.log
[Wed Jul 17 23:20:31 2019] Launched impl_1...
Run output will be captured here: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1697.082 ; gain = 45.512
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 23:28:10 2019...
