#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  4 07:33:03 2025
# Process ID: 77436
# Current directory: /home/haoyu/workspace/riscv/riscvBoy/fpga
# Command line: vivado
# Log file: /home/haoyu/workspace/riscv/riscvBoy/fpga/vivado.log
# Journal file: /home/haoyu/workspace/riscv/riscvBoy/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
create_project example /home/haoyu/workspace/riscv/riscvBoy/fpga/example -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6142.582 ; gain = 9.906 ; free physical = 203 ; free virtual = 2995
add_files -norecurse /home/haoyu/workspace/riscv/riscvBoy/code/rtl/cbb/SDP_RAM.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 07:59:00 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:09:13 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
