Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 11 14:53:58 2025
| Host         : DESKTOP-5PFD2IV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file micro_control_sets_placed.rpt
| Design       : micro
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           17 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              37 |           15 |
| Yes          | No                    | No                     |              25 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------+------------------------+------------------+----------------+--------------+
|       Clock Signal      |            Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------------------+------------------------+------------------+----------------+--------------+
|  clk_led_OBUF_BUFG      |                                     | reset_sync_i_1_n_0     |                1 |              1 |         1.00 |
|  clk_led_OBUF_BUFG      | reset_sync                          | pc_inst/reset_sync_reg |                1 |              1 |         1.00 |
|  clk_led_OBUF_BUFG      | reset_sync                          |                        |                1 |              4 |         4.00 |
|  clk_led_OBUF_BUFG      |                                     | stall_pipeline_reg_n_0 |                3 |              5 |         1.67 |
|  clk_led_OBUF_BUFG      | rom_fetched[27]_i_1_n_0             |                        |                2 |              5 |         2.50 |
|  clk_led_OBUF_BUFG      |                                     | ex_in_b[7]_i_1_n_0     |                4 |              6 |         1.50 |
|  clk_led_OBUF_BUFG      | pc_inst/internal_counter[7]_i_1_n_0 | registers_inst/SR[0]   |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[0][7]_i_2_n_0   | registers_inst/SR[0]   |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[1]_2            | registers_inst/SR[0]   |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | leds[7]_i_1_n_0                     | registers_inst/SR[0]   |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | stall_pipeline_reg_n_0              |                        |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | reg_w_c[7]_i_1_n_0                  |                        |                4 |              8 |         2.00 |
|  clk_external_IBUF_BUFG |                                     |                        |                7 |             23 |         3.29 |
|  clk_external_IBUF_BUFG |                                     | clk_div_inst/p_0_in    |                8 |             26 |         3.25 |
|  clk_led_OBUF_BUFG      |                                     |                        |               10 |             32 |         3.20 |
+-------------------------+-------------------------------------+------------------------+------------------+----------------+--------------+


