{
	"route__net": 356,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 29,
	"route__wirelength__iter:1": 4709,
	"route__drc_errors__iter:2": 23,
	"route__wirelength__iter:2": 4711,
	"route__drc_errors__iter:3": 19,
	"route__wirelength__iter:3": 4704,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 4704,
	"route__drc_errors": 0,
	"route__wirelength": 4704,
	"route__vias": 1986,
	"route__vias__singlecut": 1986,
	"route__vias__multicut": 0,
	"design__io": 37,
	"design__die__area": 7784.06,
	"design__core__area": 5074.87,
	"design__instance__count": 395,
	"design__instance__area": 2818.95,
	"design__instance__count__stdcell": 395,
	"design__instance__area__stdcell": 2818.95,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.555473,
	"design__instance__utilization__stdcell": 0.555473,
	"design__instance__count__class:fill_cell": 52,
	"design__instance__count__class:tap_cell": 70,
	"design__instance__count__class:clock_buffer": 6,
	"design__instance__count__class:timing_repair_buffer": 48,
	"design__instance__count__class:inverter": 63,
	"design__instance__count__class:clock_inverter": 2,
	"design__instance__count__class:sequential_cell": 33,
	"design__instance__count__class:multi_input_combinational_cell": 173,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}