
ECSE_444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f2c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  0800a0ec  0800a0ec  0000b0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a52c  0800a52c  0000c080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a52c  0800a52c  0000b52c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a534  0800a534  0000c080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a534  0800a534  0000b534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a538  0800a538  0000b538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800a53c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d98  20000080  0800a5bc  0000c080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e18  0800a5bc  0000ce18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fc47  00000000  00000000  0000c0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b7a  00000000  00000000  0002bcf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b48  00000000  00000000  0002f878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001569  00000000  00000000  000313c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000066e5  00000000  00000000  00032929  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000205e5  00000000  00000000  0003900e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00118496  00000000  00000000  000595f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00171a89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008024  00000000  00000000  00171acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00179af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000080 	.word	0x20000080
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a0d4 	.word	0x0800a0d4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000084 	.word	0x20000084
 80001fc:	0800a0d4 	.word	0x0800a0d4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(const char *ptr, uint8_t *cnt)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0;
 80005e6:	2300      	movs	r3, #0
 80005e8:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                      /* Check for minus character */
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b2d      	cmp	r3, #45	@ 0x2d
 80005f8:	d119      	bne.n	800062e <ParseNumber+0x52>
        minus = 1;
 80005fa:	2301      	movs	r3, #1
 80005fc:	73fb      	strb	r3, [r7, #15]
        ptr++;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	3301      	adds	r3, #1
 8000602:	607b      	str	r3, [r7, #4]
        done_count++;
 8000604:	7bbb      	ldrb	r3, [r7, #14]
 8000606:	3301      	adds	r3, #1
 8000608:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 800060a:	e010      	b.n	800062e <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800060c:	68ba      	ldr	r2, [r7, #8]
 800060e:	4613      	mov	r3, r2
 8000610:	009b      	lsls	r3, r3, #2
 8000612:	4413      	add	r3, r2
 8000614:	005b      	lsls	r3, r3, #1
 8000616:	461a      	mov	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	3b30      	subs	r3, #48	@ 0x30
 800061e:	4413      	add	r3, r2
 8000620:	60bb      	str	r3, [r7, #8]
        ptr++;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	3301      	adds	r3, #1
 8000626:	607b      	str	r3, [r7, #4]
        done_count++;
 8000628:	7bbb      	ldrb	r3, [r7, #14]
 800062a:	3301      	adds	r3, #1
 800062c:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b2f      	cmp	r3, #47	@ 0x2f
 8000634:	d903      	bls.n	800063e <ParseNumber+0x62>
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b39      	cmp	r3, #57	@ 0x39
 800063c:	d9e6      	bls.n	800060c <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                      /* Save number of characters used for number */
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d002      	beq.n	800064a <ParseNumber+0x6e>
        *cnt = done_count;
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	7bba      	ldrb	r2, [r7, #14]
 8000648:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                            /* Minus detected */
 800064a:	7bfb      	ldrb	r3, [r7, #15]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d002      	beq.n	8000656 <ParseNumber+0x7a>
        return 0 - sum;
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	425b      	negs	r3, r3
 8000654:	e000      	b.n	8000658 <ParseNumber+0x7c>
    }
    return sum;                                             /* Return number */
 8000656:	68bb      	ldr	r3, [r7, #8]
}
 8000658:	4618      	mov	r0, r3
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr

08000664 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  pdata: A string from the WiFi device
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj, uint8_t *pdata)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 800066e:	2300      	movs	r3, #0
 8000670:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	3302      	adds	r3, #2
 8000676:	4940      	ldr	r1, [pc, #256]	@ (8000778 <AT_ParseInfo+0x114>)
 8000678:	4618      	mov	r0, r3
 800067a:	f008 fc73 	bl	8008f64 <strtok>
 800067e:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8000680:	e071      	b.n	8000766 <AT_ParseInfo+0x102>
    switch (num++) {
 8000682:	7afb      	ldrb	r3, [r7, #11]
 8000684:	1c5a      	adds	r2, r3, #1
 8000686:	72fa      	strb	r2, [r7, #11]
 8000688:	2b06      	cmp	r3, #6
 800068a:	d866      	bhi.n	800075a <AT_ParseInfo+0xf6>
 800068c:	a201      	add	r2, pc, #4	@ (adr r2, 8000694 <AT_ParseInfo+0x30>)
 800068e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000692:	bf00      	nop
 8000694:	080006b1 	.word	0x080006b1
 8000698:	080006c5 	.word	0x080006c5
 800069c:	080006dd 	.word	0x080006dd
 80006a0:	080006f5 	.word	0x080006f5
 80006a4:	0800070d 	.word	0x0800070d
 80006a8:	08000725 	.word	0x08000725
 80006ac:	08000739 	.word	0x08000739
    case 0:
      strncpy((char *)Obj->Product_ID, ptr, sizeof(Obj->Product_ID) - 1);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	221f      	movs	r2, #31
 80006b4:	68f9      	ldr	r1, [r7, #12]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f008 fc41 	bl	8008f3e <strncpy>
      Obj->Product_ID[sizeof(Obj->Product_ID) - 1] = '\0';
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2200      	movs	r2, #0
 80006c0:	77da      	strb	r2, [r3, #31]
      break;
 80006c2:	e04b      	b.n	800075c <AT_ParseInfo+0xf8>

    case 1:
      strncpy((char *)Obj->FW_Rev, ptr, sizeof(Obj->FW_Rev) - 1);
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3320      	adds	r3, #32
 80006c8:	2217      	movs	r2, #23
 80006ca:	68f9      	ldr	r1, [r7, #12]
 80006cc:	4618      	mov	r0, r3
 80006ce:	f008 fc36 	bl	8008f3e <strncpy>
      Obj->FW_Rev[sizeof(Obj->FW_Rev) - 1] = '\0';
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	2200      	movs	r2, #0
 80006d6:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
      break;
 80006da:	e03f      	b.n	800075c <AT_ParseInfo+0xf8>

    case 2:
      strncpy((char *)Obj->API_Rev, ptr, sizeof(Obj->API_Rev) - 1);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3338      	adds	r3, #56	@ 0x38
 80006e0:	220f      	movs	r2, #15
 80006e2:	68f9      	ldr	r1, [r7, #12]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f008 fc2a 	bl	8008f3e <strncpy>
      Obj->API_Rev[sizeof(Obj->API_Rev) - 1] = '\0';
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2200      	movs	r2, #0
 80006ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 80006f2:	e033      	b.n	800075c <AT_ParseInfo+0xf8>

    case 3:
      strncpy((char *)Obj->Stack_Rev, ptr, sizeof(Obj->Stack_Rev) - 1);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	3348      	adds	r3, #72	@ 0x48
 80006f8:	220f      	movs	r2, #15
 80006fa:	68f9      	ldr	r1, [r7, #12]
 80006fc:	4618      	mov	r0, r3
 80006fe:	f008 fc1e 	bl	8008f3e <strncpy>
      Obj->Stack_Rev[sizeof(Obj->Stack_Rev) - 1] = '\0';
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	2200      	movs	r2, #0
 8000706:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
      break;
 800070a:	e027      	b.n	800075c <AT_ParseInfo+0xf8>

    case 4:
      strncpy((char *)Obj->RTOS_Rev, ptr, sizeof(Obj->RTOS_Rev) - 1);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	3358      	adds	r3, #88	@ 0x58
 8000710:	220f      	movs	r2, #15
 8000712:	68f9      	ldr	r1, [r7, #12]
 8000714:	4618      	mov	r0, r3
 8000716:	f008 fc12 	bl	8008f3e <strncpy>
      Obj->RTOS_Rev[sizeof(Obj->RTOS_Rev) - 1] = '\0';
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2200      	movs	r2, #0
 800071e:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      break;
 8000722:	e01b      	b.n	800075c <AT_ParseInfo+0xf8>

    case 5:
      Obj->CPU_Clock = (uint32_t)ParseNumber(ptr, NULL);
 8000724:	2100      	movs	r1, #0
 8000726:	68f8      	ldr	r0, [r7, #12]
 8000728:	f7ff ff58 	bl	80005dc <ParseNumber>
 800072c:	4603      	mov	r3, r0
 800072e:	461a      	mov	r2, r3
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8000736:	e011      	b.n	800075c <AT_ParseInfo+0xf8>

    case 6:
      ptr = strtok(ptr, "\r");
 8000738:	4910      	ldr	r1, [pc, #64]	@ (800077c <AT_ParseInfo+0x118>)
 800073a:	68f8      	ldr	r0, [r7, #12]
 800073c:	f008 fc12 	bl	8008f64 <strtok>
 8000740:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name, ptr, sizeof(Obj->Product_Name) - 1);
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	3368      	adds	r3, #104	@ 0x68
 8000746:	221f      	movs	r2, #31
 8000748:	68f9      	ldr	r1, [r7, #12]
 800074a:	4618      	mov	r0, r3
 800074c:	f008 fbf7 	bl	8008f3e <strncpy>
      Obj->Product_Name[sizeof(Obj->Product_Name) - 1] = '\0';
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2200      	movs	r2, #0
 8000754:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
      break;
 8000758:	e000      	b.n	800075c <AT_ParseInfo+0xf8>

    default: break;
 800075a:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800075c:	4906      	ldr	r1, [pc, #24]	@ (8000778 <AT_ParseInfo+0x114>)
 800075e:	2000      	movs	r0, #0
 8000760:	f008 fc00 	bl	8008f64 <strtok>
 8000764:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d18a      	bne.n	8000682 <AT_ParseInfo+0x1e>
  }
}
 800076c:	bf00      	nop
 800076e:	bf00      	nop
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	0800a11c 	.word	0x0800a11c
 800077c:	0800a120 	.word	0x0800a120

08000780 <AT_ExecuteCommand>:
  * @param  cmd: pointer to the command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, const uint8_t *cmd, uint8_t *pdata)
{
 8000780:	b590      	push	{r4, r7, lr}
 8000782:	b087      	sub	sp, #28
 8000784:	af00      	add	r7, sp, #0
 8000786:	60f8      	str	r0, [r7, #12]
 8000788:	60b9      	str	r1, [r7, #8]
 800078a:	607a      	str	r2, [r7, #4]
  int ret = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	82fb      	strh	r3, [r7, #22]

  DEBUGCMD("%s\n",cmd);

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800079a:	2b00      	cmp	r3, #0
 800079c:	d056      	beq.n	800084c <AT_ExecuteCommand+0xcc>
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d051      	beq.n	800084c <AT_ExecuteCommand+0xcc>

  ret = Obj->fops.IO_Send(cmd, strlen((const char *)cmd), Obj->Timeout);
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 80007ae:	68b8      	ldr	r0, [r7, #8]
 80007b0:	f7ff fd26 	bl	8000200 <strlen>
 80007b4:	4603      	mov	r3, r0
 80007b6:	b299      	uxth	r1, r3
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 80007be:	461a      	mov	r2, r3
 80007c0:	68b8      	ldr	r0, [r7, #8]
 80007c2:	47a0      	blx	r4
 80007c4:	4603      	mov	r3, r0
 80007c6:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	dd3e      	ble.n	800084c <AT_ExecuteCommand+0xcc>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80007d4:	68fa      	ldr	r2, [r7, #12]
 80007d6:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 80007da:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	4798      	blx	r3
 80007e2:	4603      	mov	r3, r0
 80007e4:	82fb      	strh	r3, [r7, #22]
    if ((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 80007e6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	dd27      	ble.n	800083e <AT_ExecuteCommand+0xbe>
 80007ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80007f2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80007f6:	dc22      	bgt.n	800083e <AT_ExecuteCommand+0xbe>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 80007f8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80007fc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000800:	d105      	bne.n	800080e <AT_ExecuteCommand+0x8e>
      {
        /* ES_WIFI_DATA_SIZE maybe too small !! */
        recv_len--;
 8000802:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000806:	b29b      	uxth	r3, r3
 8000808:	3b01      	subs	r3, #1
 800080a:	b29b      	uxth	r3, r3
 800080c:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 800080e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
      DEBUGCMD("%s\n",cmd);

      if (strstr((char *)pdata, AT_OK_STRING))
 800081a:	490f      	ldr	r1, [pc, #60]	@ (8000858 <AT_ExecuteCommand+0xd8>)
 800081c:	6878      	ldr	r0, [r7, #4]
 800081e:	f008 fbfd 	bl	800901c <strstr>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <AT_ExecuteCommand+0xac>
      {
        return ES_WIFI_STATUS_OK;
 8000828:	2300      	movs	r3, #0
 800082a:	e010      	b.n	800084e <AT_ExecuteCommand+0xce>
      }
      else if (strstr((char *)pdata, AT_ERROR_STRING))
 800082c:	490b      	ldr	r1, [pc, #44]	@ (800085c <AT_ExecuteCommand+0xdc>)
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f008 fbf4 	bl	800901c <strstr>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <AT_ExecuteCommand+0xbe>
      {
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800083a:	2305      	movs	r3, #5
 800083c:	e007      	b.n	800084e <AT_ExecuteCommand+0xce>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 800083e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000842:	f113 0f04 	cmn.w	r3, #4
 8000846:	d101      	bne.n	800084c <AT_ExecuteCommand+0xcc>
    {
      return ES_WIFI_STATUS_MODULE_CRASH;
 8000848:	2306      	movs	r3, #6
 800084a:	e000      	b.n	800084e <AT_ExecuteCommand+0xce>
    }
   }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 800084c:	2304      	movs	r3, #4
}
 800084e:	4618      	mov	r0, r3
 8000850:	371c      	adds	r7, #28
 8000852:	46bd      	mov	sp, r7
 8000854:	bd90      	pop	{r4, r7, pc}
 8000856:	bf00      	nop
 8000858:	0800a134 	.word	0x0800a134
 800085c:	0800a140 	.word	0x0800a140

08000860 <ES_WIFI_Init>:
  * @brief  Initialize the WIFI module.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8000868:	2302      	movs	r3, #2
 800086a:	73fb      	strb	r3, [r7, #15]

  Obj->Timeout = ES_WIFI_TIMEOUT;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000872:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8

  if (Obj->fops.IO_Init != NULL) {
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800087c:	2b00      	cmp	r3, #0
 800087e:	d01b      	beq.n	80008b8 <ES_WIFI_Init+0x58>

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8000886:	2000      	movs	r0, #0
 8000888:	4798      	blx	r3
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d113      	bne.n	80008b8 <ES_WIFI_Init+0x58>
  {
    ret = AT_ExecuteCommand(Obj,(const uint8_t*)"I?\r\n", Obj->CmdData);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000896:	461a      	mov	r2, r3
 8000898:	490a      	ldr	r1, [pc, #40]	@ (80008c4 <ES_WIFI_Init+0x64>)
 800089a:	6878      	ldr	r0, [r7, #4]
 800089c:	f7ff ff70 	bl	8000780 <AT_ExecuteCommand>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d106      	bne.n	80008b8 <ES_WIFI_Init+0x58>
    {
      AT_ParseInfo(Obj, Obj->CmdData);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80008b0:	4619      	mov	r1, r3
 80008b2:	6878      	ldr	r0, [r7, #4]
 80008b4:	f7ff fed6 	bl	8000664 <AT_ParseInfo>
    }
   }
  }
  return ret;
 80008b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3710      	adds	r7, #16
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	0800a150 	.word	0x0800a150

080008c8 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char *SSID,
                                 const char *Password,
                                 ES_WIFI_SecurityType_t SecType)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
 80008d4:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "C1=%s\r", SSID);
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80008dc:	68ba      	ldr	r2, [r7, #8]
 80008de:	4932      	ldr	r1, [pc, #200]	@ (80009a8 <ES_WIFI_Connect+0xe0>)
 80008e0:	4618      	mov	r0, r3
 80008e2:	f008 fabf 	bl	8008e64 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80008f2:	461a      	mov	r2, r3
 80008f4:	68f8      	ldr	r0, [r7, #12]
 80008f6:	f7ff ff43 	bl	8000780 <AT_ExecuteCommand>
 80008fa:	4603      	mov	r3, r0
 80008fc:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80008fe:	7dfb      	ldrb	r3, [r7, #23]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d14b      	bne.n	800099c <ES_WIFI_Connect+0xd4>
  {
    sprintf((char *)Obj->CmdData, "C2=%s\r", Password);
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	4927      	ldr	r1, [pc, #156]	@ (80009ac <ES_WIFI_Connect+0xe4>)
 800090e:	4618      	mov	r0, r3
 8000910:	f008 faa8 	bl	8008e64 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000920:	461a      	mov	r2, r3
 8000922:	68f8      	ldr	r0, [r7, #12]
 8000924:	f7ff ff2c 	bl	8000780 <AT_ExecuteCommand>
 8000928:	4603      	mov	r3, r0
 800092a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 800092c:	7dfb      	ldrb	r3, [r7, #23]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d134      	bne.n	800099c <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	78fa      	ldrb	r2, [r7, #3]
 8000936:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char *)Obj->CmdData, "C3=%d\r", (uint8_t)SecType);
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000940:	78fa      	ldrb	r2, [r7, #3]
 8000942:	491b      	ldr	r1, [pc, #108]	@ (80009b0 <ES_WIFI_Connect+0xe8>)
 8000944:	4618      	mov	r0, r3
 8000946:	f008 fa8d 	bl	8008e64 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000956:	461a      	mov	r2, r3
 8000958:	68f8      	ldr	r0, [r7, #12]
 800095a:	f7ff ff11 	bl	8000780 <AT_ExecuteCommand>
 800095e:	4603      	mov	r3, r0
 8000960:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8000962:	7dfb      	ldrb	r3, [r7, #23]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d119      	bne.n	800099c <ES_WIFI_Connect+0xd4>
      {
        sprintf((char *)Obj->CmdData, "C0\r");
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800096e:	4911      	ldr	r1, [pc, #68]	@ (80009b4 <ES_WIFI_Connect+0xec>)
 8000970:	4618      	mov	r0, r3
 8000972:	f008 fa77 	bl	8008e64 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000982:	461a      	mov	r2, r3
 8000984:	68f8      	ldr	r0, [r7, #12]
 8000986:	f7ff fefb 	bl	8000780 <AT_ExecuteCommand>
 800098a:	4603      	mov	r3, r0
 800098c:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 800098e:	7dfb      	ldrb	r3, [r7, #23]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d103      	bne.n	800099c <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	2201      	movs	r2, #1
 8000998:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 800099c:	7dfb      	ldrb	r3, [r7, #23]
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	0800a168 	.word	0x0800a168
 80009ac:	0800a170 	.word	0x0800a170
 80009b0:	0800a178 	.word	0x0800a178
 80009b4:	0800a180 	.word	0x0800a180

080009b8 <ES_WIFI_GetIPAddress>:
  * @param  ipaddr: pointer to the IPv4 address byte array.
  * @param  IpAddrLength: the length of the IPv4 address byte array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetIPAddress(ES_WIFIObject_t *Obj, uint8_t *ipaddr, uint8_t IpAddrLength)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	4613      	mov	r3, r2
 80009c4:	71fb      	strb	r3, [r7, #7]
  memcpy(ipaddr, Obj->NetSettings.IP_Addr, IpAddrLength);
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	33d5      	adds	r3, #213	@ 0xd5
 80009ca:	79fa      	ldrb	r2, [r7, #7]
 80009cc:	4619      	mov	r1, r3
 80009ce:	68b8      	ldr	r0, [r7, #8]
 80009d0:	f008 fbad 	bl	800912e <memcpy>
  return ES_WIFI_STATUS_OK;
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3710      	adds	r7, #16
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
	...

080009e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08c      	sub	sp, #48	@ 0x30
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009e6:	f001 ff0b 	bl	8002800 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ea:	f000 f931 	bl	8000c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ee:	f000 fb95 	bl	800111c <MX_GPIO_Init>
  MX_TIM3_Init();
 80009f2:	f000 facf 	bl	8000f94 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80009f6:	f000 fb45 	bl	8001084 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80009fa:	f000 fa31 	bl	8000e60 <MX_TIM2_Init>
  MX_I2C2_Init();
 80009fe:	f000 f979 	bl	8000cf4 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8000a02:	f000 f9b7 	bl	8000d74 <MX_OCTOSPI1_Init>
  MX_SPI3_Init();
 8000a06:	f000 f9ed 	bl	8000de4 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4881      	ldr	r0, [pc, #516]	@ (8000c14 <main+0x234>)
 8000a0e:	f005 fd9f 	bl	8006550 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000a12:	2104      	movs	r1, #4
 8000a14:	487f      	ldr	r0, [pc, #508]	@ (8000c14 <main+0x234>)
 8000a16:	f005 fe97 	bl	8006748 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000a1a:	2108      	movs	r1, #8
 8000a1c:	487e      	ldr	r0, [pc, #504]	@ (8000c18 <main+0x238>)
 8000a1e:	f005 fc2f 	bl	8006280 <HAL_TIM_PWM_Start>

  BSP_TSENSOR_Init();
 8000a22:	f001 fa9f 	bl	8001f64 <BSP_TSENSOR_Init>
  BSP_QSPI_Init();
 8000a26:	f000 fe53 	bl	80016d0 <BSP_QSPI_Init>

  sprintf(output, "Initializing\r\n");
 8000a2a:	497c      	ldr	r1, [pc, #496]	@ (8000c1c <main+0x23c>)
 8000a2c:	487c      	ldr	r0, [pc, #496]	@ (8000c20 <main+0x240>)
 8000a2e:	f008 fa19 	bl	8008e64 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000a32:	487b      	ldr	r0, [pc, #492]	@ (8000c20 <main+0x240>)
 8000a34:	f7ff fbe4 	bl	8000200 <strlen>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	b29a      	uxth	r2, r3
 8000a3c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000a40:	4977      	ldr	r1, [pc, #476]	@ (8000c20 <main+0x240>)
 8000a42:	4878      	ldr	r0, [pc, #480]	@ (8000c24 <main+0x244>)
 8000a44:	f007 faa0 	bl	8007f88 <HAL_UART_Transmit>

  BSP_QSPI_Erase_Block(writeAddress); // Collecting baseline data for comparison
 8000a48:	4b77      	ldr	r3, [pc, #476]	@ (8000c28 <main+0x248>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f000 ff95 	bl	800197c <BSP_QSPI_Erase_Block>

  ScanPoint baselineData;
  for (int i = 0; i < sweepDegree; i += 2) {
 8000a52:	2300      	movs	r3, #0
 8000a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a56:	e02d      	b.n	8000ab4 <main+0xd4>

	  if(state == DISPLAY) {
 8000a58:	4b74      	ldr	r3, [pc, #464]	@ (8000c2c <main+0x24c>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d10c      	bne.n	8000a7c <main+0x9c>
		  uint16_t x_cm = micro_sec / 58;
 8000a62:	4b73      	ldr	r3, [pc, #460]	@ (8000c30 <main+0x250>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a73      	ldr	r2, [pc, #460]	@ (8000c34 <main+0x254>)
 8000a68:	fb82 1203 	smull	r1, r2, r2, r3
 8000a6c:	441a      	add	r2, r3
 8000a6e:	1152      	asrs	r2, r2, #5
 8000a70:	17db      	asrs	r3, r3, #31
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	81fb      	strh	r3, [r7, #14]
		  baselineData.distance = x_cm;
 8000a76:	89fb      	ldrh	r3, [r7, #14]
 8000a78:	817b      	strh	r3, [r7, #10]
 8000a7a:	e002      	b.n	8000a82 <main+0xa2>
	  } else {
		  baselineData.distance = (uint16_t) 60000; // Not getting the correct distance
 8000a7c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8000a80:	817b      	strh	r3, [r7, #10]
	  }
	  baselineData.angle = (uint16_t) i;
 8000a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	813b      	strh	r3, [r7, #8]

	  stepDeg(2);
 8000a88:	2002      	movs	r0, #2
 8000a8a:	f000 fca3 	bl	80013d4 <stepDeg>
	  HAL_Delay(10);
 8000a8e:	200a      	movs	r0, #10
 8000a90:	f001 ff2a 	bl	80028e8 <HAL_Delay>

	  BSP_QSPI_Write((uint8_t*)&baselineData, writeAddress, sizeof(baselineData)); // Write to FLASH
 8000a94:	4b64      	ldr	r3, [pc, #400]	@ (8000c28 <main+0x248>)
 8000a96:	6819      	ldr	r1, [r3, #0]
 8000a98:	f107 0308 	add.w	r3, r7, #8
 8000a9c:	2204      	movs	r2, #4
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f000 fee6 	bl	8001870 <BSP_QSPI_Write>
	  writeAddress += sizeof(baselineData);
 8000aa4:	4b60      	ldr	r3, [pc, #384]	@ (8000c28 <main+0x248>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	3304      	adds	r3, #4
 8000aaa:	4a5f      	ldr	r2, [pc, #380]	@ (8000c28 <main+0x248>)
 8000aac:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < sweepDegree; i += 2) {
 8000aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ab0:	3302      	adds	r3, #2
 8000ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ab4:	4b60      	ldr	r3, [pc, #384]	@ (8000c38 <main+0x258>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000aba:	429a      	cmp	r2, r3
 8000abc:	dbcc      	blt.n	8000a58 <main+0x78>
  }

  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 8000abe:	2300      	movs	r3, #0
 8000ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ac2:	e009      	b.n	8000ad8 <main+0xf8>
	  stepDeg(-2);
 8000ac4:	f06f 0001 	mvn.w	r0, #1
 8000ac8:	f000 fc84 	bl	80013d4 <stepDeg>
	  HAL_Delay(10);
 8000acc:	200a      	movs	r0, #10
 8000ace:	f001 ff0b 	bl	80028e8 <HAL_Delay>
  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 8000ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ad4:	3302      	adds	r3, #2
 8000ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ad8:	4b57      	ldr	r3, [pc, #348]	@ (8000c38 <main+0x258>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	dbf0      	blt.n	8000ac4 <main+0xe4>
  }

  ScanPoint readData; // Read the baseline data from flash
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ae6:	e008      	b.n	8000afa <main+0x11a>
	  BSP_QSPI_Read((uint8_t*)&readData, readAddress, sizeof(readData));
 8000ae8:	1d3b      	adds	r3, r7, #4
 8000aea:	2204      	movs	r2, #4
 8000aec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000aee:	4618      	mov	r0, r3
 8000af0:	f000 fe6c 	bl	80017cc <BSP_QSPI_Read>
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 8000af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000af6:	3304      	adds	r3, #4
 8000af8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000afa:	4b4b      	ldr	r3, [pc, #300]	@ (8000c28 <main+0x248>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d3f1      	bcc.n	8000ae8 <main+0x108>
  }

  ES_WIFI_Status_t wifi_status;

  wifi_status = ES_WIFI_Init(&EsWifiObj);
 8000b04:	484d      	ldr	r0, [pc, #308]	@ (8000c3c <main+0x25c>)
 8000b06:	f7ff feab 	bl	8000860 <ES_WIFI_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	76fb      	strb	r3, [r7, #27]

  ES_WIFI_Connect(&EsWifiObj, WIFI_SSID, WIFI_PASS, WIFI_SECURITY); //catch the return
 8000b0e:	2303      	movs	r3, #3
 8000b10:	4a4b      	ldr	r2, [pc, #300]	@ (8000c40 <main+0x260>)
 8000b12:	494c      	ldr	r1, [pc, #304]	@ (8000c44 <main+0x264>)
 8000b14:	4849      	ldr	r0, [pc, #292]	@ (8000c3c <main+0x25c>)
 8000b16:	f7ff fed7 	bl	80008c8 <ES_WIFI_Connect>
  conn.RemoteIP[1] = 168;
  conn.RemoteIP[2] = 2;
  conn.RemoteIP[3] = 12;
*/
  uint8_t ipaddr[4];
  wifi_status = ES_WIFI_GetIPAddress(&EsWifiObj, ipaddr, 4);
 8000b1a:	463b      	mov	r3, r7
 8000b1c:	2204      	movs	r2, #4
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4846      	ldr	r0, [pc, #280]	@ (8000c3c <main+0x25c>)
 8000b22:	f7ff ff49 	bl	80009b8 <ES_WIFI_GetIPAddress>
 8000b26:	4603      	mov	r3, r0
 8000b28:	76fb      	strb	r3, [r7, #27]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //ES_WIFI_SendData(&EsWifiObj, 0, msg, sizeof(msg)-1, &sentLen, 10000);

	  if (clockwise) {
 8000b2a:	4b47      	ldr	r3, [pc, #284]	@ (8000c48 <main+0x268>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d037      	beq.n	8000ba2 <main+0x1c2>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000b32:	2300      	movs	r3, #0
 8000b34:	623b      	str	r3, [r7, #32]
 8000b36:	e02b      	b.n	8000b90 <main+0x1b0>
			  if (state == DISPLAY) {
 8000b38:	4b3c      	ldr	r3, [pc, #240]	@ (8000c2c <main+0x24c>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d11d      	bne.n	8000b7e <main+0x19e>
				  int x_cm = micro_sec / 58;
 8000b42:	4b3b      	ldr	r3, [pc, #236]	@ (8000c30 <main+0x250>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a3b      	ldr	r2, [pc, #236]	@ (8000c34 <main+0x254>)
 8000b48:	fb82 1203 	smull	r1, r2, r2, r3
 8000b4c:	441a      	add	r2, r3
 8000b4e:	1152      	asrs	r2, r2, #5
 8000b50:	17db      	asrs	r3, r3, #31
 8000b52:	1ad3      	subs	r3, r2, r3
 8000b54:	613b      	str	r3, [r7, #16]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	6a3a      	ldr	r2, [r7, #32]
 8000b5a:	493c      	ldr	r1, [pc, #240]	@ (8000c4c <main+0x26c>)
 8000b5c:	4830      	ldr	r0, [pc, #192]	@ (8000c20 <main+0x240>)
 8000b5e:	f008 f981 	bl	8008e64 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000b62:	482f      	ldr	r0, [pc, #188]	@ (8000c20 <main+0x240>)
 8000b64:	f7ff fb4c 	bl	8000200 <strlen>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	b29a      	uxth	r2, r3
 8000b6c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000b70:	492b      	ldr	r1, [pc, #172]	@ (8000c20 <main+0x240>)
 8000b72:	482c      	ldr	r0, [pc, #176]	@ (8000c24 <main+0x244>)
 8000b74:	f007 fa08 	bl	8007f88 <HAL_UART_Transmit>
				  state = MEASURE;
 8000b78:	4b2c      	ldr	r3, [pc, #176]	@ (8000c2c <main+0x24c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(2);
 8000b7e:	2002      	movs	r0, #2
 8000b80:	f000 fc28 	bl	80013d4 <stepDeg>
			  HAL_Delay(10);
 8000b84:	200a      	movs	r0, #10
 8000b86:	f001 feaf 	bl	80028e8 <HAL_Delay>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000b8a:	6a3b      	ldr	r3, [r7, #32]
 8000b8c:	3302      	adds	r3, #2
 8000b8e:	623b      	str	r3, [r7, #32]
 8000b90:	4b29      	ldr	r3, [pc, #164]	@ (8000c38 <main+0x258>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	6a3a      	ldr	r2, [r7, #32]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	dbce      	blt.n	8000b38 <main+0x158>
		  }
		  clockwise = 0;
 8000b9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000c48 <main+0x268>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
 8000ba0:	e7c3      	b.n	8000b2a <main+0x14a>
	  } else {
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000ba2:	4b25      	ldr	r3, [pc, #148]	@ (8000c38 <main+0x258>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	61fb      	str	r3, [r7, #28]
 8000ba8:	e02c      	b.n	8000c04 <main+0x224>
			  if (state == DISPLAY) {
 8000baa:	4b20      	ldr	r3, [pc, #128]	@ (8000c2c <main+0x24c>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d11d      	bne.n	8000bf0 <main+0x210>
				  int x_cm = micro_sec/58;
 8000bb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c30 <main+0x250>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a1e      	ldr	r2, [pc, #120]	@ (8000c34 <main+0x254>)
 8000bba:	fb82 1203 	smull	r1, r2, r2, r3
 8000bbe:	441a      	add	r2, r3
 8000bc0:	1152      	asrs	r2, r2, #5
 8000bc2:	17db      	asrs	r3, r3, #31
 8000bc4:	1ad3      	subs	r3, r2, r3
 8000bc6:	617b      	str	r3, [r7, #20]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	69fa      	ldr	r2, [r7, #28]
 8000bcc:	491f      	ldr	r1, [pc, #124]	@ (8000c4c <main+0x26c>)
 8000bce:	4814      	ldr	r0, [pc, #80]	@ (8000c20 <main+0x240>)
 8000bd0:	f008 f948 	bl	8008e64 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000bd4:	4812      	ldr	r0, [pc, #72]	@ (8000c20 <main+0x240>)
 8000bd6:	f7ff fb13 	bl	8000200 <strlen>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000be2:	490f      	ldr	r1, [pc, #60]	@ (8000c20 <main+0x240>)
 8000be4:	480f      	ldr	r0, [pc, #60]	@ (8000c24 <main+0x244>)
 8000be6:	f007 f9cf 	bl	8007f88 <HAL_UART_Transmit>
				  state = MEASURE;
 8000bea:	4b10      	ldr	r3, [pc, #64]	@ (8000c2c <main+0x24c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(-2);
 8000bf0:	f06f 0001 	mvn.w	r0, #1
 8000bf4:	f000 fbee 	bl	80013d4 <stepDeg>
			  HAL_Delay(10);
 8000bf8:	200a      	movs	r0, #10
 8000bfa:	f001 fe75 	bl	80028e8 <HAL_Delay>
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	3b02      	subs	r3, #2
 8000c02:	61fb      	str	r3, [r7, #28]
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	dccf      	bgt.n	8000baa <main+0x1ca>
		  }
		  clockwise = 1;
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <main+0x268>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	701a      	strb	r2, [r3, #0]
	  if (clockwise) {
 8000c10:	e78b      	b.n	8000b2a <main+0x14a>
 8000c12:	bf00      	nop
 8000c14:	20000aa4 	.word	0x20000aa4
 8000c18:	20000af0 	.word	0x20000af0
 8000c1c:	0800a38c 	.word	0x0800a38c
 8000c20:	20000bd8 	.word	0x20000bd8
 8000c24:	20000b3c 	.word	0x20000b3c
 8000c28:	20000c18 	.word	0x20000c18
 8000c2c:	20000bd0 	.word	0x20000bd0
 8000c30:	20000bd4 	.word	0x20000bd4
 8000c34:	8d3dcb09 	.word	0x8d3dcb09
 8000c38:	20000000 	.word	0x20000000
 8000c3c:	2000009c 	.word	0x2000009c
 8000c40:	0800a39c 	.word	0x0800a39c
 8000c44:	0800a3a8 	.word	0x0800a3a8
 8000c48:	20000004 	.word	0x20000004
 8000c4c:	0800a3b8 	.word	0x0800a3b8

08000c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b096      	sub	sp, #88	@ 0x58
 8000c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	2244      	movs	r2, #68	@ 0x44
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f008 f965 	bl	8008f2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	463b      	mov	r3, r7
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
 8000c70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000c72:	2000      	movs	r0, #0
 8000c74:	f003 fd14 	bl	80046a0 <HAL_PWREx_ControlVoltageScaling>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000c7e:	f000 fb13 	bl	80012a8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c82:	2310      	movs	r3, #16
 8000c84:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c86:	2301      	movs	r3, #1
 8000c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c8e:	2360      	movs	r3, #96	@ 0x60
 8000c90:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c92:	2302      	movs	r3, #2
 8000c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c96:	2301      	movs	r3, #1
 8000c98:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000c9e:	233c      	movs	r3, #60	@ 0x3c
 8000ca0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000caa:	2302      	movs	r3, #2
 8000cac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cae:	f107 0314 	add.w	r3, r7, #20
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f003 fd98 	bl	80047e8 <HAL_RCC_OscConfig>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000cbe:	f000 faf3 	bl	80012a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc2:	230f      	movs	r3, #15
 8000cc4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000cd6:	463b      	mov	r3, r7
 8000cd8:	2105      	movs	r1, #5
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f004 f99e 	bl	800501c <HAL_RCC_ClockConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ce6:	f000 fadf 	bl	80012a8 <Error_Handler>
  }
}
 8000cea:	bf00      	nop
 8000cec:	3758      	adds	r7, #88	@ 0x58
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
	...

08000cf4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8000d6c <MX_I2C2_Init+0x78>)
 8000cfc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 8000cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d00:	4a1b      	ldr	r2, [pc, #108]	@ (8000d70 <MX_I2C2_Init+0x7c>)
 8000d02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000d04:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d0a:	4b17      	ldr	r3, [pc, #92]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d10:	4b15      	ldr	r3, [pc, #84]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000d16:	4b14      	ldr	r3, [pc, #80]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d1c:	4b12      	ldr	r3, [pc, #72]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d22:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d28:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000d2e:	480e      	ldr	r0, [pc, #56]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d30:	f002 f9ac 	bl	800308c <HAL_I2C_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000d3a:	f000 fab5 	bl	80012a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4809      	ldr	r0, [pc, #36]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d42:	f002 ff5d 	bl	8003c00 <HAL_I2CEx_ConfigAnalogFilter>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000d4c:	f000 faac 	bl	80012a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000d50:	2100      	movs	r1, #0
 8000d52:	4805      	ldr	r0, [pc, #20]	@ (8000d68 <MX_I2C2_Init+0x74>)
 8000d54:	f002 ff9f 	bl	8003c96 <HAL_I2CEx_ConfigDigitalFilter>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000d5e:	f000 faa3 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000d62:	bf00      	nop
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	2000099c 	.word	0x2000099c
 8000d6c:	40005800 	.word	0x40005800
 8000d70:	30a175ab 	.word	0x30a175ab

08000d74 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000d78:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000d7a:	4a19      	ldr	r2, [pc, #100]	@ (8000de0 <MX_OCTOSPI1_Init+0x6c>)
 8000d7c:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000d7e:	4b17      	ldr	r3, [pc, #92]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000d84:	4b15      	ldr	r3, [pc, #84]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000d8a:	4b14      	ldr	r3, [pc, #80]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000d90:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000d92:	2220      	movs	r2, #32
 8000d94:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000d96:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000d98:	2201      	movs	r2, #1
 8000d9a:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000da2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8000da8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000dae:	4b0b      	ldr	r3, [pc, #44]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000db4:	4b09      	ldr	r3, [pc, #36]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000dba:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000dc0:	4b06      	ldr	r3, [pc, #24]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000dc2:	2208      	movs	r2, #8
 8000dc4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000dc6:	4805      	ldr	r0, [pc, #20]	@ (8000ddc <MX_OCTOSPI1_Init+0x68>)
 8000dc8:	f002 ffb2 	bl	8003d30 <HAL_OSPI_Init>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 8000dd2:	f000 fa69 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200009f0 	.word	0x200009f0
 8000de0:	a0001000 	.word	0xa0001000

08000de4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000de8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000dea:	4a1c      	ldr	r2, [pc, #112]	@ (8000e5c <MX_SPI3_Init+0x78>)
 8000dec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000dee:	4b1a      	ldr	r3, [pc, #104]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000df0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000df4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000df6:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000dfc:	4b16      	ldr	r3, [pc, #88]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000dfe:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000e02:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e04:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e0a:	4b13      	ldr	r3, [pc, #76]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000e10:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e16:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e18:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e24:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000e30:	4b09      	ldr	r3, [pc, #36]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e32:	2207      	movs	r2, #7
 8000e34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e36:	4b08      	ldr	r3, [pc, #32]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e3c:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e3e:	2208      	movs	r2, #8
 8000e40:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000e42:	4805      	ldr	r0, [pc, #20]	@ (8000e58 <MX_SPI3_Init+0x74>)
 8000e44:	f005 f8c0 	bl	8005fc8 <HAL_SPI_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000e4e:	f000 fa2b 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000a40 	.word	0x20000a40
 8000e5c:	40003c00 	.word	0x40003c00

08000e60 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b090      	sub	sp, #64	@ 0x40
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e66:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e74:	f107 031c 	add.w	r3, r7, #28
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e84:	f107 0310 	add.w	r3, r7, #16
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000e90:	463b      	mov	r3, r7
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	605a      	str	r2, [r3, #4]
 8000e98:	609a      	str	r2, [r3, #8]
 8000e9a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e9c:	4b3c      	ldr	r3, [pc, #240]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000e9e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ea2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8000ea4:	4b3a      	ldr	r3, [pc, #232]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000ea6:	2277      	movs	r2, #119	@ 0x77
 8000ea8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eaa:	4b39      	ldr	r3, [pc, #228]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000eb0:	4b37      	ldr	r3, [pc, #220]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eb8:	4b35      	ldr	r3, [pc, #212]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ebe:	4b34      	ldr	r3, [pc, #208]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ec4:	4832      	ldr	r0, [pc, #200]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000ec6:	f005 f922 	bl	800610e <HAL_TIM_Base_Init>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000ed0:	f000 f9ea 	bl	80012a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ed4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ed8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000eda:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ede:	4619      	mov	r1, r3
 8000ee0:	482b      	ldr	r0, [pc, #172]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000ee2:	f006 f833 	bl	8006f4c <HAL_TIM_ConfigClockSource>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000eec:	f000 f9dc 	bl	80012a8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000ef0:	4827      	ldr	r0, [pc, #156]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000ef2:	f005 facb 	bl	800648c <HAL_TIM_IC_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000efc:	f000 f9d4 	bl	80012a8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000f00:	2304      	movs	r3, #4
 8000f02:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000f04:	2350      	movs	r3, #80	@ 0x50
 8000f06:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000f10:	f107 031c 	add.w	r3, r7, #28
 8000f14:	4619      	mov	r1, r3
 8000f16:	481e      	ldr	r0, [pc, #120]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000f18:	f006 f8e1 	bl	80070de <HAL_TIM_SlaveConfigSynchro>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000f22:	f000 f9c1 	bl	80012a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f26:	2300      	movs	r3, #0
 8000f28:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f2e:	f107 0310 	add.w	r3, r7, #16
 8000f32:	4619      	mov	r1, r3
 8000f34:	4816      	ldr	r0, [pc, #88]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000f36:	f006 ff31 	bl	8007d9c <HAL_TIMEx_MasterConfigSynchronization>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8000f40:	f000 f9b2 	bl	80012a8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000f44:	2300      	movs	r3, #0
 8000f46:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000f54:	463b      	mov	r3, r7
 8000f56:	2200      	movs	r2, #0
 8000f58:	4619      	mov	r1, r3
 8000f5a:	480d      	ldr	r0, [pc, #52]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000f5c:	f005 fe45 	bl	8006bea <HAL_TIM_IC_ConfigChannel>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8000f66:	f000 f99f 	bl	80012a8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000f72:	463b      	mov	r3, r7
 8000f74:	2204      	movs	r2, #4
 8000f76:	4619      	mov	r1, r3
 8000f78:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <MX_TIM2_Init+0x130>)
 8000f7a:	f005 fe36 	bl	8006bea <HAL_TIM_IC_ConfigChannel>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8000f84:	f000 f990 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f88:	bf00      	nop
 8000f8a:	3740      	adds	r7, #64	@ 0x40
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000aa4 	.word	0x20000aa4

08000f94 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08e      	sub	sp, #56	@ 0x38
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fa8:	f107 031c 	add.w	r3, r7, #28
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fb4:	463b      	mov	r3, r7
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	60da      	str	r2, [r3, #12]
 8000fc0:	611a      	str	r2, [r3, #16]
 8000fc2:	615a      	str	r2, [r3, #20]
 8000fc4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000fc6:	4b2d      	ldr	r3, [pc, #180]	@ (800107c <MX_TIM3_Init+0xe8>)
 8000fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8001080 <MX_TIM3_Init+0xec>)
 8000fca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 8000fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800107c <MX_TIM3_Init+0xe8>)
 8000fce:	22ef      	movs	r2, #239	@ 0xef
 8000fd0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800107c <MX_TIM3_Init+0xe8>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000fd8:	4b28      	ldr	r3, [pc, #160]	@ (800107c <MX_TIM3_Init+0xe8>)
 8000fda:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000fde:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe0:	4b26      	ldr	r3, [pc, #152]	@ (800107c <MX_TIM3_Init+0xe8>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fe6:	4b25      	ldr	r3, [pc, #148]	@ (800107c <MX_TIM3_Init+0xe8>)
 8000fe8:	2280      	movs	r2, #128	@ 0x80
 8000fea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fec:	4823      	ldr	r0, [pc, #140]	@ (800107c <MX_TIM3_Init+0xe8>)
 8000fee:	f005 f88e 	bl	800610e <HAL_TIM_Base_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000ff8:	f000 f956 	bl	80012a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ffc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001000:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001002:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001006:	4619      	mov	r1, r3
 8001008:	481c      	ldr	r0, [pc, #112]	@ (800107c <MX_TIM3_Init+0xe8>)
 800100a:	f005 ff9f 	bl	8006f4c <HAL_TIM_ConfigClockSource>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001014:	f000 f948 	bl	80012a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001018:	4818      	ldr	r0, [pc, #96]	@ (800107c <MX_TIM3_Init+0xe8>)
 800101a:	f005 f8cf 	bl	80061bc <HAL_TIM_PWM_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001024:	f000 f940 	bl	80012a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800102c:	2300      	movs	r3, #0
 800102e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001030:	f107 031c 	add.w	r3, r7, #28
 8001034:	4619      	mov	r1, r3
 8001036:	4811      	ldr	r0, [pc, #68]	@ (800107c <MX_TIM3_Init+0xe8>)
 8001038:	f006 feb0 	bl	8007d9c <HAL_TIMEx_MasterConfigSynchronization>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001042:	f000 f931 	bl	80012a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001046:	2360      	movs	r3, #96	@ 0x60
 8001048:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 800104a:	230a      	movs	r3, #10
 800104c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800104e:	2300      	movs	r3, #0
 8001050:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001056:	463b      	mov	r3, r7
 8001058:	2208      	movs	r2, #8
 800105a:	4619      	mov	r1, r3
 800105c:	4807      	ldr	r0, [pc, #28]	@ (800107c <MX_TIM3_Init+0xe8>)
 800105e:	f005 fe61 	bl	8006d24 <HAL_TIM_PWM_ConfigChannel>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001068:	f000 f91e 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800106c:	4803      	ldr	r0, [pc, #12]	@ (800107c <MX_TIM3_Init+0xe8>)
 800106e:	f001 f93d 	bl	80022ec <HAL_TIM_MspPostInit>

}
 8001072:	bf00      	nop
 8001074:	3738      	adds	r7, #56	@ 0x38
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000af0 	.word	0x20000af0
 8001080:	40000400 	.word	0x40000400

08001084 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001088:	4b22      	ldr	r3, [pc, #136]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 800108a:	4a23      	ldr	r2, [pc, #140]	@ (8001118 <MX_USART1_UART_Init+0x94>)
 800108c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800108e:	4b21      	ldr	r3, [pc, #132]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 8001090:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001094:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001096:	4b1f      	ldr	r3, [pc, #124]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800109c:	4b1d      	ldr	r3, [pc, #116]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010aa:	220c      	movs	r2, #12
 80010ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ae:	4b19      	ldr	r3, [pc, #100]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b4:	4b17      	ldr	r3, [pc, #92]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ba:	4b16      	ldr	r3, [pc, #88]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010bc:	2200      	movs	r2, #0
 80010be:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010c0:	4b14      	ldr	r3, [pc, #80]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010c6:	4b13      	ldr	r3, [pc, #76]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010cc:	4811      	ldr	r0, [pc, #68]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010ce:	f006 ff0b 	bl	8007ee8 <HAL_UART_Init>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80010d8:	f000 f8e6 	bl	80012a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010dc:	2100      	movs	r1, #0
 80010de:	480d      	ldr	r0, [pc, #52]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010e0:	f007 fd34 	bl	8008b4c <HAL_UARTEx_SetTxFifoThreshold>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80010ea:	f000 f8dd 	bl	80012a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010ee:	2100      	movs	r1, #0
 80010f0:	4808      	ldr	r0, [pc, #32]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 80010f2:	f007 fd69 	bl	8008bc8 <HAL_UARTEx_SetRxFifoThreshold>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80010fc:	f000 f8d4 	bl	80012a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001100:	4804      	ldr	r0, [pc, #16]	@ (8001114 <MX_USART1_UART_Init+0x90>)
 8001102:	f007 fcea 	bl	8008ada <HAL_UARTEx_DisableFifoMode>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800110c:	f000 f8cc 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000b3c 	.word	0x20000b3c
 8001118:	40013800 	.word	0x40013800

0800111c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08a      	sub	sp, #40	@ 0x28
 8001120:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001122:	f107 0314 	add.w	r3, r7, #20
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]
 8001130:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001132:	4b47      	ldr	r3, [pc, #284]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	4a46      	ldr	r2, [pc, #280]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113e:	4b44      	ldr	r3, [pc, #272]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800114a:	4b41      	ldr	r3, [pc, #260]	@ (8001250 <MX_GPIO_Init+0x134>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	4a40      	ldr	r2, [pc, #256]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001150:	f043 0302 	orr.w	r3, r3, #2
 8001154:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001156:	4b3e      	ldr	r3, [pc, #248]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001162:	4b3b      	ldr	r3, [pc, #236]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a3a      	ldr	r2, [pc, #232]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001168:	f043 0310 	orr.w	r3, r3, #16
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b38      	ldr	r3, [pc, #224]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f003 0310 	and.w	r3, r3, #16
 8001176:	60bb      	str	r3, [r7, #8]
 8001178:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800117a:	4b35      	ldr	r3, [pc, #212]	@ (8001250 <MX_GPIO_Init+0x134>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	4a34      	ldr	r2, [pc, #208]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001180:	f043 0304 	orr.w	r3, r3, #4
 8001184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001186:	4b32      	ldr	r3, [pc, #200]	@ (8001250 <MX_GPIO_Init+0x134>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	607b      	str	r3, [r7, #4]
 8001190:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	210f      	movs	r1, #15
 8001196:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800119a:	f001 ff5f 	bl	800305c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80011a4:	482b      	ldr	r0, [pc, #172]	@ (8001254 <MX_GPIO_Init+0x138>)
 80011a6:	f001 ff59 	bl	800305c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_RESET);
 80011aa:	2200      	movs	r2, #0
 80011ac:	2101      	movs	r1, #1
 80011ae:	482a      	ldr	r0, [pc, #168]	@ (8001258 <MX_GPIO_Init+0x13c>)
 80011b0:	f001 ff54 	bl	800305c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 80011b4:	230f      	movs	r3, #15
 80011b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b8:	2301      	movs	r3, #1
 80011ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c0:	2300      	movs	r3, #0
 80011c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4619      	mov	r1, r3
 80011ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ce:	f001 fcc1 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80011d2:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80011d6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d8:	2302      	movs	r3, #2
 80011da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e0:	2303      	movs	r3, #3
 80011e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80011e4:	230a      	movs	r3, #10
 80011e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011e8:	f107 0314 	add.w	r3, r7, #20
 80011ec:	4619      	mov	r1, r3
 80011ee:	481a      	ldr	r0, [pc, #104]	@ (8001258 <MX_GPIO_Init+0x13c>)
 80011f0:	f001 fcb0 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80011f4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	4811      	ldr	r0, [pc, #68]	@ (8001254 <MX_GPIO_Init+0x138>)
 800120e:	f001 fca1 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001212:	2301      	movs	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001216:	2301      	movs	r3, #1
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	4619      	mov	r1, r3
 8001228:	480b      	ldr	r0, [pc, #44]	@ (8001258 <MX_GPIO_Init+0x13c>)
 800122a:	f001 fc93 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800122e:	2302      	movs	r3, #2
 8001230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001232:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	4619      	mov	r1, r3
 8001242:	4805      	ldr	r0, [pc, #20]	@ (8001258 <MX_GPIO_Init+0x13c>)
 8001244:	f001 fc86 	bl	8002b54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001248:	bf00      	nop
 800124a:	3728      	adds	r7, #40	@ 0x28
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40021000 	.word	0x40021000
 8001254:	48000400 	.word	0x48000400
 8001258:	48001000 	.word	0x48001000

0800125c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	7f1b      	ldrb	r3, [r3, #28]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d112      	bne.n	8001292 <HAL_TIM_IC_CaptureCallback+0x36>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001274:	d10e      	bne.n	8001294 <HAL_TIM_IC_CaptureCallback+0x38>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	7f1b      	ldrb	r3, [r3, #28]
 800127a:	2b02      	cmp	r3, #2
 800127c:	d10a      	bne.n	8001294 <HAL_TIM_IC_CaptureCallback+0x38>
		micro_sec = TIM2->CCR2;
 800127e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001284:	461a      	mov	r2, r3
 8001286:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <HAL_TIM_IC_CaptureCallback+0x44>)
 8001288:	601a      	str	r2, [r3, #0]
		state = DISPLAY;
 800128a:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <HAL_TIM_IC_CaptureCallback+0x48>)
 800128c:	2201      	movs	r2, #1
 800128e:	701a      	strb	r2, [r3, #0]
 8001290:	e000      	b.n	8001294 <HAL_TIM_IC_CaptureCallback+0x38>
		return;
 8001292:	bf00      	nop
	}
}
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000bd4 	.word	0x20000bd4
 80012a4:	20000bd0 	.word	0x20000bd0

080012a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ac:	b672      	cpsid	i
}
 80012ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <Error_Handler+0x8>

080012b4 <stepMotor>:
#include "motor.h"
#include "main.h"

const uint32_t seq_bit = 0b10011000110001000110001000110001;

void stepMotor(int step) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	uint32_t step_bit = (seq_bit >> step * 4) & 0b1111;
 80012bc:	4a15      	ldr	r2, [pc, #84]	@ (8001314 <stepMotor+0x60>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	fa22 f303 	lsr.w	r3, r2, r3
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	60fb      	str	r3, [r7, #12]
	uint8_t pin = 0b0001;
 80012cc:	2301      	movs	r3, #1
 80012ce:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 80012d0:	2300      	movs	r3, #0
 80012d2:	613b      	str	r3, [r7, #16]
 80012d4:	e015      	b.n	8001302 <stepMotor+0x4e>
		uint32_t pin_state = (step_bit >> i) & 0b1;
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	fa22 f303 	lsr.w	r3, r2, r3
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOA, pin, pin_state);
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	b2d2      	uxtb	r2, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012f2:	f001 feb3 	bl	800305c <HAL_GPIO_WritePin>
		pin = pin << 1;
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	3301      	adds	r3, #1
 8001300:	613b      	str	r3, [r7, #16]
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	2b03      	cmp	r3, #3
 8001306:	d9e6      	bls.n	80012d6 <stepMotor+0x22>
	}
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	3718      	adds	r7, #24
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	98c46231 	.word	0x98c46231

08001318 <stepForward>:

void stepForward(int steps) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	e010      	b.n	8001348 <stepForward+0x30>
    stepMotor(i % 8);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	425a      	negs	r2, r3
 800132a:	f003 0307 	and.w	r3, r3, #7
 800132e:	f002 0207 	and.w	r2, r2, #7
 8001332:	bf58      	it	pl
 8001334:	4253      	negpl	r3, r2
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff ffbc 	bl	80012b4 <stepMotor>
    HAL_Delay(2);
 800133c:	2002      	movs	r0, #2
 800133e:	f001 fad3 	bl	80028e8 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	3301      	adds	r3, #1
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	68fa      	ldr	r2, [r7, #12]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	429a      	cmp	r2, r3
 800134e:	dbea      	blt.n	8001326 <stepForward+0xe>
  }
}
 8001350:	bf00      	nop
 8001352:	bf00      	nop
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <stepBackward>:

void stepBackward(int steps) {
 800135a:	b580      	push	{r7, lr}
 800135c:	b084      	sub	sp, #16
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	e012      	b.n	800138e <stepBackward+0x34>
    stepMotor(7 - (i % 8));
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	425a      	negs	r2, r3
 800136c:	f003 0307 	and.w	r3, r3, #7
 8001370:	f002 0207 	and.w	r2, r2, #7
 8001374:	bf58      	it	pl
 8001376:	4253      	negpl	r3, r2
 8001378:	f1c3 0307 	rsb	r3, r3, #7
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff ff99 	bl	80012b4 <stepMotor>
    HAL_Delay(2);
 8001382:	2002      	movs	r0, #2
 8001384:	f001 fab0 	bl	80028e8 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	3301      	adds	r3, #1
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	68fa      	ldr	r2, [r7, #12]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	429a      	cmp	r2, r3
 8001394:	dbe8      	blt.n	8001368 <stepBackward+0xe>
  }
}
 8001396:	bf00      	nop
 8001398:	bf00      	nop
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <absoluteValue>:

float absoluteValue(float x) {
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	ed87 0a01 	vstr	s0, [r7, #4]
	if (x > 0) return x;
 80013aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80013ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b6:	dd02      	ble.n	80013be <absoluteValue+0x1e>
 80013b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013bc:	e003      	b.n	80013c6 <absoluteValue+0x26>
	else return -x;
 80013be:	edd7 7a01 	vldr	s15, [r7, #4]
 80013c2:	eef1 7a67 	vneg.f32	s15, s15
}
 80013c6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <stepDeg>:

void stepDeg(int deg) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	int steps = (int)(absoluteValue(deg) / 360 * 4096);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ea:	f7ff ffd9 	bl	80013a0 <absoluteValue>
 80013ee:	eeb0 7a40 	vmov.f32	s14, s0
 80013f2:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8001428 <stepDeg+0x54>
 80013f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013fa:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800142c <stepDeg+0x58>
 80013fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001402:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001406:	ee17 3a90 	vmov	r3, s15
 800140a:	60fb      	str	r3, [r7, #12]
	if (deg > 0) {
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	dd03      	ble.n	800141a <stepDeg+0x46>
		stepForward(steps);
 8001412:	68f8      	ldr	r0, [r7, #12]
 8001414:	f7ff ff80 	bl	8001318 <stepForward>
	} else {
		stepBackward(steps);
	}
}
 8001418:	e002      	b.n	8001420 <stepDeg+0x4c>
		stepBackward(steps);
 800141a:	68f8      	ldr	r0, [r7, #12]
 800141c:	f7ff ff9d 	bl	800135a <stepBackward>
}
 8001420:	bf00      	nop
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	43b40000 	.word	0x43b40000
 800142c:	45800000 	.word	0x45800000

08001430 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	@ 0x28
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001438:	4b27      	ldr	r3, [pc, #156]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 800143a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143c:	4a26      	ldr	r2, [pc, #152]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 800143e:	f043 0302 	orr.w	r3, r3, #2
 8001442:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001444:	4b24      	ldr	r3, [pc, #144]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 8001446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001450:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001454:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001456:	2312      	movs	r3, #18
 8001458:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800145a:	2301      	movs	r3, #1
 800145c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145e:	2303      	movs	r3, #3
 8001460:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001462:	2304      	movs	r3, #4
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4619      	mov	r1, r3
 800146c:	481b      	ldr	r0, [pc, #108]	@ (80014dc <I2Cx_MspInit+0xac>)
 800146e:	f001 fb71 	bl	8002b54 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	4619      	mov	r1, r3
 8001478:	4818      	ldr	r0, [pc, #96]	@ (80014dc <I2Cx_MspInit+0xac>)
 800147a:	f001 fb6b 	bl	8002b54 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800147e:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 8001480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001482:	4a15      	ldr	r2, [pc, #84]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 8001484:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001488:	6593      	str	r3, [r2, #88]	@ 0x58
 800148a:	4b13      	ldr	r3, [pc, #76]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 800148c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001496:	4b10      	ldr	r3, [pc, #64]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 8001498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800149a:	4a0f      	ldr	r2, [pc, #60]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 800149c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014a0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80014a2:	4b0d      	ldr	r3, [pc, #52]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 80014a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014a6:	4a0c      	ldr	r2, [pc, #48]	@ (80014d8 <I2Cx_MspInit+0xa8>)
 80014a8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80014ac:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	210f      	movs	r1, #15
 80014b2:	2021      	movs	r0, #33	@ 0x21
 80014b4:	f001 fb17 	bl	8002ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80014b8:	2021      	movs	r0, #33	@ 0x21
 80014ba:	f001 fb30 	bl	8002b1e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	210f      	movs	r1, #15
 80014c2:	2022      	movs	r0, #34	@ 0x22
 80014c4:	f001 fb0f 	bl	8002ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80014c8:	2022      	movs	r0, #34	@ 0x22
 80014ca:	f001 fb28 	bl	8002b1e <HAL_NVIC_EnableIRQ>
}
 80014ce:	bf00      	nop
 80014d0:	3728      	adds	r7, #40	@ 0x28
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40021000 	.word	0x40021000
 80014dc:	48000400 	.word	0x48000400

080014e0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a12      	ldr	r2, [pc, #72]	@ (8001534 <I2Cx_Init+0x54>)
 80014ec:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a11      	ldr	r2, [pc, #68]	@ (8001538 <I2Cx_Init+0x58>)
 80014f2:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2201      	movs	r2, #1
 80014fe:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2200      	movs	r2, #0
 8001504:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff ff89 	bl	8001430 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f001 fdb4 	bl	800308c <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001524:	2100      	movs	r1, #0
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f002 fb6a 	bl	8003c00 <HAL_I2CEx_ConfigAnalogFilter>
}
 800152c:	bf00      	nop
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40005800 	.word	0x40005800
 8001538:	00702681 	.word	0x00702681

0800153c <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08a      	sub	sp, #40	@ 0x28
 8001540:	af04      	add	r7, sp, #16
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	4608      	mov	r0, r1
 8001546:	4611      	mov	r1, r2
 8001548:	461a      	mov	r2, r3
 800154a:	4603      	mov	r3, r0
 800154c:	72fb      	strb	r3, [r7, #11]
 800154e:	460b      	mov	r3, r1
 8001550:	813b      	strh	r3, [r7, #8]
 8001552:	4613      	mov	r3, r2
 8001554:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001556:	2300      	movs	r3, #0
 8001558:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800155a:	7afb      	ldrb	r3, [r7, #11]
 800155c:	b299      	uxth	r1, r3
 800155e:	88f8      	ldrh	r0, [r7, #6]
 8001560:	893a      	ldrh	r2, [r7, #8]
 8001562:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001566:	9302      	str	r3, [sp, #8]
 8001568:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800156a:	9301      	str	r3, [sp, #4]
 800156c:	6a3b      	ldr	r3, [r7, #32]
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	4603      	mov	r3, r0
 8001572:	68f8      	ldr	r0, [r7, #12]
 8001574:	f001 ff68 	bl	8003448 <HAL_I2C_Mem_Read>
 8001578:	4603      	mov	r3, r0
 800157a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800157c:	7dfb      	ldrb	r3, [r7, #23]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d004      	beq.n	800158c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001582:	7afb      	ldrb	r3, [r7, #11]
 8001584:	4619      	mov	r1, r3
 8001586:	68f8      	ldr	r0, [r7, #12]
 8001588:	f000 f832 	bl	80015f0 <I2Cx_Error>
  }
  return status;
 800158c:	7dfb      	ldrb	r3, [r7, #23]
}
 800158e:	4618      	mov	r0, r3
 8001590:	3718      	adds	r7, #24
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b08a      	sub	sp, #40	@ 0x28
 800159a:	af04      	add	r7, sp, #16
 800159c:	60f8      	str	r0, [r7, #12]
 800159e:	4608      	mov	r0, r1
 80015a0:	4611      	mov	r1, r2
 80015a2:	461a      	mov	r2, r3
 80015a4:	4603      	mov	r3, r0
 80015a6:	72fb      	strb	r3, [r7, #11]
 80015a8:	460b      	mov	r3, r1
 80015aa:	813b      	strh	r3, [r7, #8]
 80015ac:	4613      	mov	r3, r2
 80015ae:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80015b0:	2300      	movs	r3, #0
 80015b2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80015b4:	7afb      	ldrb	r3, [r7, #11]
 80015b6:	b299      	uxth	r1, r3
 80015b8:	88f8      	ldrh	r0, [r7, #6]
 80015ba:	893a      	ldrh	r2, [r7, #8]
 80015bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015c0:	9302      	str	r3, [sp, #8]
 80015c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80015c4:	9301      	str	r3, [sp, #4]
 80015c6:	6a3b      	ldr	r3, [r7, #32]
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	4603      	mov	r3, r0
 80015cc:	68f8      	ldr	r0, [r7, #12]
 80015ce:	f001 fe27 	bl	8003220 <HAL_I2C_Mem_Write>
 80015d2:	4603      	mov	r3, r0
 80015d4:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80015d6:	7dfb      	ldrb	r3, [r7, #23]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d004      	beq.n	80015e6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80015dc:	7afb      	ldrb	r3, [r7, #11]
 80015de:	4619      	mov	r1, r3
 80015e0:	68f8      	ldr	r0, [r7, #12]
 80015e2:	f000 f805 	bl	80015f0 <I2Cx_Error>
  }
  return status;
 80015e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3718      	adds	r7, #24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	460b      	mov	r3, r1
 80015fa:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f001 fde0 	bl	80031c2 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff ff6c 	bl	80014e0 <I2Cx_Init>
}
 8001608:	bf00      	nop
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001614:	4802      	ldr	r0, [pc, #8]	@ (8001620 <SENSOR_IO_Init+0x10>)
 8001616:	f7ff ff63 	bl	80014e0 <I2Cx_Init>
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000c1c 	.word	0x20000c1c

08001624 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af02      	add	r7, sp, #8
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
 800162e:	460b      	mov	r3, r1
 8001630:	71bb      	strb	r3, [r7, #6]
 8001632:	4613      	mov	r3, r2
 8001634:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001636:	79bb      	ldrb	r3, [r7, #6]
 8001638:	b29a      	uxth	r2, r3
 800163a:	79f9      	ldrb	r1, [r7, #7]
 800163c:	2301      	movs	r3, #1
 800163e:	9301      	str	r3, [sp, #4]
 8001640:	1d7b      	adds	r3, r7, #5
 8001642:	9300      	str	r3, [sp, #0]
 8001644:	2301      	movs	r3, #1
 8001646:	4803      	ldr	r0, [pc, #12]	@ (8001654 <SENSOR_IO_Write+0x30>)
 8001648:	f7ff ffa5 	bl	8001596 <I2Cx_WriteMultiple>
}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000c1c 	.word	0x20000c1c

08001658 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af02      	add	r7, sp, #8
 800165e:	4603      	mov	r3, r0
 8001660:	460a      	mov	r2, r1
 8001662:	71fb      	strb	r3, [r7, #7]
 8001664:	4613      	mov	r3, r2
 8001666:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800166c:	79bb      	ldrb	r3, [r7, #6]
 800166e:	b29a      	uxth	r2, r3
 8001670:	79f9      	ldrb	r1, [r7, #7]
 8001672:	2301      	movs	r3, #1
 8001674:	9301      	str	r3, [sp, #4]
 8001676:	f107 030f 	add.w	r3, r7, #15
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2301      	movs	r3, #1
 800167e:	4804      	ldr	r0, [pc, #16]	@ (8001690 <SENSOR_IO_Read+0x38>)
 8001680:	f7ff ff5c 	bl	800153c <I2Cx_ReadMultiple>

  return read_value;
 8001684:	7bfb      	ldrb	r3, [r7, #15]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000c1c 	.word	0x20000c1c

08001694 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af02      	add	r7, sp, #8
 800169a:	603a      	str	r2, [r7, #0]
 800169c:	461a      	mov	r2, r3
 800169e:	4603      	mov	r3, r0
 80016a0:	71fb      	strb	r3, [r7, #7]
 80016a2:	460b      	mov	r3, r1
 80016a4:	71bb      	strb	r3, [r7, #6]
 80016a6:	4613      	mov	r3, r2
 80016a8:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80016aa:	79bb      	ldrb	r3, [r7, #6]
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	79f9      	ldrb	r1, [r7, #7]
 80016b0:	88bb      	ldrh	r3, [r7, #4]
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2301      	movs	r3, #1
 80016ba:	4804      	ldr	r0, [pc, #16]	@ (80016cc <SENSOR_IO_ReadMultiple+0x38>)
 80016bc:	f7ff ff3e 	bl	800153c <I2Cx_ReadMultiple>
 80016c0:	4603      	mov	r3, r0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000c1c 	.word	0x20000c1c

080016d0 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 80016d6:	4b3b      	ldr	r3, [pc, #236]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 80016d8:	4a3b      	ldr	r2, [pc, #236]	@ (80017c8 <BSP_QSPI_Init+0xf8>)
 80016da:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 80016dc:	4839      	ldr	r0, [pc, #228]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 80016de:	f002 fbd1 	bl	8003e84 <HAL_OSPI_DeInit>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e067      	b.n	80017bc <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 80016ec:	f000 f990 	bl	8001a10 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 80016f0:	4b34      	ldr	r3, [pc, #208]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 80016f2:	2204      	movs	r2, #4
 80016f4:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 80016f6:	4b33      	ldr	r3, [pc, #204]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 80016fc:	4b31      	ldr	r3, [pc, #196]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 80016fe:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001702:	60da      	str	r2, [r3, #12]
 8001704:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001708:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	fa93 f3a3 	rbit	r3, r3
 8001710:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d101      	bne.n	8001720 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 800171c:	2320      	movs	r3, #32
 800171e:	e003      	b.n	8001728 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	fab3 f383 	clz	r3, r3
 8001726:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8001728:	461a      	mov	r2, r3
 800172a:	4b26      	ldr	r3, [pc, #152]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 800172c:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 800172e:	4b25      	ldr	r3, [pc, #148]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 8001730:	2201      	movs	r2, #1
 8001732:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8001734:	4b23      	ldr	r3, [pc, #140]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 8001736:	2200      	movs	r2, #0
 8001738:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 800173a:	4b22      	ldr	r3, [pc, #136]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 800173c:	2200      	movs	r2, #0
 800173e:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8001740:	4b20      	ldr	r3, [pc, #128]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 8001742:	2204      	movs	r2, #4
 8001744:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001746:	4b1f      	ldr	r3, [pc, #124]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 8001748:	2200      	movs	r2, #0
 800174a:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 800174c:	4b1d      	ldr	r3, [pc, #116]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 800174e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001752:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8001754:	4b1b      	ldr	r3, [pc, #108]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 8001756:	2200      	movs	r2, #0
 8001758:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 800175a:	4b1a      	ldr	r3, [pc, #104]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 800175c:	2200      	movs	r2, #0
 800175e:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001760:	4818      	ldr	r0, [pc, #96]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 8001762:	f002 fae5 	bl	8003d30 <HAL_OSPI_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e025      	b.n	80017bc <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8001770:	4814      	ldr	r0, [pc, #80]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 8001772:	f000 f98d 	bl	8001a90 <QSPI_ResetMemory>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 800177c:	2304      	movs	r3, #4
 800177e:	e01d      	b.n	80017bc <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8001780:	2101      	movs	r1, #1
 8001782:	4810      	ldr	r0, [pc, #64]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 8001784:	f000 fa72 	bl	8001c6c <QSPI_QuadMode>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e014      	b.n	80017bc <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8001792:	2101      	movs	r1, #1
 8001794:	480b      	ldr	r0, [pc, #44]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 8001796:	f000 fb15 	bl	8001dc4 <QSPI_HighPerfMode>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e00b      	b.n	80017bc <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 80017a4:	4b07      	ldr	r3, [pc, #28]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 80017a6:	2202      	movs	r2, #2
 80017a8:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80017aa:	4806      	ldr	r0, [pc, #24]	@ (80017c4 <BSP_QSPI_Init+0xf4>)
 80017ac:	f002 fac0 	bl	8003d30 <HAL_OSPI_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e000      	b.n	80017bc <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20000c70 	.word	0x20000c70
 80017c8:	a0001000 	.word	0xa0001000

080017cc <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b098      	sub	sp, #96	@ 0x60
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 80017d8:	2300      	movs	r3, #0
 80017da:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 80017e0:	23eb      	movs	r3, #235	@ 0xeb
 80017e2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 80017e4:	2301      	movs	r3, #1
 80017e6:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 80017e8:	2300      	movs	r3, #0
 80017ea:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 80017f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 80017fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017fe:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001800:	2300      	movs	r3, #0
 8001802:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8001804:	23aa      	movs	r3, #170	@ 0xaa
 8001806:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 8001808:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800180c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 800180e:	2300      	movs	r3, #0
 8001810:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 8001812:	2300      	movs	r3, #0
 8001814:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 8001816:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 800181a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 8001820:	2300      	movs	r3, #0
 8001822:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 8001824:	2304      	movs	r3, #4
 8001826:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800182c:	2300      	movs	r3, #0
 800182e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001830:	f107 0310 	add.w	r3, r7, #16
 8001834:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001838:	4619      	mov	r1, r3
 800183a:	480c      	ldr	r0, [pc, #48]	@ (800186c <BSP_QSPI_Read+0xa0>)
 800183c:	f002 fb49 	bl	8003ed2 <HAL_OSPI_Command>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e00b      	b.n	8001862 <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800184a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800184e:	68f9      	ldr	r1, [r7, #12]
 8001850:	4806      	ldr	r0, [pc, #24]	@ (800186c <BSP_QSPI_Read+0xa0>)
 8001852:	f002 fc32 	bl	80040ba <HAL_OSPI_Receive>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e000      	b.n	8001862 <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8001860:	2300      	movs	r3, #0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3760      	adds	r7, #96	@ 0x60
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000c70 	.word	0x20000c70

08001870 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b09c      	sub	sp, #112	@ 0x70
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001884:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8001886:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	429a      	cmp	r2, r3
 800188c:	d901      	bls.n	8001892 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4413      	add	r3, r2
 800189c:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 80018a6:	2338      	movs	r3, #56	@ 0x38
 80018a8:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80018aa:	2301      	movs	r3, #1
 80018ac:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80018ae:	2300      	movs	r3, #0
 80018b0:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 80018b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018ba:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80018bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018c0:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80018c6:	2300      	movs	r3, #0
 80018c8:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 80018ca:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80018ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80018d0:	2300      	movs	r3, #0
 80018d2:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 80018d4:	2300      	movs	r3, #0
 80018d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80018d8:	2300      	movs	r3, #0
 80018da:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80018dc:	2300      	movs	r3, #0
 80018de:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80018e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80018e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 80018e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80018e6:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 80018e8:	4823      	ldr	r0, [pc, #140]	@ (8001978 <BSP_QSPI_Write+0x108>)
 80018ea:	f000 f918 	bl	8001b1e <QSPI_WriteEnable>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e03b      	b.n	8001970 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001900:	4619      	mov	r1, r3
 8001902:	481d      	ldr	r0, [pc, #116]	@ (8001978 <BSP_QSPI_Write+0x108>)
 8001904:	f002 fae5 	bl	8003ed2 <HAL_OSPI_Command>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e02e      	b.n	8001970 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001916:	68f9      	ldr	r1, [r7, #12]
 8001918:	4817      	ldr	r0, [pc, #92]	@ (8001978 <BSP_QSPI_Write+0x108>)
 800191a:	f002 fb5b 	bl	8003fd4 <HAL_OSPI_Transmit>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e023      	b.n	8001970 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001928:	f241 3188 	movw	r1, #5000	@ 0x1388
 800192c:	4812      	ldr	r0, [pc, #72]	@ (8001978 <BSP_QSPI_Write+0x108>)
 800192e:	f000 f952 	bl	8001bd6 <QSPI_AutoPollingMemReady>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e019      	b.n	8001970 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 800193c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800193e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001940:	4413      	add	r3, r2
 8001942:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 8001944:	68fa      	ldr	r2, [r7, #12]
 8001946:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001948:	4413      	add	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 800194c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800194e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001952:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001954:	429a      	cmp	r2, r3
 8001956:	d203      	bcs.n	8001960 <BSP_QSPI_Write+0xf0>
 8001958:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800195a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	e001      	b.n	8001964 <BSP_QSPI_Write+0xf4>
 8001960:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001964:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 8001966:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001968:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800196a:	429a      	cmp	r2, r3
 800196c:	d3b8      	bcc.n	80018e0 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	3770      	adds	r7, #112	@ 0x70
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20000c70 	.word	0x20000c70

0800197c <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b096      	sub	sp, #88	@ 0x58
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001984:	2300      	movs	r3, #0
 8001986:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001988:	2300      	movs	r3, #0
 800198a:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 800198c:	23d8      	movs	r3, #216	@ 0xd8
 800198e:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001990:	2301      	movs	r3, #1
 8001992:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001994:	2300      	movs	r3, #0
 8001996:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001998:	2300      	movs	r3, #0
 800199a:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 80019a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019a4:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80019a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80019b4:	2300      	movs	r3, #0
 80019b6:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80019bc:	2300      	movs	r3, #0
 80019be:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80019c0:	2300      	movs	r3, #0
 80019c2:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 80019c4:	4811      	ldr	r0, [pc, #68]	@ (8001a0c <BSP_QSPI_Erase_Block+0x90>)
 80019c6:	f000 f8aa 	bl	8001b1e <QSPI_WriteEnable>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e017      	b.n	8001a04 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80019d4:	f107 0308 	add.w	r3, r7, #8
 80019d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019dc:	4619      	mov	r1, r3
 80019de:	480b      	ldr	r0, [pc, #44]	@ (8001a0c <BSP_QSPI_Erase_Block+0x90>)
 80019e0:	f002 fa77 	bl	8003ed2 <HAL_OSPI_Command>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e00a      	b.n	8001a04 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 80019ee:	f640 51ac 	movw	r1, #3500	@ 0xdac
 80019f2:	4806      	ldr	r0, [pc, #24]	@ (8001a0c <BSP_QSPI_Erase_Block+0x90>)
 80019f4:	f000 f8ef 	bl	8001bd6 <QSPI_AutoPollingMemReady>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e000      	b.n	8001a04 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3758      	adds	r7, #88	@ 0x58
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20000c70 	.word	0x20000c70

08001a10 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b088      	sub	sp, #32
 8001a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8001a16:	4b1c      	ldr	r3, [pc, #112]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a20:	6513      	str	r3, [r2, #80]	@ 0x50
 8001a22:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a2a:	60bb      	str	r3, [r7, #8]
 8001a2c:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001a2e:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	4a15      	ldr	r2, [pc, #84]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a38:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001a3a:	4b13      	ldr	r3, [pc, #76]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	4a12      	ldr	r2, [pc, #72]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a44:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a4c:	f043 0310 	orr.w	r3, r3, #16
 8001a50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a52:	4b0d      	ldr	r3, [pc, #52]	@ (8001a88 <BSP_QSPI_MspInit+0x78>)
 8001a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a56:	f003 0310 	and.w	r3, r3, #16
 8001a5a:	607b      	str	r3, [r7, #4]
 8001a5c:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001a5e:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001a62:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001a64:	2302      	movs	r3, #2
 8001a66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001a70:	230a      	movs	r3, #10
 8001a72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a74:	f107 030c 	add.w	r3, r7, #12
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4804      	ldr	r0, [pc, #16]	@ (8001a8c <BSP_QSPI_MspInit+0x7c>)
 8001a7c:	f001 f86a 	bl	8002b54 <HAL_GPIO_Init>
}
 8001a80:	bf00      	nop
 8001a82:	3720      	adds	r7, #32
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	48001000 	.word	0x48001000

08001a90 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b096      	sub	sp, #88	@ 0x58
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001aa0:	2366      	movs	r3, #102	@ 0x66
 8001aa2:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ac8:	f107 0308 	add.w	r3, r7, #8
 8001acc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f002 f9fd 	bl	8003ed2 <HAL_OSPI_Command>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e019      	b.n	8001b16 <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001ae2:	2399      	movs	r3, #153	@ 0x99
 8001ae4:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ae6:	f107 0308 	add.w	r3, r7, #8
 8001aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aee:	4619      	mov	r1, r3
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f002 f9ee 	bl	8003ed2 <HAL_OSPI_Command>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e00a      	b.n	8001b16 <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001b00:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f000 f866 	bl	8001bd6 <QSPI_AutoPollingMemReady>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e000      	b.n	8001b16 <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3758      	adds	r7, #88	@ 0x58
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b09c      	sub	sp, #112	@ 0x70
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001b26:	2300      	movs	r3, #0
 8001b28:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8001b2e:	2306      	movs	r3, #6
 8001b30:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001b32:	2301      	movs	r3, #1
 8001b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001b36:	2300      	movs	r3, #0
 8001b38:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001b52:	2300      	movs	r3, #0
 8001b54:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b56:	f107 0320 	add.w	r3, r7, #32
 8001b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b5e:	4619      	mov	r1, r3
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f002 f9b6 	bl	8003ed2 <HAL_OSPI_Command>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e02e      	b.n	8001bce <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8001b70:	2302      	movs	r3, #2
 8001b72:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8001b74:	2302      	movs	r3, #2
 8001b76:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001b7c:	2310      	movs	r3, #16
 8001b7e:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001b80:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b84:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8001b86:	2305      	movs	r3, #5
 8001b88:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8001b8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8001b90:	2301      	movs	r3, #1
 8001b92:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8001b94:	2300      	movs	r3, #0
 8001b96:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b98:	f107 0320 	add.w	r3, r7, #32
 8001b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f002 f995 	bl	8003ed2 <HAL_OSPI_Command>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e00d      	b.n	8001bce <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bb2:	f107 030c 	add.w	r3, r7, #12
 8001bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bba:	4619      	mov	r1, r3
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f002 fb1f 	bl	8004200 <HAL_OSPI_AutoPolling>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e000      	b.n	8001bce <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3770      	adds	r7, #112	@ 0x70
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b09c      	sub	sp, #112	@ 0x70
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001be0:	2300      	movs	r3, #0
 8001be2:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001be8:	2305      	movs	r3, #5
 8001bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001bec:	2301      	movs	r3, #1
 8001bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001c00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c04:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8001c06:	2301      	movs	r3, #1
 8001c08:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001c16:	2300      	movs	r3, #0
 8001c18:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001c26:	2310      	movs	r3, #16
 8001c28:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001c2a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c2e:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c30:	f107 0320 	add.w	r3, r7, #32
 8001c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c38:	4619      	mov	r1, r3
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f002 f949 	bl	8003ed2 <HAL_OSPI_Command>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e00c      	b.n	8001c64 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8001c4a:	f107 030c 	add.w	r3, r7, #12
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	4619      	mov	r1, r3
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f002 fad4 	bl	8004200 <HAL_OSPI_AutoPolling>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e000      	b.n	8001c64 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8001c62:	2300      	movs	r3, #0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3770      	adds	r7, #112	@ 0x70
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b098      	sub	sp, #96	@ 0x60
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	460b      	mov	r3, r1
 8001c76:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001c80:	2305      	movs	r3, #5
 8001c82:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001c84:	2301      	movs	r3, #1
 8001c86:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001c90:	2300      	movs	r3, #0
 8001c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001c94:	2300      	movs	r3, #0
 8001c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001c98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001caa:	2300      	movs	r3, #0
 8001cac:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cb2:	f107 0310 	add.w	r3, r7, #16
 8001cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cba:	4619      	mov	r1, r3
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f002 f908 	bl	8003ed2 <HAL_OSPI_Command>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e077      	b.n	8001dbc <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ccc:	f107 030f 	add.w	r3, r7, #15
 8001cd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f002 f9ef 	bl	80040ba <HAL_OSPI_Receive>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e06a      	b.n	8001dbc <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f7ff ff19 	bl	8001b1e <QSPI_WriteEnable>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e062      	b.n	8001dbc <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8001cf6:	78fb      	ldrb	r3, [r7, #3]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d105      	bne.n	8001d08 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
 8001cfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	73fb      	strb	r3, [r7, #15]
 8001d06:	e004      	b.n	8001d12 <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
 8001d0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001d12:	2301      	movs	r3, #1
 8001d14:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d16:	f107 0310 	add.w	r3, r7, #16
 8001d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d1e:	4619      	mov	r1, r3
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f002 f8d6 	bl	8003ed2 <HAL_OSPI_Command>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e045      	b.n	8001dbc <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d30:	f107 030f 	add.w	r3, r7, #15
 8001d34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d38:	4619      	mov	r1, r3
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f002 f94a 	bl	8003fd4 <HAL_OSPI_Transmit>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e038      	b.n	8001dbc <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001d4a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff ff41 	bl	8001bd6 <QSPI_AutoPollingMemReady>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e02e      	b.n	8001dbc <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001d5e:	2305      	movs	r3, #5
 8001d60:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d62:	f107 0310 	add.w	r3, r7, #16
 8001d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f002 f8b0 	bl	8003ed2 <HAL_OSPI_Command>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e01f      	b.n	8001dbc <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d7c:	f107 030f 	add.w	r3, r7, #15
 8001d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d84:	4619      	mov	r1, r3
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f002 f997 	bl	80040ba <HAL_OSPI_Receive>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e012      	b.n	8001dbc <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <QSPI_QuadMode+0x13a>
 8001da0:	78fb      	ldrb	r3, [r7, #3]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d007      	beq.n	8001db6 <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d004      	beq.n	8001dba <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001db0:	78fb      	ldrb	r3, [r7, #3]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e000      	b.n	8001dbc <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3760      	adds	r7, #96	@ 0x60
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b098      	sub	sp, #96	@ 0x60
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	460b      	mov	r3, r1
 8001dce:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001dd8:	2305      	movs	r3, #5
 8001dda:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001de0:	2300      	movs	r3, #0
 8001de2:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001de4:	2300      	movs	r3, #0
 8001de6:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001de8:	2300      	movs	r3, #0
 8001dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001dec:	2300      	movs	r3, #0
 8001dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001df0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001df4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001df6:	2300      	movs	r3, #0
 8001df8:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001e02:	2300      	movs	r3, #0
 8001e04:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001e06:	2300      	movs	r3, #0
 8001e08:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e0a:	f107 0310 	add.w	r3, r7, #16
 8001e0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e12:	4619      	mov	r1, r3
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f002 f85c 	bl	8003ed2 <HAL_OSPI_Command>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e09a      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e24:	f107 030c 	add.w	r3, r7, #12
 8001e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f002 f943 	bl	80040ba <HAL_OSPI_Receive>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e08d      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001e3e:	2315      	movs	r3, #21
 8001e40:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001e42:	2302      	movs	r3, #2
 8001e44:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e46:	f107 0310 	add.w	r3, r7, #16
 8001e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e4e:	4619      	mov	r1, r3
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f002 f83e 	bl	8003ed2 <HAL_OSPI_Command>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e07c      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e60:	f107 030c 	add.w	r3, r7, #12
 8001e64:	3301      	adds	r3, #1
 8001e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f002 f924 	bl	80040ba <HAL_OSPI_Receive>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e06e      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f7ff fe4e 	bl	8001b1e <QSPI_WriteEnable>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e066      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001e8c:	78fb      	ldrb	r3, [r7, #3]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d105      	bne.n	8001e9e <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001e92:	7bbb      	ldrb	r3, [r7, #14]
 8001e94:	f043 0302 	orr.w	r3, r3, #2
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	73bb      	strb	r3, [r7, #14]
 8001e9c:	e004      	b.n	8001ea8 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001e9e:	7bbb      	ldrb	r3, [r7, #14]
 8001ea0:	f023 0302 	bic.w	r3, r3, #2
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8001eac:	2303      	movs	r3, #3
 8001eae:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001eb0:	f107 0310 	add.w	r3, r7, #16
 8001eb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eb8:	4619      	mov	r1, r3
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f002 f809 	bl	8003ed2 <HAL_OSPI_Command>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e047      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f002 f87d 	bl	8003fd4 <HAL_OSPI_Transmit>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e03a      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001ee4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff fe74 	bl	8001bd6 <QSPI_AutoPollingMemReady>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e030      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001ef8:	2315      	movs	r3, #21
 8001efa:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001efc:	2302      	movs	r3, #2
 8001efe:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f00:	f107 0310 	add.w	r3, r7, #16
 8001f04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f08:	4619      	mov	r1, r3
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f001 ffe1 	bl	8003ed2 <HAL_OSPI_Command>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e01f      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f1a:	f107 030c 	add.w	r3, r7, #12
 8001f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f22:	4619      	mov	r1, r3
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f002 f8c8 	bl	80040ba <HAL_OSPI_Receive>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e012      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001f34:	7b7b      	ldrb	r3, [r7, #13]
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d102      	bne.n	8001f44 <QSPI_HighPerfMode+0x180>
 8001f3e:	78fb      	ldrb	r3, [r7, #3]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d007      	beq.n	8001f54 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001f44:	7b7b      	ldrb	r3, [r7, #13]
 8001f46:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d004      	beq.n	8001f58 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001f4e:	78fb      	ldrb	r3, [r7, #3]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e000      	b.n	8001f5a <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3760      	adds	r7, #96	@ 0x60
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
	...

08001f64 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001f6e:	4b09      	ldr	r3, [pc, #36]	@ (8001f94 <BSP_TSENSOR_Init+0x30>)
 8001f70:	4a09      	ldr	r2, [pc, #36]	@ (8001f98 <BSP_TSENSOR_Init+0x34>)
 8001f72:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001f74:	f7ff fb4c 	bl	8001610 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001f78:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <BSP_TSENSOR_Init+0x30>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2100      	movs	r1, #0
 8001f80:	20be      	movs	r0, #190	@ 0xbe
 8001f82:	4798      	blx	r3

  ret = TSENSOR_OK;
 8001f84:	2300      	movs	r3, #0
 8001f86:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001f88:	79fb      	ldrb	r3, [r7, #7]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	20000cc0 	.word	0x20000cc0
 8001f98:	2000000c 	.word	0x2000000c

08001f9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe0 <HAL_MspInit+0x44>)
 8001fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa6:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe0 <HAL_MspInit+0x44>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fae:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe0 <HAL_MspInit+0x44>)
 8001fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fba:	4b09      	ldr	r3, [pc, #36]	@ (8001fe0 <HAL_MspInit+0x44>)
 8001fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fbe:	4a08      	ldr	r2, [pc, #32]	@ (8001fe0 <HAL_MspInit+0x44>)
 8001fc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fc6:	4b06      	ldr	r3, [pc, #24]	@ (8001fe0 <HAL_MspInit+0x44>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fce:	603b      	str	r3, [r7, #0]
 8001fd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40021000 	.word	0x40021000

08001fe4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b0ae      	sub	sp, #184	@ 0xb8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	605a      	str	r2, [r3, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
 8001ff8:	60da      	str	r2, [r3, #12]
 8001ffa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ffc:	f107 0310 	add.w	r3, r7, #16
 8002000:	2294      	movs	r2, #148	@ 0x94
 8002002:	2100      	movs	r1, #0
 8002004:	4618      	mov	r0, r3
 8002006:	f006 ff92 	bl	8008f2e <memset>
  if(hi2c->Instance==I2C2)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a21      	ldr	r2, [pc, #132]	@ (8002094 <HAL_I2C_MspInit+0xb0>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d13b      	bne.n	800208c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002018:	2300      	movs	r3, #0
 800201a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800201c:	f107 0310 	add.w	r3, r7, #16
 8002020:	4618      	mov	r0, r3
 8002022:	f003 fab9 	bl	8005598 <HAL_RCCEx_PeriphCLKConfig>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800202c:	f7ff f93c 	bl	80012a8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002030:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <HAL_I2C_MspInit+0xb4>)
 8002032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002034:	4a18      	ldr	r2, [pc, #96]	@ (8002098 <HAL_I2C_MspInit+0xb4>)
 8002036:	f043 0302 	orr.w	r3, r3, #2
 800203a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800203c:	4b16      	ldr	r3, [pc, #88]	@ (8002098 <HAL_I2C_MspInit+0xb4>)
 800203e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002048:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800204c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002050:	2312      	movs	r3, #18
 8002052:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205c:	2303      	movs	r3, #3
 800205e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002062:	2304      	movs	r3, #4
 8002064:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002068:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800206c:	4619      	mov	r1, r3
 800206e:	480b      	ldr	r0, [pc, #44]	@ (800209c <HAL_I2C_MspInit+0xb8>)
 8002070:	f000 fd70 	bl	8002b54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002074:	4b08      	ldr	r3, [pc, #32]	@ (8002098 <HAL_I2C_MspInit+0xb4>)
 8002076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002078:	4a07      	ldr	r2, [pc, #28]	@ (8002098 <HAL_I2C_MspInit+0xb4>)
 800207a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800207e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002080:	4b05      	ldr	r3, [pc, #20]	@ (8002098 <HAL_I2C_MspInit+0xb4>)
 8002082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002084:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002088:	60bb      	str	r3, [r7, #8]
 800208a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800208c:	bf00      	nop
 800208e:	37b8      	adds	r7, #184	@ 0xb8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40005800 	.word	0x40005800
 8002098:	40021000 	.word	0x40021000
 800209c:	48000400 	.word	0x48000400

080020a0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a0b      	ldr	r2, [pc, #44]	@ (80020dc <HAL_I2C_MspDeInit+0x3c>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d10f      	bne.n	80020d2 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80020b2:	4b0b      	ldr	r3, [pc, #44]	@ (80020e0 <HAL_I2C_MspDeInit+0x40>)
 80020b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b6:	4a0a      	ldr	r2, [pc, #40]	@ (80020e0 <HAL_I2C_MspDeInit+0x40>)
 80020b8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80020bc:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80020be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80020c2:	4808      	ldr	r0, [pc, #32]	@ (80020e4 <HAL_I2C_MspDeInit+0x44>)
 80020c4:	f000 fed8 	bl	8002e78 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80020c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80020cc:	4805      	ldr	r0, [pc, #20]	@ (80020e4 <HAL_I2C_MspDeInit+0x44>)
 80020ce:	f000 fed3 	bl	8002e78 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40005800 	.word	0x40005800
 80020e0:	40021000 	.word	0x40021000
 80020e4:	48000400 	.word	0x48000400

080020e8 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b0aa      	sub	sp, #168	@ 0xa8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020f0:	f107 0314 	add.w	r3, r7, #20
 80020f4:	2294      	movs	r2, #148	@ 0x94
 80020f6:	2100      	movs	r1, #0
 80020f8:	4618      	mov	r0, r3
 80020fa:	f006 ff18 	bl	8008f2e <memset>
  if(hospi->Instance==OCTOSPI1)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a17      	ldr	r2, [pc, #92]	@ (8002160 <HAL_OSPI_MspInit+0x78>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d127      	bne.n	8002158 <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002108:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800210c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800210e:	2300      	movs	r3, #0
 8002110:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002114:	f107 0314 	add.w	r3, r7, #20
 8002118:	4618      	mov	r0, r3
 800211a:	f003 fa3d 	bl	8005598 <HAL_RCCEx_PeriphCLKConfig>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 8002124:	f7ff f8c0 	bl	80012a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002128:	4b0e      	ldr	r3, [pc, #56]	@ (8002164 <HAL_OSPI_MspInit+0x7c>)
 800212a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212c:	4a0d      	ldr	r2, [pc, #52]	@ (8002164 <HAL_OSPI_MspInit+0x7c>)
 800212e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002132:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002134:	4b0b      	ldr	r3, [pc, #44]	@ (8002164 <HAL_OSPI_MspInit+0x7c>)
 8002136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002138:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800213c:	613b      	str	r3, [r7, #16]
 800213e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002140:	4b08      	ldr	r3, [pc, #32]	@ (8002164 <HAL_OSPI_MspInit+0x7c>)
 8002142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002144:	4a07      	ldr	r2, [pc, #28]	@ (8002164 <HAL_OSPI_MspInit+0x7c>)
 8002146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800214a:	6513      	str	r3, [r2, #80]	@ 0x50
 800214c:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <HAL_OSPI_MspInit+0x7c>)
 800214e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8002158:	bf00      	nop
 800215a:	37a8      	adds	r7, #168	@ 0xa8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	a0001000 	.word	0xa0001000
 8002164:	40021000 	.word	0x40021000

08002168 <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a0a      	ldr	r2, [pc, #40]	@ (80021a0 <HAL_OSPI_MspDeInit+0x38>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d10b      	bne.n	8002192 <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 800217a:	4b0a      	ldr	r3, [pc, #40]	@ (80021a4 <HAL_OSPI_MspDeInit+0x3c>)
 800217c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217e:	4a09      	ldr	r2, [pc, #36]	@ (80021a4 <HAL_OSPI_MspDeInit+0x3c>)
 8002180:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002184:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 8002186:	4b07      	ldr	r3, [pc, #28]	@ (80021a4 <HAL_OSPI_MspDeInit+0x3c>)
 8002188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800218a:	4a06      	ldr	r2, [pc, #24]	@ (80021a4 <HAL_OSPI_MspDeInit+0x3c>)
 800218c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002190:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	a0001000 	.word	0xa0001000
 80021a4:	40021000 	.word	0x40021000

080021a8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b08a      	sub	sp, #40	@ 0x28
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 0314 	add.w	r3, r7, #20
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a17      	ldr	r2, [pc, #92]	@ (8002224 <HAL_SPI_MspInit+0x7c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d128      	bne.n	800221c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80021ca:	4b17      	ldr	r3, [pc, #92]	@ (8002228 <HAL_SPI_MspInit+0x80>)
 80021cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ce:	4a16      	ldr	r2, [pc, #88]	@ (8002228 <HAL_SPI_MspInit+0x80>)
 80021d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80021d6:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <HAL_SPI_MspInit+0x80>)
 80021d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021e2:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <HAL_SPI_MspInit+0x80>)
 80021e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e6:	4a10      	ldr	r2, [pc, #64]	@ (8002228 <HAL_SPI_MspInit+0x80>)
 80021e8:	f043 0304 	orr.w	r3, r3, #4
 80021ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002228 <HAL_SPI_MspInit+0x80>)
 80021f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f2:	f003 0304 	and.w	r3, r3, #4
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80021fa:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80021fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002200:	2302      	movs	r3, #2
 8002202:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002208:	2303      	movs	r3, #3
 800220a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800220c:	2306      	movs	r3, #6
 800220e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	4619      	mov	r1, r3
 8002216:	4805      	ldr	r0, [pc, #20]	@ (800222c <HAL_SPI_MspInit+0x84>)
 8002218:	f000 fc9c 	bl	8002b54 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	@ 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40003c00 	.word	0x40003c00
 8002228:	40021000 	.word	0x40021000
 800222c:	48000800 	.word	0x48000800

08002230 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08a      	sub	sp, #40	@ 0x28
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	f107 0314 	add.w	r3, r7, #20
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002250:	d132      	bne.n	80022b8 <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002252:	4b24      	ldr	r3, [pc, #144]	@ (80022e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002256:	4a23      	ldr	r2, [pc, #140]	@ (80022e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002258:	f043 0301 	orr.w	r3, r3, #1
 800225c:	6593      	str	r3, [r2, #88]	@ 0x58
 800225e:	4b21      	ldr	r3, [pc, #132]	@ (80022e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	613b      	str	r3, [r7, #16]
 8002268:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226a:	4b1e      	ldr	r3, [pc, #120]	@ (80022e4 <HAL_TIM_Base_MspInit+0xb4>)
 800226c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226e:	4a1d      	ldr	r2, [pc, #116]	@ (80022e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002270:	f043 0301 	orr.w	r3, r3, #1
 8002274:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002276:	4b1b      	ldr	r3, [pc, #108]	@ (80022e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002282:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002290:	2300      	movs	r3, #0
 8002292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002294:	2301      	movs	r3, #1
 8002296:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002298:	f107 0314 	add.w	r3, r7, #20
 800229c:	4619      	mov	r1, r3
 800229e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022a2:	f000 fc57 	bl	8002b54 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2100      	movs	r1, #0
 80022aa:	201c      	movs	r0, #28
 80022ac:	f000 fc1b 	bl	8002ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022b0:	201c      	movs	r0, #28
 80022b2:	f000 fc34 	bl	8002b1e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80022b6:	e010      	b.n	80022da <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM3)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a0a      	ldr	r2, [pc, #40]	@ (80022e8 <HAL_TIM_Base_MspInit+0xb8>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d10b      	bne.n	80022da <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022c2:	4b08      	ldr	r3, [pc, #32]	@ (80022e4 <HAL_TIM_Base_MspInit+0xb4>)
 80022c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c6:	4a07      	ldr	r2, [pc, #28]	@ (80022e4 <HAL_TIM_Base_MspInit+0xb4>)
 80022c8:	f043 0302 	orr.w	r3, r3, #2
 80022cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80022ce:	4b05      	ldr	r3, [pc, #20]	@ (80022e4 <HAL_TIM_Base_MspInit+0xb4>)
 80022d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	60bb      	str	r3, [r7, #8]
 80022d8:	68bb      	ldr	r3, [r7, #8]
}
 80022da:	bf00      	nop
 80022dc:	3728      	adds	r7, #40	@ 0x28
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40021000 	.word	0x40021000
 80022e8:	40000400 	.word	0x40000400

080022ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b088      	sub	sp, #32
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f4:	f107 030c 	add.w	r3, r7, #12
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	60da      	str	r2, [r3, #12]
 8002302:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a11      	ldr	r2, [pc, #68]	@ (8002350 <HAL_TIM_MspPostInit+0x64>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d11b      	bne.n	8002346 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800230e:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <HAL_TIM_MspPostInit+0x68>)
 8002310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002312:	4a10      	ldr	r2, [pc, #64]	@ (8002354 <HAL_TIM_MspPostInit+0x68>)
 8002314:	f043 0302 	orr.w	r3, r3, #2
 8002318:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800231a:	4b0e      	ldr	r3, [pc, #56]	@ (8002354 <HAL_TIM_MspPostInit+0x68>)
 800231c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	60bb      	str	r3, [r7, #8]
 8002324:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002326:	2301      	movs	r3, #1
 8002328:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232a:	2302      	movs	r3, #2
 800232c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232e:	2300      	movs	r3, #0
 8002330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002332:	2300      	movs	r3, #0
 8002334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002336:	2302      	movs	r3, #2
 8002338:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233a:	f107 030c 	add.w	r3, r7, #12
 800233e:	4619      	mov	r1, r3
 8002340:	4805      	ldr	r0, [pc, #20]	@ (8002358 <HAL_TIM_MspPostInit+0x6c>)
 8002342:	f000 fc07 	bl	8002b54 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002346:	bf00      	nop
 8002348:	3720      	adds	r7, #32
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40000400 	.word	0x40000400
 8002354:	40021000 	.word	0x40021000
 8002358:	48000400 	.word	0x48000400

0800235c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b0ae      	sub	sp, #184	@ 0xb8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002364:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002374:	f107 0310 	add.w	r3, r7, #16
 8002378:	2294      	movs	r2, #148	@ 0x94
 800237a:	2100      	movs	r1, #0
 800237c:	4618      	mov	r0, r3
 800237e:	f006 fdd6 	bl	8008f2e <memset>
  if(huart->Instance==USART1)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a21      	ldr	r2, [pc, #132]	@ (800240c <HAL_UART_MspInit+0xb0>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d13a      	bne.n	8002402 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800238c:	2301      	movs	r3, #1
 800238e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002390:	2300      	movs	r3, #0
 8002392:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002394:	f107 0310 	add.w	r3, r7, #16
 8002398:	4618      	mov	r0, r3
 800239a:	f003 f8fd 	bl	8005598 <HAL_RCCEx_PeriphCLKConfig>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80023a4:	f7fe ff80 	bl	80012a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023a8:	4b19      	ldr	r3, [pc, #100]	@ (8002410 <HAL_UART_MspInit+0xb4>)
 80023aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ac:	4a18      	ldr	r2, [pc, #96]	@ (8002410 <HAL_UART_MspInit+0xb4>)
 80023ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023b2:	6613      	str	r3, [r2, #96]	@ 0x60
 80023b4:	4b16      	ldr	r3, [pc, #88]	@ (8002410 <HAL_UART_MspInit+0xb4>)
 80023b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c0:	4b13      	ldr	r3, [pc, #76]	@ (8002410 <HAL_UART_MspInit+0xb4>)
 80023c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c4:	4a12      	ldr	r2, [pc, #72]	@ (8002410 <HAL_UART_MspInit+0xb4>)
 80023c6:	f043 0302 	orr.w	r3, r3, #2
 80023ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023cc:	4b10      	ldr	r3, [pc, #64]	@ (8002410 <HAL_UART_MspInit+0xb4>)
 80023ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023d8:	23c0      	movs	r3, #192	@ 0xc0
 80023da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023de:	2302      	movs	r3, #2
 80023e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e4:	2300      	movs	r3, #0
 80023e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ea:	2303      	movs	r3, #3
 80023ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023f0:	2307      	movs	r3, #7
 80023f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80023fa:	4619      	mov	r1, r3
 80023fc:	4805      	ldr	r0, [pc, #20]	@ (8002414 <HAL_UART_MspInit+0xb8>)
 80023fe:	f000 fba9 	bl	8002b54 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002402:	bf00      	nop
 8002404:	37b8      	adds	r7, #184	@ 0xb8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40013800 	.word	0x40013800
 8002410:	40021000 	.word	0x40021000
 8002414:	48000400 	.word	0x48000400

08002418 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <NMI_Handler+0x4>

08002420 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002424:	bf00      	nop
 8002426:	e7fd      	b.n	8002424 <HardFault_Handler+0x4>

08002428 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800242c:	bf00      	nop
 800242e:	e7fd      	b.n	800242c <MemManage_Handler+0x4>

08002430 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002434:	bf00      	nop
 8002436:	e7fd      	b.n	8002434 <BusFault_Handler+0x4>

08002438 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800243c:	bf00      	nop
 800243e:	e7fd      	b.n	800243c <UsageFault_Handler+0x4>

08002440 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800244e:	b480      	push	{r7}
 8002450:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002452:	bf00      	nop
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr

0800246a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800246e:	f000 fa1b 	bl	80028a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800247c:	4802      	ldr	r0, [pc, #8]	@ (8002488 <TIM2_IRQHandler+0x10>)
 800247e:	f004 faad 	bl	80069dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000aa4 	.word	0x20000aa4

0800248c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return 1;
 8002490:	2301      	movs	r3, #1
}
 8002492:	4618      	mov	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <_kill>:

int _kill(int pid, int sig)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024a6:	f006 fe15 	bl	80090d4 <__errno>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2216      	movs	r2, #22
 80024ae:	601a      	str	r2, [r3, #0]
  return -1;
 80024b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <_exit>:

void _exit (int status)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024c4:	f04f 31ff 	mov.w	r1, #4294967295
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f7ff ffe7 	bl	800249c <_kill>
  while (1) {}    /* Make sure we hang here */
 80024ce:	bf00      	nop
 80024d0:	e7fd      	b.n	80024ce <_exit+0x12>

080024d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b086      	sub	sp, #24
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	60f8      	str	r0, [r7, #12]
 80024da:	60b9      	str	r1, [r7, #8]
 80024dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	e00a      	b.n	80024fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024e4:	f3af 8000 	nop.w
 80024e8:	4601      	mov	r1, r0
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	1c5a      	adds	r2, r3, #1
 80024ee:	60ba      	str	r2, [r7, #8]
 80024f0:	b2ca      	uxtb	r2, r1
 80024f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	3301      	adds	r3, #1
 80024f8:	617b      	str	r3, [r7, #20]
 80024fa:	697a      	ldr	r2, [r7, #20]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	429a      	cmp	r2, r3
 8002500:	dbf0      	blt.n	80024e4 <_read+0x12>
  }

  return len;
 8002502:	687b      	ldr	r3, [r7, #4]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3718      	adds	r7, #24
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	e009      	b.n	8002532 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	60ba      	str	r2, [r7, #8]
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	3301      	adds	r3, #1
 8002530:	617b      	str	r3, [r7, #20]
 8002532:	697a      	ldr	r2, [r7, #20]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	429a      	cmp	r2, r3
 8002538:	dbf1      	blt.n	800251e <_write+0x12>
  }
  return len;
 800253a:	687b      	ldr	r3, [r7, #4]
}
 800253c:	4618      	mov	r0, r3
 800253e:	3718      	adds	r7, #24
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <_close>:

int _close(int file)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800254c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002550:	4618      	mov	r0, r3
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800256c:	605a      	str	r2, [r3, #4]
  return 0;
 800256e:	2300      	movs	r3, #0
}
 8002570:	4618      	mov	r0, r3
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <_isatty>:

int _isatty(int file)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002584:	2301      	movs	r3, #1
}
 8002586:	4618      	mov	r0, r3
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002592:	b480      	push	{r7}
 8002594:	b085      	sub	sp, #20
 8002596:	af00      	add	r7, sp, #0
 8002598:	60f8      	str	r0, [r7, #12]
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025b4:	4a14      	ldr	r2, [pc, #80]	@ (8002608 <_sbrk+0x5c>)
 80025b6:	4b15      	ldr	r3, [pc, #84]	@ (800260c <_sbrk+0x60>)
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025c0:	4b13      	ldr	r3, [pc, #76]	@ (8002610 <_sbrk+0x64>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d102      	bne.n	80025ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025c8:	4b11      	ldr	r3, [pc, #68]	@ (8002610 <_sbrk+0x64>)
 80025ca:	4a12      	ldr	r2, [pc, #72]	@ (8002614 <_sbrk+0x68>)
 80025cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025ce:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <_sbrk+0x64>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4413      	add	r3, r2
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d207      	bcs.n	80025ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025dc:	f006 fd7a 	bl	80090d4 <__errno>
 80025e0:	4603      	mov	r3, r0
 80025e2:	220c      	movs	r2, #12
 80025e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025e6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ea:	e009      	b.n	8002600 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025ec:	4b08      	ldr	r3, [pc, #32]	@ (8002610 <_sbrk+0x64>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025f2:	4b07      	ldr	r3, [pc, #28]	@ (8002610 <_sbrk+0x64>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4413      	add	r3, r2
 80025fa:	4a05      	ldr	r2, [pc, #20]	@ (8002610 <_sbrk+0x64>)
 80025fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025fe:	68fb      	ldr	r3, [r7, #12]
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	200a0000 	.word	0x200a0000
 800260c:	00000400 	.word	0x00000400
 8002610:	20000cc4 	.word	0x20000cc4
 8002614:	20000e18 	.word	0x20000e18

08002618 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800261c:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <SystemInit+0x20>)
 800261e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002622:	4a05      	ldr	r2, [pc, #20]	@ (8002638 <SystemInit+0x20>)
 8002624:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002628:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800263c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002674 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002640:	f7ff ffea 	bl	8002618 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002644:	480c      	ldr	r0, [pc, #48]	@ (8002678 <LoopForever+0x6>)
  ldr r1, =_edata
 8002646:	490d      	ldr	r1, [pc, #52]	@ (800267c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002648:	4a0d      	ldr	r2, [pc, #52]	@ (8002680 <LoopForever+0xe>)
  movs r3, #0
 800264a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800264c:	e002      	b.n	8002654 <LoopCopyDataInit>

0800264e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800264e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002650:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002652:	3304      	adds	r3, #4

08002654 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002654:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002656:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002658:	d3f9      	bcc.n	800264e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800265a:	4a0a      	ldr	r2, [pc, #40]	@ (8002684 <LoopForever+0x12>)
  ldr r4, =_ebss
 800265c:	4c0a      	ldr	r4, [pc, #40]	@ (8002688 <LoopForever+0x16>)
  movs r3, #0
 800265e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002660:	e001      	b.n	8002666 <LoopFillZerobss>

08002662 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002662:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002664:	3204      	adds	r2, #4

08002666 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002666:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002668:	d3fb      	bcc.n	8002662 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800266a:	f006 fd39 	bl	80090e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800266e:	f7fe f9b7 	bl	80009e0 <main>

08002672 <LoopForever>:

LoopForever:
    b LoopForever
 8002672:	e7fe      	b.n	8002672 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002674:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002678:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800267c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002680:	0800a53c 	.word	0x0800a53c
  ldr r2, =_sbss
 8002684:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002688:	20000e18 	.word	0x20000e18

0800268c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800268c:	e7fe      	b.n	800268c <ADC1_IRQHandler>

0800268e <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 800268e:	b580      	push	{r7, lr}
 8002690:	b084      	sub	sp, #16
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	6039      	str	r1, [r7, #0]
 8002698:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800269a:	88fb      	ldrh	r3, [r7, #6]
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2120      	movs	r1, #32
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7fe ffd9 	bl	8001658 <SENSOR_IO_Read>
 80026a6:	4603      	mov	r3, r0
 80026a8:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
 80026ac:	f023 0304 	bic.w	r3, r3, #4
 80026b0:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	f043 0304 	orr.w	r3, r3, #4
 80026b8:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	f023 0303 	bic.w	r3, r3, #3
 80026c0:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	f043 0301 	orr.w	r3, r3, #1
 80026c8:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
 80026cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80026d0:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80026d2:	88fb      	ldrh	r3, [r7, #6]
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	7bfa      	ldrb	r2, [r7, #15]
 80026d8:	2120      	movs	r1, #32
 80026da:	4618      	mov	r0, r3
 80026dc:	f7fe ffa2 	bl	8001624 <SENSOR_IO_Write>
}
 80026e0:	bf00      	nop
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b088      	sub	sp, #32
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	4603      	mov	r3, r0
 80026f0:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80026f2:	88fb      	ldrh	r3, [r7, #6]
 80026f4:	b2d8      	uxtb	r0, r3
 80026f6:	f107 0208 	add.w	r2, r7, #8
 80026fa:	2302      	movs	r3, #2
 80026fc:	21b2      	movs	r1, #178	@ 0xb2
 80026fe:	f7fe ffc9 	bl	8001694 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8002702:	88fb      	ldrh	r3, [r7, #6]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2135      	movs	r1, #53	@ 0x35
 8002708:	4618      	mov	r0, r3
 800270a:	f7fe ffa5 	bl	8001658 <SENSOR_IO_Read>
 800270e:	4603      	mov	r3, r0
 8002710:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002712:	7ffb      	ldrb	r3, [r7, #31]
 8002714:	b21b      	sxth	r3, r3
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	b21b      	sxth	r3, r3
 800271a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800271e:	b21a      	sxth	r2, r3
 8002720:	7a3b      	ldrb	r3, [r7, #8]
 8002722:	b21b      	sxth	r3, r3
 8002724:	4313      	orrs	r3, r2
 8002726:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002728:	7ffb      	ldrb	r3, [r7, #31]
 800272a:	b21b      	sxth	r3, r3
 800272c:	019b      	lsls	r3, r3, #6
 800272e:	b21b      	sxth	r3, r3
 8002730:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002734:	b21a      	sxth	r2, r3
 8002736:	7a7b      	ldrb	r3, [r7, #9]
 8002738:	b21b      	sxth	r3, r3
 800273a:	4313      	orrs	r3, r2
 800273c:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800273e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002742:	10db      	asrs	r3, r3, #3
 8002744:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002746:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800274a:	10db      	asrs	r3, r3, #3
 800274c:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	b2d8      	uxtb	r0, r3
 8002752:	f107 0208 	add.w	r2, r7, #8
 8002756:	2304      	movs	r3, #4
 8002758:	21bc      	movs	r1, #188	@ 0xbc
 800275a:	f7fe ff9b 	bl	8001694 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800275e:	7a7b      	ldrb	r3, [r7, #9]
 8002760:	b21b      	sxth	r3, r3
 8002762:	021b      	lsls	r3, r3, #8
 8002764:	b21a      	sxth	r2, r3
 8002766:	7a3b      	ldrb	r3, [r7, #8]
 8002768:	b21b      	sxth	r3, r3
 800276a:	4313      	orrs	r3, r2
 800276c:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800276e:	7afb      	ldrb	r3, [r7, #11]
 8002770:	b21b      	sxth	r3, r3
 8002772:	021b      	lsls	r3, r3, #8
 8002774:	b21a      	sxth	r2, r3
 8002776:	7abb      	ldrb	r3, [r7, #10]
 8002778:	b21b      	sxth	r3, r3
 800277a:	4313      	orrs	r3, r2
 800277c:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 800277e:	88fb      	ldrh	r3, [r7, #6]
 8002780:	b2d8      	uxtb	r0, r3
 8002782:	f107 0208 	add.w	r2, r7, #8
 8002786:	2302      	movs	r3, #2
 8002788:	21aa      	movs	r1, #170	@ 0xaa
 800278a:	f7fe ff83 	bl	8001694 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800278e:	7a7b      	ldrb	r3, [r7, #9]
 8002790:	b21b      	sxth	r3, r3
 8002792:	021b      	lsls	r3, r3, #8
 8002794:	b21a      	sxth	r2, r3
 8002796:	7a3b      	ldrb	r3, [r7, #8]
 8002798:	b21b      	sxth	r3, r3
 800279a:	4313      	orrs	r3, r2
 800279c:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800279e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80027a2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	ee07 3a90 	vmov	s15, r3
 80027ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027b0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80027b4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	ee07 3a90 	vmov	s15, r3
 80027be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027c2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80027c6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80027ca:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	ee07 3a90 	vmov	s15, r3
 80027d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027dc:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80027e0:	ee07 3a90 	vmov	s15, r3
 80027e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027ec:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	ee07 3a90 	vmov	s15, r3
}
 80027f6:	eeb0 0a67 	vmov.f32	s0, s15
 80027fa:	3720      	adds	r7, #32
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002806:	2300      	movs	r3, #0
 8002808:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800280a:	2003      	movs	r0, #3
 800280c:	f000 f960 	bl	8002ad0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002810:	2000      	movs	r0, #0
 8002812:	f000 f80d 	bl	8002830 <HAL_InitTick>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d002      	beq.n	8002822 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	71fb      	strb	r3, [r7, #7]
 8002820:	e001      	b.n	8002826 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002822:	f7ff fbbb 	bl	8001f9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002826:	79fb      	ldrb	r3, [r7, #7]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002838:	2300      	movs	r3, #0
 800283a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800283c:	4b17      	ldr	r3, [pc, #92]	@ (800289c <HAL_InitTick+0x6c>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d023      	beq.n	800288c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002844:	4b16      	ldr	r3, [pc, #88]	@ (80028a0 <HAL_InitTick+0x70>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4b14      	ldr	r3, [pc, #80]	@ (800289c <HAL_InitTick+0x6c>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	4619      	mov	r1, r3
 800284e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002852:	fbb3 f3f1 	udiv	r3, r3, r1
 8002856:	fbb2 f3f3 	udiv	r3, r2, r3
 800285a:	4618      	mov	r0, r3
 800285c:	f000 f96d 	bl	8002b3a <HAL_SYSTICK_Config>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10f      	bne.n	8002886 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2b0f      	cmp	r3, #15
 800286a:	d809      	bhi.n	8002880 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800286c:	2200      	movs	r2, #0
 800286e:	6879      	ldr	r1, [r7, #4]
 8002870:	f04f 30ff 	mov.w	r0, #4294967295
 8002874:	f000 f937 	bl	8002ae6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002878:	4a0a      	ldr	r2, [pc, #40]	@ (80028a4 <HAL_InitTick+0x74>)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6013      	str	r3, [r2, #0]
 800287e:	e007      	b.n	8002890 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	73fb      	strb	r3, [r7, #15]
 8002884:	e004      	b.n	8002890 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	73fb      	strb	r3, [r7, #15]
 800288a:	e001      	b.n	8002890 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002890:	7bfb      	ldrb	r3, [r7, #15]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20000020 	.word	0x20000020
 80028a0:	20000008 	.word	0x20000008
 80028a4:	2000001c 	.word	0x2000001c

080028a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028ac:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <HAL_IncTick+0x20>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	461a      	mov	r2, r3
 80028b2:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <HAL_IncTick+0x24>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4413      	add	r3, r2
 80028b8:	4a04      	ldr	r2, [pc, #16]	@ (80028cc <HAL_IncTick+0x24>)
 80028ba:	6013      	str	r3, [r2, #0]
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	20000020 	.word	0x20000020
 80028cc:	20000cc8 	.word	0x20000cc8

080028d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return uwTick;
 80028d4:	4b03      	ldr	r3, [pc, #12]	@ (80028e4 <HAL_GetTick+0x14>)
 80028d6:	681b      	ldr	r3, [r3, #0]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	20000cc8 	.word	0x20000cc8

080028e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028f0:	f7ff ffee 	bl	80028d0 <HAL_GetTick>
 80028f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002900:	d005      	beq.n	800290e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002902:	4b0a      	ldr	r3, [pc, #40]	@ (800292c <HAL_Delay+0x44>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	461a      	mov	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4413      	add	r3, r2
 800290c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800290e:	bf00      	nop
 8002910:	f7ff ffde 	bl	80028d0 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	429a      	cmp	r2, r3
 800291e:	d8f7      	bhi.n	8002910 <HAL_Delay+0x28>
  {
  }
}
 8002920:	bf00      	nop
 8002922:	bf00      	nop
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20000020 	.word	0x20000020

08002930 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002940:	4b0c      	ldr	r3, [pc, #48]	@ (8002974 <__NVIC_SetPriorityGrouping+0x44>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800294c:	4013      	ands	r3, r2
 800294e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002958:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800295c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002960:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002962:	4a04      	ldr	r2, [pc, #16]	@ (8002974 <__NVIC_SetPriorityGrouping+0x44>)
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	60d3      	str	r3, [r2, #12]
}
 8002968:	bf00      	nop
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	e000ed00 	.word	0xe000ed00

08002978 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800297c:	4b04      	ldr	r3, [pc, #16]	@ (8002990 <__NVIC_GetPriorityGrouping+0x18>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	0a1b      	lsrs	r3, r3, #8
 8002982:	f003 0307 	and.w	r3, r3, #7
}
 8002986:	4618      	mov	r0, r3
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800299e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	db0b      	blt.n	80029be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	f003 021f 	and.w	r2, r3, #31
 80029ac:	4907      	ldr	r1, [pc, #28]	@ (80029cc <__NVIC_EnableIRQ+0x38>)
 80029ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b2:	095b      	lsrs	r3, r3, #5
 80029b4:	2001      	movs	r0, #1
 80029b6:	fa00 f202 	lsl.w	r2, r0, r2
 80029ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	e000e100 	.word	0xe000e100

080029d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	6039      	str	r1, [r7, #0]
 80029da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	db0a      	blt.n	80029fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	b2da      	uxtb	r2, r3
 80029e8:	490c      	ldr	r1, [pc, #48]	@ (8002a1c <__NVIC_SetPriority+0x4c>)
 80029ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ee:	0112      	lsls	r2, r2, #4
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	440b      	add	r3, r1
 80029f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029f8:	e00a      	b.n	8002a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	4908      	ldr	r1, [pc, #32]	@ (8002a20 <__NVIC_SetPriority+0x50>)
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	f003 030f 	and.w	r3, r3, #15
 8002a06:	3b04      	subs	r3, #4
 8002a08:	0112      	lsls	r2, r2, #4
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	761a      	strb	r2, [r3, #24]
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	e000e100 	.word	0xe000e100
 8002a20:	e000ed00 	.word	0xe000ed00

08002a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b089      	sub	sp, #36	@ 0x24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	f1c3 0307 	rsb	r3, r3, #7
 8002a3e:	2b04      	cmp	r3, #4
 8002a40:	bf28      	it	cs
 8002a42:	2304      	movcs	r3, #4
 8002a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	3304      	adds	r3, #4
 8002a4a:	2b06      	cmp	r3, #6
 8002a4c:	d902      	bls.n	8002a54 <NVIC_EncodePriority+0x30>
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	3b03      	subs	r3, #3
 8002a52:	e000      	b.n	8002a56 <NVIC_EncodePriority+0x32>
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a58:	f04f 32ff 	mov.w	r2, #4294967295
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43da      	mvns	r2, r3
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	401a      	ands	r2, r3
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	fa01 f303 	lsl.w	r3, r1, r3
 8002a76:	43d9      	mvns	r1, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a7c:	4313      	orrs	r3, r2
         );
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3724      	adds	r7, #36	@ 0x24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
	...

08002a8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3b01      	subs	r3, #1
 8002a98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a9c:	d301      	bcc.n	8002aa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e00f      	b.n	8002ac2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aa2:	4a0a      	ldr	r2, [pc, #40]	@ (8002acc <SysTick_Config+0x40>)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aaa:	210f      	movs	r1, #15
 8002aac:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab0:	f7ff ff8e 	bl	80029d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ab4:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <SysTick_Config+0x40>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aba:	4b04      	ldr	r3, [pc, #16]	@ (8002acc <SysTick_Config+0x40>)
 8002abc:	2207      	movs	r2, #7
 8002abe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	e000e010 	.word	0xe000e010

08002ad0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f7ff ff29 	bl	8002930 <__NVIC_SetPriorityGrouping>
}
 8002ade:	bf00      	nop
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b086      	sub	sp, #24
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	4603      	mov	r3, r0
 8002aee:	60b9      	str	r1, [r7, #8]
 8002af0:	607a      	str	r2, [r7, #4]
 8002af2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002af4:	2300      	movs	r3, #0
 8002af6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002af8:	f7ff ff3e 	bl	8002978 <__NVIC_GetPriorityGrouping>
 8002afc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	68b9      	ldr	r1, [r7, #8]
 8002b02:	6978      	ldr	r0, [r7, #20]
 8002b04:	f7ff ff8e 	bl	8002a24 <NVIC_EncodePriority>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b0e:	4611      	mov	r1, r2
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff ff5d 	bl	80029d0 <__NVIC_SetPriority>
}
 8002b16:	bf00      	nop
 8002b18:	3718      	adds	r7, #24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b082      	sub	sp, #8
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	4603      	mov	r3, r0
 8002b26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7ff ff31 	bl	8002994 <__NVIC_EnableIRQ>
}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b082      	sub	sp, #8
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f7ff ffa2 	bl	8002a8c <SysTick_Config>
 8002b48:	4603      	mov	r3, r0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b087      	sub	sp, #28
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b62:	e166      	b.n	8002e32 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	2101      	movs	r1, #1
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b70:	4013      	ands	r3, r2
 8002b72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 8158 	beq.w	8002e2c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f003 0303 	and.w	r3, r3, #3
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d005      	beq.n	8002b94 <HAL_GPIO_Init+0x40>
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d130      	bne.n	8002bf6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	2203      	movs	r2, #3
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	68da      	ldr	r2, [r3, #12]
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bca:	2201      	movs	r2, #1
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	091b      	lsrs	r3, r3, #4
 8002be0:	f003 0201 	and.w	r2, r3, #1
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	d017      	beq.n	8002c32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43db      	mvns	r3, r3
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4013      	ands	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 0303 	and.w	r3, r3, #3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d123      	bne.n	8002c86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	08da      	lsrs	r2, r3, #3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	3208      	adds	r2, #8
 8002c46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	f003 0307 	and.w	r3, r3, #7
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	220f      	movs	r2, #15
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	691a      	ldr	r2, [r3, #16]
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	08da      	lsrs	r2, r3, #3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	3208      	adds	r2, #8
 8002c80:	6939      	ldr	r1, [r7, #16]
 8002c82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	2203      	movs	r2, #3
 8002c92:	fa02 f303 	lsl.w	r3, r2, r3
 8002c96:	43db      	mvns	r3, r3
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f003 0203 	and.w	r2, r3, #3
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f000 80b2 	beq.w	8002e2c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cc8:	4b61      	ldr	r3, [pc, #388]	@ (8002e50 <HAL_GPIO_Init+0x2fc>)
 8002cca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ccc:	4a60      	ldr	r2, [pc, #384]	@ (8002e50 <HAL_GPIO_Init+0x2fc>)
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	6613      	str	r3, [r2, #96]	@ 0x60
 8002cd4:	4b5e      	ldr	r3, [pc, #376]	@ (8002e50 <HAL_GPIO_Init+0x2fc>)
 8002cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ce0:	4a5c      	ldr	r2, [pc, #368]	@ (8002e54 <HAL_GPIO_Init+0x300>)
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	089b      	lsrs	r3, r3, #2
 8002ce6:	3302      	adds	r3, #2
 8002ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	220f      	movs	r2, #15
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4013      	ands	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002d0a:	d02b      	beq.n	8002d64 <HAL_GPIO_Init+0x210>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a52      	ldr	r2, [pc, #328]	@ (8002e58 <HAL_GPIO_Init+0x304>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d025      	beq.n	8002d60 <HAL_GPIO_Init+0x20c>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a51      	ldr	r2, [pc, #324]	@ (8002e5c <HAL_GPIO_Init+0x308>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d01f      	beq.n	8002d5c <HAL_GPIO_Init+0x208>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a50      	ldr	r2, [pc, #320]	@ (8002e60 <HAL_GPIO_Init+0x30c>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d019      	beq.n	8002d58 <HAL_GPIO_Init+0x204>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a4f      	ldr	r2, [pc, #316]	@ (8002e64 <HAL_GPIO_Init+0x310>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d013      	beq.n	8002d54 <HAL_GPIO_Init+0x200>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a4e      	ldr	r2, [pc, #312]	@ (8002e68 <HAL_GPIO_Init+0x314>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d00d      	beq.n	8002d50 <HAL_GPIO_Init+0x1fc>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a4d      	ldr	r2, [pc, #308]	@ (8002e6c <HAL_GPIO_Init+0x318>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d007      	beq.n	8002d4c <HAL_GPIO_Init+0x1f8>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a4c      	ldr	r2, [pc, #304]	@ (8002e70 <HAL_GPIO_Init+0x31c>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d101      	bne.n	8002d48 <HAL_GPIO_Init+0x1f4>
 8002d44:	2307      	movs	r3, #7
 8002d46:	e00e      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d48:	2308      	movs	r3, #8
 8002d4a:	e00c      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d4c:	2306      	movs	r3, #6
 8002d4e:	e00a      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d50:	2305      	movs	r3, #5
 8002d52:	e008      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d54:	2304      	movs	r3, #4
 8002d56:	e006      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e004      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e002      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d60:	2301      	movs	r3, #1
 8002d62:	e000      	b.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d64:	2300      	movs	r3, #0
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	f002 0203 	and.w	r2, r2, #3
 8002d6c:	0092      	lsls	r2, r2, #2
 8002d6e:	4093      	lsls	r3, r2
 8002d70:	693a      	ldr	r2, [r7, #16]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d76:	4937      	ldr	r1, [pc, #220]	@ (8002e54 <HAL_GPIO_Init+0x300>)
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	089b      	lsrs	r3, r3, #2
 8002d7c:	3302      	adds	r3, #2
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d84:	4b3b      	ldr	r3, [pc, #236]	@ (8002e74 <HAL_GPIO_Init+0x320>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	4013      	ands	r3, r2
 8002d92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002da8:	4a32      	ldr	r2, [pc, #200]	@ (8002e74 <HAL_GPIO_Init+0x320>)
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002dae:	4b31      	ldr	r3, [pc, #196]	@ (8002e74 <HAL_GPIO_Init+0x320>)
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	43db      	mvns	r3, r3
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	4013      	ands	r3, r2
 8002dbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002dd2:	4a28      	ldr	r2, [pc, #160]	@ (8002e74 <HAL_GPIO_Init+0x320>)
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002dd8:	4b26      	ldr	r3, [pc, #152]	@ (8002e74 <HAL_GPIO_Init+0x320>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	43db      	mvns	r3, r3
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	4013      	ands	r3, r2
 8002de6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d003      	beq.n	8002dfc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8002e74 <HAL_GPIO_Init+0x320>)
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002e02:	4b1c      	ldr	r3, [pc, #112]	@ (8002e74 <HAL_GPIO_Init+0x320>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e26:	4a13      	ldr	r2, [pc, #76]	@ (8002e74 <HAL_GPIO_Init+0x320>)
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	fa22 f303 	lsr.w	r3, r2, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f47f ae91 	bne.w	8002b64 <HAL_GPIO_Init+0x10>
  }
}
 8002e42:	bf00      	nop
 8002e44:	bf00      	nop
 8002e46:	371c      	adds	r7, #28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40010000 	.word	0x40010000
 8002e58:	48000400 	.word	0x48000400
 8002e5c:	48000800 	.word	0x48000800
 8002e60:	48000c00 	.word	0x48000c00
 8002e64:	48001000 	.word	0x48001000
 8002e68:	48001400 	.word	0x48001400
 8002e6c:	48001800 	.word	0x48001800
 8002e70:	48001c00 	.word	0x48001c00
 8002e74:	40010400 	.word	0x40010400

08002e78 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b087      	sub	sp, #28
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e82:	2300      	movs	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002e86:	e0c9      	b.n	800301c <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002e88:	2201      	movs	r2, #1
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	683a      	ldr	r2, [r7, #0]
 8002e92:	4013      	ands	r3, r2
 8002e94:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 80bc 	beq.w	8003016 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002e9e:	4a66      	ldr	r2, [pc, #408]	@ (8003038 <HAL_GPIO_DeInit+0x1c0>)
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	089b      	lsrs	r3, r3, #2
 8002ea4:	3302      	adds	r3, #2
 8002ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eaa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	f003 0303 	and.w	r3, r3, #3
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	220f      	movs	r2, #15
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002ec6:	d02b      	beq.n	8002f20 <HAL_GPIO_DeInit+0xa8>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a5c      	ldr	r2, [pc, #368]	@ (800303c <HAL_GPIO_DeInit+0x1c4>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d025      	beq.n	8002f1c <HAL_GPIO_DeInit+0xa4>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4a5b      	ldr	r2, [pc, #364]	@ (8003040 <HAL_GPIO_DeInit+0x1c8>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d01f      	beq.n	8002f18 <HAL_GPIO_DeInit+0xa0>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a5a      	ldr	r2, [pc, #360]	@ (8003044 <HAL_GPIO_DeInit+0x1cc>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d019      	beq.n	8002f14 <HAL_GPIO_DeInit+0x9c>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a59      	ldr	r2, [pc, #356]	@ (8003048 <HAL_GPIO_DeInit+0x1d0>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d013      	beq.n	8002f10 <HAL_GPIO_DeInit+0x98>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a58      	ldr	r2, [pc, #352]	@ (800304c <HAL_GPIO_DeInit+0x1d4>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d00d      	beq.n	8002f0c <HAL_GPIO_DeInit+0x94>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a57      	ldr	r2, [pc, #348]	@ (8003050 <HAL_GPIO_DeInit+0x1d8>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d007      	beq.n	8002f08 <HAL_GPIO_DeInit+0x90>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a56      	ldr	r2, [pc, #344]	@ (8003054 <HAL_GPIO_DeInit+0x1dc>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d101      	bne.n	8002f04 <HAL_GPIO_DeInit+0x8c>
 8002f00:	2307      	movs	r3, #7
 8002f02:	e00e      	b.n	8002f22 <HAL_GPIO_DeInit+0xaa>
 8002f04:	2308      	movs	r3, #8
 8002f06:	e00c      	b.n	8002f22 <HAL_GPIO_DeInit+0xaa>
 8002f08:	2306      	movs	r3, #6
 8002f0a:	e00a      	b.n	8002f22 <HAL_GPIO_DeInit+0xaa>
 8002f0c:	2305      	movs	r3, #5
 8002f0e:	e008      	b.n	8002f22 <HAL_GPIO_DeInit+0xaa>
 8002f10:	2304      	movs	r3, #4
 8002f12:	e006      	b.n	8002f22 <HAL_GPIO_DeInit+0xaa>
 8002f14:	2303      	movs	r3, #3
 8002f16:	e004      	b.n	8002f22 <HAL_GPIO_DeInit+0xaa>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e002      	b.n	8002f22 <HAL_GPIO_DeInit+0xaa>
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e000      	b.n	8002f22 <HAL_GPIO_DeInit+0xaa>
 8002f20:	2300      	movs	r3, #0
 8002f22:	697a      	ldr	r2, [r7, #20]
 8002f24:	f002 0203 	and.w	r2, r2, #3
 8002f28:	0092      	lsls	r2, r2, #2
 8002f2a:	4093      	lsls	r3, r2
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d132      	bne.n	8002f98 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002f32:	4b49      	ldr	r3, [pc, #292]	@ (8003058 <HAL_GPIO_DeInit+0x1e0>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	4947      	ldr	r1, [pc, #284]	@ (8003058 <HAL_GPIO_DeInit+0x1e0>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002f40:	4b45      	ldr	r3, [pc, #276]	@ (8003058 <HAL_GPIO_DeInit+0x1e0>)
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	43db      	mvns	r3, r3
 8002f48:	4943      	ldr	r1, [pc, #268]	@ (8003058 <HAL_GPIO_DeInit+0x1e0>)
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002f4e:	4b42      	ldr	r3, [pc, #264]	@ (8003058 <HAL_GPIO_DeInit+0x1e0>)
 8002f50:	68da      	ldr	r2, [r3, #12]
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	43db      	mvns	r3, r3
 8002f56:	4940      	ldr	r1, [pc, #256]	@ (8003058 <HAL_GPIO_DeInit+0x1e0>)
 8002f58:	4013      	ands	r3, r2
 8002f5a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002f5c:	4b3e      	ldr	r3, [pc, #248]	@ (8003058 <HAL_GPIO_DeInit+0x1e0>)
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	43db      	mvns	r3, r3
 8002f64:	493c      	ldr	r1, [pc, #240]	@ (8003058 <HAL_GPIO_DeInit+0x1e0>)
 8002f66:	4013      	ands	r3, r2
 8002f68:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f003 0303 	and.w	r3, r3, #3
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	220f      	movs	r2, #15
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002f7a:	4a2f      	ldr	r2, [pc, #188]	@ (8003038 <HAL_GPIO_DeInit+0x1c0>)
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	089b      	lsrs	r3, r3, #2
 8002f80:	3302      	adds	r3, #2
 8002f82:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	43da      	mvns	r2, r3
 8002f8a:	482b      	ldr	r0, [pc, #172]	@ (8003038 <HAL_GPIO_DeInit+0x1c0>)
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	089b      	lsrs	r3, r3, #2
 8002f90:	400a      	ands	r2, r1
 8002f92:	3302      	adds	r3, #2
 8002f94:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	2103      	movs	r1, #3
 8002fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa6:	431a      	orrs	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	08da      	lsrs	r2, r3, #3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3208      	adds	r2, #8
 8002fb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	220f      	movs	r2, #15
 8002fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	697a      	ldr	r2, [r7, #20]
 8002fca:	08d2      	lsrs	r2, r2, #3
 8002fcc:	4019      	ands	r1, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	3208      	adds	r2, #8
 8002fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	2103      	movs	r1, #3
 8002fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	401a      	ands	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	401a      	ands	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	2103      	movs	r1, #3
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	43db      	mvns	r3, r3
 8003010:	401a      	ands	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	3301      	adds	r3, #1
 800301a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	fa22 f303 	lsr.w	r3, r2, r3
 8003024:	2b00      	cmp	r3, #0
 8003026:	f47f af2f 	bne.w	8002e88 <HAL_GPIO_DeInit+0x10>
  }
}
 800302a:	bf00      	nop
 800302c:	bf00      	nop
 800302e:	371c      	adds	r7, #28
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	40010000 	.word	0x40010000
 800303c:	48000400 	.word	0x48000400
 8003040:	48000800 	.word	0x48000800
 8003044:	48000c00 	.word	0x48000c00
 8003048:	48001000 	.word	0x48001000
 800304c:	48001400 	.word	0x48001400
 8003050:	48001800 	.word	0x48001800
 8003054:	48001c00 	.word	0x48001c00
 8003058:	40010400 	.word	0x40010400

0800305c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	460b      	mov	r3, r1
 8003066:	807b      	strh	r3, [r7, #2]
 8003068:	4613      	mov	r3, r2
 800306a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800306c:	787b      	ldrb	r3, [r7, #1]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003072:	887a      	ldrh	r2, [r7, #2]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003078:	e002      	b.n	8003080 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800307a:	887a      	ldrh	r2, [r7, #2]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e08d      	b.n	80031ba <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d106      	bne.n	80030b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7fe ff96 	bl	8001fe4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2224      	movs	r2, #36	@ 0x24
 80030bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 0201 	bic.w	r2, r2, #1
 80030ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d107      	bne.n	8003106 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	689a      	ldr	r2, [r3, #8]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003102:	609a      	str	r2, [r3, #8]
 8003104:	e006      	b.n	8003114 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689a      	ldr	r2, [r3, #8]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003112:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	2b02      	cmp	r3, #2
 800311a:	d108      	bne.n	800312e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800312a:	605a      	str	r2, [r3, #4]
 800312c:	e007      	b.n	800313e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800313c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800314c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003150:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68da      	ldr	r2, [r3, #12]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003160:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	691a      	ldr	r2, [r3, #16]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	430a      	orrs	r2, r1
 800317a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69d9      	ldr	r1, [r3, #28]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1a      	ldr	r2, [r3, #32]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	430a      	orrs	r2, r1
 800318a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f042 0201 	orr.w	r2, r2, #1
 800319a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2220      	movs	r2, #32
 80031a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3708      	adds	r7, #8
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b082      	sub	sp, #8
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d101      	bne.n	80031d4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e021      	b.n	8003218 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2224      	movs	r2, #36	@ 0x24
 80031d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 0201 	bic.w	r2, r2, #1
 80031ea:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f7fe ff57 	bl	80020a0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003216:	2300      	movs	r3, #0
}
 8003218:	4618      	mov	r0, r3
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b088      	sub	sp, #32
 8003224:	af02      	add	r7, sp, #8
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	4608      	mov	r0, r1
 800322a:	4611      	mov	r1, r2
 800322c:	461a      	mov	r2, r3
 800322e:	4603      	mov	r3, r0
 8003230:	817b      	strh	r3, [r7, #10]
 8003232:	460b      	mov	r3, r1
 8003234:	813b      	strh	r3, [r7, #8]
 8003236:	4613      	mov	r3, r2
 8003238:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b20      	cmp	r3, #32
 8003244:	f040 80f9 	bne.w	800343a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003248:	6a3b      	ldr	r3, [r7, #32]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d002      	beq.n	8003254 <HAL_I2C_Mem_Write+0x34>
 800324e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003250:	2b00      	cmp	r3, #0
 8003252:	d105      	bne.n	8003260 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800325a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e0ed      	b.n	800343c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_I2C_Mem_Write+0x4e>
 800326a:	2302      	movs	r3, #2
 800326c:	e0e6      	b.n	800343c <HAL_I2C_Mem_Write+0x21c>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003276:	f7ff fb2b 	bl	80028d0 <HAL_GetTick>
 800327a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	2319      	movs	r3, #25
 8003282:	2201      	movs	r2, #1
 8003284:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f000 fac3 	bl	8003814 <I2C_WaitOnFlagUntilTimeout>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e0d1      	b.n	800343c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2221      	movs	r2, #33	@ 0x21
 800329c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2240      	movs	r2, #64	@ 0x40
 80032a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a3a      	ldr	r2, [r7, #32]
 80032b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80032b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2200      	movs	r2, #0
 80032be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032c0:	88f8      	ldrh	r0, [r7, #6]
 80032c2:	893a      	ldrh	r2, [r7, #8]
 80032c4:	8979      	ldrh	r1, [r7, #10]
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	9301      	str	r3, [sp, #4]
 80032ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	4603      	mov	r3, r0
 80032d0:	68f8      	ldr	r0, [r7, #12]
 80032d2:	f000 f9d3 	bl	800367c <I2C_RequestMemoryWrite>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d005      	beq.n	80032e8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e0a9      	b.n	800343c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	2bff      	cmp	r3, #255	@ 0xff
 80032f0:	d90e      	bls.n	8003310 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	22ff      	movs	r2, #255	@ 0xff
 80032f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032fc:	b2da      	uxtb	r2, r3
 80032fe:	8979      	ldrh	r1, [r7, #10]
 8003300:	2300      	movs	r3, #0
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003308:	68f8      	ldr	r0, [r7, #12]
 800330a:	f000 fc47 	bl	8003b9c <I2C_TransferConfig>
 800330e:	e00f      	b.n	8003330 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003314:	b29a      	uxth	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331e:	b2da      	uxtb	r2, r3
 8003320:	8979      	ldrh	r1, [r7, #10]
 8003322:	2300      	movs	r3, #0
 8003324:	9300      	str	r3, [sp, #0]
 8003326:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 fc36 	bl	8003b9c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003330:	697a      	ldr	r2, [r7, #20]
 8003332:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 fac6 	bl	80038c6 <I2C_WaitOnTXISFlagUntilTimeout>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e07b      	b.n	800343c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	781a      	ldrb	r2, [r3, #0]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003354:	1c5a      	adds	r2, r3, #1
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335e:	b29b      	uxth	r3, r3
 8003360:	3b01      	subs	r3, #1
 8003362:	b29a      	uxth	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336c:	3b01      	subs	r3, #1
 800336e:	b29a      	uxth	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003378:	b29b      	uxth	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d034      	beq.n	80033e8 <HAL_I2C_Mem_Write+0x1c8>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003382:	2b00      	cmp	r3, #0
 8003384:	d130      	bne.n	80033e8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800338c:	2200      	movs	r2, #0
 800338e:	2180      	movs	r1, #128	@ 0x80
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f000 fa3f 	bl	8003814 <I2C_WaitOnFlagUntilTimeout>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e04d      	b.n	800343c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	2bff      	cmp	r3, #255	@ 0xff
 80033a8:	d90e      	bls.n	80033c8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	22ff      	movs	r2, #255	@ 0xff
 80033ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	8979      	ldrh	r1, [r7, #10]
 80033b8:	2300      	movs	r3, #0
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f000 fbeb 	bl	8003b9c <I2C_TransferConfig>
 80033c6:	e00f      	b.n	80033e8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d6:	b2da      	uxtb	r2, r3
 80033d8:	8979      	ldrh	r1, [r7, #10]
 80033da:	2300      	movs	r3, #0
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 fbda 	bl	8003b9c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d19e      	bne.n	8003330 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033f2:	697a      	ldr	r2, [r7, #20]
 80033f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 faac 	bl	8003954 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e01a      	b.n	800343c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2220      	movs	r2, #32
 800340c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6859      	ldr	r1, [r3, #4]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	4b0a      	ldr	r3, [pc, #40]	@ (8003444 <HAL_I2C_Mem_Write+0x224>)
 800341a:	400b      	ands	r3, r1
 800341c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2220      	movs	r2, #32
 8003422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003436:	2300      	movs	r3, #0
 8003438:	e000      	b.n	800343c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800343a:	2302      	movs	r3, #2
  }
}
 800343c:	4618      	mov	r0, r3
 800343e:	3718      	adds	r7, #24
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	fe00e800 	.word	0xfe00e800

08003448 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af02      	add	r7, sp, #8
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	4608      	mov	r0, r1
 8003452:	4611      	mov	r1, r2
 8003454:	461a      	mov	r2, r3
 8003456:	4603      	mov	r3, r0
 8003458:	817b      	strh	r3, [r7, #10]
 800345a:	460b      	mov	r3, r1
 800345c:	813b      	strh	r3, [r7, #8]
 800345e:	4613      	mov	r3, r2
 8003460:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b20      	cmp	r3, #32
 800346c:	f040 80fd 	bne.w	800366a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003470:	6a3b      	ldr	r3, [r7, #32]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d002      	beq.n	800347c <HAL_I2C_Mem_Read+0x34>
 8003476:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003478:	2b00      	cmp	r3, #0
 800347a:	d105      	bne.n	8003488 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003482:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e0f1      	b.n	800366c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800348e:	2b01      	cmp	r3, #1
 8003490:	d101      	bne.n	8003496 <HAL_I2C_Mem_Read+0x4e>
 8003492:	2302      	movs	r3, #2
 8003494:	e0ea      	b.n	800366c <HAL_I2C_Mem_Read+0x224>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800349e:	f7ff fa17 	bl	80028d0 <HAL_GetTick>
 80034a2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	2319      	movs	r3, #25
 80034aa:	2201      	movs	r2, #1
 80034ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	f000 f9af 	bl	8003814 <I2C_WaitOnFlagUntilTimeout>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0d5      	b.n	800366c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2222      	movs	r2, #34	@ 0x22
 80034c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2240      	movs	r2, #64	@ 0x40
 80034cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6a3a      	ldr	r2, [r7, #32]
 80034da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80034e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034e8:	88f8      	ldrh	r0, [r7, #6]
 80034ea:	893a      	ldrh	r2, [r7, #8]
 80034ec:	8979      	ldrh	r1, [r7, #10]
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	9301      	str	r3, [sp, #4]
 80034f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f4:	9300      	str	r3, [sp, #0]
 80034f6:	4603      	mov	r3, r0
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 f913 	bl	8003724 <I2C_RequestMemoryRead>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d005      	beq.n	8003510 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e0ad      	b.n	800366c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003514:	b29b      	uxth	r3, r3
 8003516:	2bff      	cmp	r3, #255	@ 0xff
 8003518:	d90e      	bls.n	8003538 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2201      	movs	r2, #1
 800351e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003524:	b2da      	uxtb	r2, r3
 8003526:	8979      	ldrh	r1, [r7, #10]
 8003528:	4b52      	ldr	r3, [pc, #328]	@ (8003674 <HAL_I2C_Mem_Read+0x22c>)
 800352a:	9300      	str	r3, [sp, #0]
 800352c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 fb33 	bl	8003b9c <I2C_TransferConfig>
 8003536:	e00f      	b.n	8003558 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800353c:	b29a      	uxth	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003546:	b2da      	uxtb	r2, r3
 8003548:	8979      	ldrh	r1, [r7, #10]
 800354a:	4b4a      	ldr	r3, [pc, #296]	@ (8003674 <HAL_I2C_Mem_Read+0x22c>)
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003552:	68f8      	ldr	r0, [r7, #12]
 8003554:	f000 fb22 	bl	8003b9c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800355e:	2200      	movs	r2, #0
 8003560:	2104      	movs	r1, #4
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 f956 	bl	8003814 <I2C_WaitOnFlagUntilTimeout>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e07c      	b.n	800366c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357c:	b2d2      	uxtb	r2, r2
 800357e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003584:	1c5a      	adds	r2, r3, #1
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358e:	3b01      	subs	r3, #1
 8003590:	b29a      	uxth	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800359a:	b29b      	uxth	r3, r3
 800359c:	3b01      	subs	r3, #1
 800359e:	b29a      	uxth	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d034      	beq.n	8003618 <HAL_I2C_Mem_Read+0x1d0>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d130      	bne.n	8003618 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035bc:	2200      	movs	r2, #0
 80035be:	2180      	movs	r1, #128	@ 0x80
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f000 f927 	bl	8003814 <I2C_WaitOnFlagUntilTimeout>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e04d      	b.n	800366c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	2bff      	cmp	r3, #255	@ 0xff
 80035d8:	d90e      	bls.n	80035f8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2201      	movs	r2, #1
 80035de:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e4:	b2da      	uxtb	r2, r3
 80035e6:	8979      	ldrh	r1, [r7, #10]
 80035e8:	2300      	movs	r3, #0
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f000 fad3 	bl	8003b9c <I2C_TransferConfig>
 80035f6:	e00f      	b.n	8003618 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003606:	b2da      	uxtb	r2, r3
 8003608:	8979      	ldrh	r1, [r7, #10]
 800360a:	2300      	movs	r3, #0
 800360c:	9300      	str	r3, [sp, #0]
 800360e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 fac2 	bl	8003b9c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361c:	b29b      	uxth	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d19a      	bne.n	8003558 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003622:	697a      	ldr	r2, [r7, #20]
 8003624:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 f994 	bl	8003954 <I2C_WaitOnSTOPFlagUntilTimeout>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e01a      	b.n	800366c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2220      	movs	r2, #32
 800363c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6859      	ldr	r1, [r3, #4]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	4b0b      	ldr	r3, [pc, #44]	@ (8003678 <HAL_I2C_Mem_Read+0x230>)
 800364a:	400b      	ands	r3, r1
 800364c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2220      	movs	r2, #32
 8003652:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003666:	2300      	movs	r3, #0
 8003668:	e000      	b.n	800366c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800366a:	2302      	movs	r3, #2
  }
}
 800366c:	4618      	mov	r0, r3
 800366e:	3718      	adds	r7, #24
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	80002400 	.word	0x80002400
 8003678:	fe00e800 	.word	0xfe00e800

0800367c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af02      	add	r7, sp, #8
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	4608      	mov	r0, r1
 8003686:	4611      	mov	r1, r2
 8003688:	461a      	mov	r2, r3
 800368a:	4603      	mov	r3, r0
 800368c:	817b      	strh	r3, [r7, #10]
 800368e:	460b      	mov	r3, r1
 8003690:	813b      	strh	r3, [r7, #8]
 8003692:	4613      	mov	r3, r2
 8003694:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003696:	88fb      	ldrh	r3, [r7, #6]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	8979      	ldrh	r1, [r7, #10]
 800369c:	4b20      	ldr	r3, [pc, #128]	@ (8003720 <I2C_RequestMemoryWrite+0xa4>)
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f000 fa79 	bl	8003b9c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036aa:	69fa      	ldr	r2, [r7, #28]
 80036ac:	69b9      	ldr	r1, [r7, #24]
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	f000 f909 	bl	80038c6 <I2C_WaitOnTXISFlagUntilTimeout>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e02c      	b.n	8003718 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80036be:	88fb      	ldrh	r3, [r7, #6]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d105      	bne.n	80036d0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036c4:	893b      	ldrh	r3, [r7, #8]
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80036ce:	e015      	b.n	80036fc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036d0:	893b      	ldrh	r3, [r7, #8]
 80036d2:	0a1b      	lsrs	r3, r3, #8
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	b2da      	uxtb	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036de:	69fa      	ldr	r2, [r7, #28]
 80036e0:	69b9      	ldr	r1, [r7, #24]
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	f000 f8ef 	bl	80038c6 <I2C_WaitOnTXISFlagUntilTimeout>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e012      	b.n	8003718 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036f2:	893b      	ldrh	r3, [r7, #8]
 80036f4:	b2da      	uxtb	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	9300      	str	r3, [sp, #0]
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	2200      	movs	r2, #0
 8003704:	2180      	movs	r1, #128	@ 0x80
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 f884 	bl	8003814 <I2C_WaitOnFlagUntilTimeout>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3710      	adds	r7, #16
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	80002000 	.word	0x80002000

08003724 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af02      	add	r7, sp, #8
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	4608      	mov	r0, r1
 800372e:	4611      	mov	r1, r2
 8003730:	461a      	mov	r2, r3
 8003732:	4603      	mov	r3, r0
 8003734:	817b      	strh	r3, [r7, #10]
 8003736:	460b      	mov	r3, r1
 8003738:	813b      	strh	r3, [r7, #8]
 800373a:	4613      	mov	r3, r2
 800373c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800373e:	88fb      	ldrh	r3, [r7, #6]
 8003740:	b2da      	uxtb	r2, r3
 8003742:	8979      	ldrh	r1, [r7, #10]
 8003744:	4b20      	ldr	r3, [pc, #128]	@ (80037c8 <I2C_RequestMemoryRead+0xa4>)
 8003746:	9300      	str	r3, [sp, #0]
 8003748:	2300      	movs	r3, #0
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 fa26 	bl	8003b9c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003750:	69fa      	ldr	r2, [r7, #28]
 8003752:	69b9      	ldr	r1, [r7, #24]
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 f8b6 	bl	80038c6 <I2C_WaitOnTXISFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e02c      	b.n	80037be <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003764:	88fb      	ldrh	r3, [r7, #6]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d105      	bne.n	8003776 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800376a:	893b      	ldrh	r3, [r7, #8]
 800376c:	b2da      	uxtb	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	629a      	str	r2, [r3, #40]	@ 0x28
 8003774:	e015      	b.n	80037a2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003776:	893b      	ldrh	r3, [r7, #8]
 8003778:	0a1b      	lsrs	r3, r3, #8
 800377a:	b29b      	uxth	r3, r3
 800377c:	b2da      	uxtb	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003784:	69fa      	ldr	r2, [r7, #28]
 8003786:	69b9      	ldr	r1, [r7, #24]
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f000 f89c 	bl	80038c6 <I2C_WaitOnTXISFlagUntilTimeout>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e012      	b.n	80037be <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003798:	893b      	ldrh	r3, [r7, #8]
 800379a:	b2da      	uxtb	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	9300      	str	r3, [sp, #0]
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	2200      	movs	r2, #0
 80037aa:	2140      	movs	r1, #64	@ 0x40
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f000 f831 	bl	8003814 <I2C_WaitOnFlagUntilTimeout>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d001      	beq.n	80037bc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e000      	b.n	80037be <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	80002000 	.word	0x80002000

080037cc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d103      	bne.n	80037ea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2200      	movs	r2, #0
 80037e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d007      	beq.n	8003808 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699a      	ldr	r2, [r3, #24]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 0201 	orr.w	r2, r2, #1
 8003806:	619a      	str	r2, [r3, #24]
  }
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	60b9      	str	r1, [r7, #8]
 800381e:	603b      	str	r3, [r7, #0]
 8003820:	4613      	mov	r3, r2
 8003822:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003824:	e03b      	b.n	800389e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	6839      	ldr	r1, [r7, #0]
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f000 f8d6 	bl	80039dc <I2C_IsErrorOccurred>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e041      	b.n	80038be <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003840:	d02d      	beq.n	800389e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003842:	f7ff f845 	bl	80028d0 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d302      	bcc.n	8003858 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d122      	bne.n	800389e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	699a      	ldr	r2, [r3, #24]
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	4013      	ands	r3, r2
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	429a      	cmp	r2, r3
 8003866:	bf0c      	ite	eq
 8003868:	2301      	moveq	r3, #1
 800386a:	2300      	movne	r3, #0
 800386c:	b2db      	uxtb	r3, r3
 800386e:	461a      	mov	r2, r3
 8003870:	79fb      	ldrb	r3, [r7, #7]
 8003872:	429a      	cmp	r2, r3
 8003874:	d113      	bne.n	800389e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387a:	f043 0220 	orr.w	r2, r3, #32
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2220      	movs	r2, #32
 8003886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e00f      	b.n	80038be <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	699a      	ldr	r2, [r3, #24]
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	4013      	ands	r3, r2
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	bf0c      	ite	eq
 80038ae:	2301      	moveq	r3, #1
 80038b0:	2300      	movne	r3, #0
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	461a      	mov	r2, r3
 80038b6:	79fb      	ldrb	r3, [r7, #7]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d0b4      	beq.n	8003826 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b084      	sub	sp, #16
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	60f8      	str	r0, [r7, #12]
 80038ce:	60b9      	str	r1, [r7, #8]
 80038d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038d2:	e033      	b.n	800393c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	68b9      	ldr	r1, [r7, #8]
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f000 f87f 	bl	80039dc <I2C_IsErrorOccurred>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d001      	beq.n	80038e8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e031      	b.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ee:	d025      	beq.n	800393c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038f0:	f7fe ffee 	bl	80028d0 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	68ba      	ldr	r2, [r7, #8]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d302      	bcc.n	8003906 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d11a      	bne.n	800393c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b02      	cmp	r3, #2
 8003912:	d013      	beq.n	800393c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003918:	f043 0220 	orr.w	r2, r3, #32
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e007      	b.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b02      	cmp	r3, #2
 8003948:	d1c4      	bne.n	80038d4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3710      	adds	r7, #16
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003960:	e02f      	b.n	80039c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	68b9      	ldr	r1, [r7, #8]
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f000 f838 	bl	80039dc <I2C_IsErrorOccurred>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e02d      	b.n	80039d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003976:	f7fe ffab 	bl	80028d0 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	429a      	cmp	r2, r3
 8003984:	d302      	bcc.n	800398c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d11a      	bne.n	80039c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	f003 0320 	and.w	r3, r3, #32
 8003996:	2b20      	cmp	r3, #32
 8003998:	d013      	beq.n	80039c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800399e:	f043 0220 	orr.w	r2, r3, #32
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2220      	movs	r2, #32
 80039aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e007      	b.n	80039d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	f003 0320 	and.w	r3, r3, #32
 80039cc:	2b20      	cmp	r3, #32
 80039ce:	d1c8      	bne.n	8003962 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b08a      	sub	sp, #40	@ 0x28
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80039f6:	2300      	movs	r3, #0
 80039f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	f003 0310 	and.w	r3, r3, #16
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d068      	beq.n	8003ada <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2210      	movs	r2, #16
 8003a0e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a10:	e049      	b.n	8003aa6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a18:	d045      	beq.n	8003aa6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a1a:	f7fe ff59 	bl	80028d0 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d302      	bcc.n	8003a30 <I2C_IsErrorOccurred+0x54>
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d13a      	bne.n	8003aa6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a3a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a42:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a52:	d121      	bne.n	8003a98 <I2C_IsErrorOccurred+0xbc>
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a5a:	d01d      	beq.n	8003a98 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003a5c:	7cfb      	ldrb	r3, [r7, #19]
 8003a5e:	2b20      	cmp	r3, #32
 8003a60:	d01a      	beq.n	8003a98 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a70:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003a72:	f7fe ff2d 	bl	80028d0 <HAL_GetTick>
 8003a76:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a78:	e00e      	b.n	8003a98 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003a7a:	f7fe ff29 	bl	80028d0 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b19      	cmp	r3, #25
 8003a86:	d907      	bls.n	8003a98 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	f043 0320 	orr.w	r3, r3, #32
 8003a8e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003a96:	e006      	b.n	8003aa6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	f003 0320 	and.w	r3, r3, #32
 8003aa2:	2b20      	cmp	r3, #32
 8003aa4:	d1e9      	bne.n	8003a7a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	f003 0320 	and.w	r3, r3, #32
 8003ab0:	2b20      	cmp	r3, #32
 8003ab2:	d003      	beq.n	8003abc <I2C_IsErrorOccurred+0xe0>
 8003ab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d0aa      	beq.n	8003a12 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003abc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d103      	bne.n	8003acc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2220      	movs	r2, #32
 8003aca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	f043 0304 	orr.w	r3, r3, #4
 8003ad2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d00b      	beq.n	8003b04 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	f043 0301 	orr.w	r3, r3, #1
 8003af2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003afc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00b      	beq.n	8003b26 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
 8003b10:	f043 0308 	orr.w	r3, r3, #8
 8003b14:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d00b      	beq.n	8003b48 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b30:	6a3b      	ldr	r3, [r7, #32]
 8003b32:	f043 0302 	orr.w	r3, r3, #2
 8003b36:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003b48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d01c      	beq.n	8003b8a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f7ff fe3b 	bl	80037cc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	6859      	ldr	r1, [r3, #4]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	4b0d      	ldr	r3, [pc, #52]	@ (8003b98 <I2C_IsErrorOccurred+0x1bc>)
 8003b62:	400b      	ands	r3, r1
 8003b64:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b6a:	6a3b      	ldr	r3, [r7, #32]
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2220      	movs	r2, #32
 8003b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003b8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3728      	adds	r7, #40	@ 0x28
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	fe00e800 	.word	0xfe00e800

08003b9c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b087      	sub	sp, #28
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	607b      	str	r3, [r7, #4]
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	817b      	strh	r3, [r7, #10]
 8003baa:	4613      	mov	r3, r2
 8003bac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003bae:	897b      	ldrh	r3, [r7, #10]
 8003bb0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003bb4:	7a7b      	ldrb	r3, [r7, #9]
 8003bb6:	041b      	lsls	r3, r3, #16
 8003bb8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003bbc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003bc2:	6a3b      	ldr	r3, [r7, #32]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003bca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	0d5b      	lsrs	r3, r3, #21
 8003bd6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003bda:	4b08      	ldr	r3, [pc, #32]	@ (8003bfc <I2C_TransferConfig+0x60>)
 8003bdc:	430b      	orrs	r3, r1
 8003bde:	43db      	mvns	r3, r3
 8003be0:	ea02 0103 	and.w	r1, r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003bee:	bf00      	nop
 8003bf0:	371c      	adds	r7, #28
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	03ff63ff 	.word	0x03ff63ff

08003c00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b20      	cmp	r3, #32
 8003c14:	d138      	bne.n	8003c88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d101      	bne.n	8003c24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c20:	2302      	movs	r3, #2
 8003c22:	e032      	b.n	8003c8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2224      	movs	r2, #36	@ 0x24
 8003c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0201 	bic.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6819      	ldr	r1, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	683a      	ldr	r2, [r7, #0]
 8003c60:	430a      	orrs	r2, r1
 8003c62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f042 0201 	orr.w	r2, r2, #1
 8003c72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2220      	movs	r2, #32
 8003c78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c84:	2300      	movs	r3, #0
 8003c86:	e000      	b.n	8003c8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c88:	2302      	movs	r3, #2
  }
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr

08003c96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b085      	sub	sp, #20
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b20      	cmp	r3, #32
 8003caa:	d139      	bne.n	8003d20 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d101      	bne.n	8003cba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	e033      	b.n	8003d22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2224      	movs	r2, #36	@ 0x24
 8003cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0201 	bic.w	r2, r2, #1
 8003cd8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003ce8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	021b      	lsls	r3, r3, #8
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68fa      	ldr	r2, [r7, #12]
 8003cfa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0201 	orr.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	e000      	b.n	8003d22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003d20:	2302      	movs	r3, #2
  }
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3714      	adds	r7, #20
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
	...

08003d30 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b086      	sub	sp, #24
 8003d34:	af02      	add	r7, sp, #8
 8003d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003d3c:	f7fe fdc8 	bl	80028d0 <HAL_GetTick>
 8003d40:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d102      	bne.n	8003d4e <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	73fb      	strb	r3, [r7, #15]
 8003d4c:	e092      	b.n	8003e74 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f040 808b 	bne.w	8003e74 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7fe f9c2 	bl	80020e8 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003d64:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 fad0 	bl	800430e <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	4b42      	ldr	r3, [pc, #264]	@ (8003e80 <HAL_OSPI_Init+0x150>)
 8003d76:	4013      	ands	r3, r2
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	68d1      	ldr	r1, [r2, #12]
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6912      	ldr	r2, [r2, #16]
 8003d80:	3a01      	subs	r2, #1
 8003d82:	0412      	lsls	r2, r2, #16
 8003d84:	4311      	orrs	r1, r2
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6952      	ldr	r2, [r2, #20]
 8003d8a:	3a01      	subs	r2, #1
 8003d8c:	0212      	lsls	r2, r2, #8
 8003d8e:	4311      	orrs	r1, r2
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d94:	4311      	orrs	r1, r2
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	69d2      	ldr	r2, [r2, #28]
 8003d9a:	4311      	orrs	r1, r2
 8003d9c:	687a      	ldr	r2, [r7, #4]
 8003d9e:	6812      	ldr	r2, [r2, #0]
 8003da0:	430b      	orrs	r3, r1
 8003da2:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	0412      	lsls	r2, r2, #16
 8003dae:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	021a      	lsls	r2, r3, #8
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	2120      	movs	r1, #32
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 faa8 	bl	800432c <OSPI_WaitFlagStateUntilTimeout>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d146      	bne.n	8003e74 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	1e5a      	subs	r2, r3, #1
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003e1c:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e28:	431a      	orrs	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 0201 	orr.w	r2, r2, #1
 8003e42:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d107      	bne.n	8003e5c <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689a      	ldr	r2, [r3, #8]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 0202 	orr.w	r2, r2, #2
 8003e5a:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e64:	d103      	bne.n	8003e6e <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	645a      	str	r2, [r3, #68]	@ 0x44
 8003e6c:	e002      	b.n	8003e74 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2202      	movs	r2, #2
 8003e72:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8003e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	f8e0f8f4 	.word	0xf8e0f8f4

08003e84 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d102      	bne.n	8003e9c <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	73fb      	strb	r3, [r7, #15]
 8003e9a:	e015      	b.n	8003ec8 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0201 	bic.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689a      	ldr	r2, [r3, #8]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f022 0202 	bic.w	r2, r2, #2
 8003eba:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f7fe f953 	bl	8002168 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 8003ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b08a      	sub	sp, #40	@ 0x28
 8003ed6:	af02      	add	r7, sp, #8
 8003ed8:	60f8      	str	r0, [r7, #12]
 8003eda:	60b9      	str	r1, [r7, #8]
 8003edc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8003ede:	f7fe fcf7 	bl	80028d0 <HAL_GetTick>
 8003ee2:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee8:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eee:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d104      	bne.n	8003f00 <HAL_OSPI_Command+0x2e>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003efe:	d10d      	bne.n	8003f1c <HAL_OSPI_Command+0x4a>
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	2b14      	cmp	r3, #20
 8003f04:	d103      	bne.n	8003f0e <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d006      	beq.n	8003f1c <HAL_OSPI_Command+0x4a>
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	2b24      	cmp	r3, #36	@ 0x24
 8003f12:	d153      	bne.n	8003fbc <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d14f      	bne.n	8003fbc <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	2200      	movs	r2, #0
 8003f24:	2120      	movs	r1, #32
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 fa00 	bl	800432c <OSPI_WaitFlagStateUntilTimeout>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8003f30:	7ffb      	ldrb	r3, [r7, #31]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d148      	bne.n	8003fc8 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8003f3c:	68b9      	ldr	r1, [r7, #8]
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f000 fa2c 	bl	800439c <OSPI_ConfigCmd>
 8003f44:	4603      	mov	r3, r0
 8003f46:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8003f48:	7ffb      	ldrb	r3, [r7, #31]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d13c      	bne.n	8003fc8 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10e      	bne.n	8003f74 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	2102      	movs	r1, #2
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f9e3 	bl	800432c <OSPI_WaitFlagStateUntilTimeout>
 8003f66:	4603      	mov	r3, r0
 8003f68:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8003f72:	e029      	b.n	8003fc8 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d103      	bne.n	8003f84 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2204      	movs	r2, #4
 8003f80:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003f82:	e021      	b.n	8003fc8 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d10b      	bne.n	8003fa4 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f90:	2b24      	cmp	r3, #36	@ 0x24
 8003f92:	d103      	bne.n	8003f9c <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2204      	movs	r2, #4
 8003f98:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003f9a:	e015      	b.n	8003fc8 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2214      	movs	r2, #20
 8003fa0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003fa2:	e011      	b.n	8003fc8 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa8:	2b14      	cmp	r3, #20
 8003faa:	d103      	bne.n	8003fb4 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2204      	movs	r2, #4
 8003fb0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003fb2:	e009      	b.n	8003fc8 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2224      	movs	r2, #36	@ 0x24
 8003fb8:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003fba:	e005      	b.n	8003fc8 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2210      	movs	r2, #16
 8003fc4:	649a      	str	r2, [r3, #72]	@ 0x48
 8003fc6:	e000      	b.n	8003fca <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8003fc8:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003fca:	7ffb      	ldrb	r3, [r7, #31]
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3720      	adds	r7, #32
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b08a      	sub	sp, #40	@ 0x28
 8003fd8:	af02      	add	r7, sp, #8
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003fe0:	f7fe fc76 	bl	80028d0 <HAL_GetTick>
 8003fe4:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	3350      	adds	r3, #80	@ 0x50
 8003fec:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d105      	bne.n	8004000 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2208      	movs	r2, #8
 8003ffc:	649a      	str	r2, [r3, #72]	@ 0x48
 8003ffe:	e057      	b.n	80040b0 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004004:	2b04      	cmp	r3, #4
 8004006:	d14e      	bne.n	80040a6 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400e:	1c5a      	adds	r2, r3, #1
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	68ba      	ldr	r2, [r7, #8]
 8004020:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004030:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	2201      	movs	r2, #1
 800403a:	2104      	movs	r1, #4
 800403c:	68f8      	ldr	r0, [r7, #12]
 800403e:	f000 f975 	bl	800432c <OSPI_WaitFlagStateUntilTimeout>
 8004042:	4603      	mov	r3, r0
 8004044:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004046:	7ffb      	ldrb	r3, [r7, #31]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d113      	bne.n	8004074 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004050:	781a      	ldrb	r2, [r3, #0]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800405a:	1c5a      	adds	r2, r3, #1
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004064:	1e5a      	subs	r2, r3, #1
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1df      	bne.n	8004032 <HAL_OSPI_Transmit+0x5e>
 8004072:	e000      	b.n	8004076 <HAL_OSPI_Transmit+0xa2>
          break;
 8004074:	bf00      	nop

      if (status == HAL_OK)
 8004076:	7ffb      	ldrb	r3, [r7, #31]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d119      	bne.n	80040b0 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	2201      	movs	r2, #1
 8004084:	2102      	movs	r1, #2
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 f950 	bl	800432c <OSPI_WaitFlagStateUntilTimeout>
 800408c:	4603      	mov	r3, r0
 800408e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004090:	7ffb      	ldrb	r3, [r7, #31]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10c      	bne.n	80040b0 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2202      	movs	r2, #2
 800409c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2202      	movs	r2, #2
 80040a2:	645a      	str	r2, [r3, #68]	@ 0x44
 80040a4:	e004      	b.n	80040b0 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2210      	movs	r2, #16
 80040ae:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80040b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3720      	adds	r7, #32
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b08c      	sub	sp, #48	@ 0x30
 80040be:	af02      	add	r7, sp, #8
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80040c6:	f7fe fc03 	bl	80028d0 <HAL_GetTick>
 80040ca:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	3350      	adds	r3, #80	@ 0x50
 80040d2:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040da:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80040e4:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d106      	bne.n	80040fa <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2208      	movs	r2, #8
 80040f6:	649a      	str	r2, [r3, #72]	@ 0x48
 80040f8:	e07c      	b.n	80041f4 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d172      	bne.n	80041e8 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004108:	1c5a      	adds	r2, r3, #1
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	68ba      	ldr	r2, [r7, #8]
 800411a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800412e:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004138:	d104      	bne.n	8004144 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	69ba      	ldr	r2, [r7, #24]
 8004140:	649a      	str	r2, [r3, #72]	@ 0x48
 8004142:	e011      	b.n	8004168 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800414c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004150:	2b00      	cmp	r3, #0
 8004152:	d004      	beq.n	800415e <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	649a      	str	r2, [r3, #72]	@ 0x48
 800415c:	e004      	b.n	8004168 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	6a3b      	ldr	r3, [r7, #32]
 800416e:	2201      	movs	r2, #1
 8004170:	2106      	movs	r1, #6
 8004172:	68f8      	ldr	r0, [r7, #12]
 8004174:	f000 f8da 	bl	800432c <OSPI_WaitFlagStateUntilTimeout>
 8004178:	4603      	mov	r3, r0
 800417a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800417e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004182:	2b00      	cmp	r3, #0
 8004184:	d114      	bne.n	80041b0 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800418a:	69fa      	ldr	r2, [r7, #28]
 800418c:	7812      	ldrb	r2, [r2, #0]
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004196:	1c5a      	adds	r2, r3, #1
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a0:	1e5a      	subs	r2, r3, #1
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d1dc      	bne.n	8004168 <HAL_OSPI_Receive+0xae>
 80041ae:	e000      	b.n	80041b2 <HAL_OSPI_Receive+0xf8>
          break;
 80041b0:	bf00      	nop

      if (status == HAL_OK)
 80041b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d11c      	bne.n	80041f4 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	9300      	str	r3, [sp, #0]
 80041be:	6a3b      	ldr	r3, [r7, #32]
 80041c0:	2201      	movs	r2, #1
 80041c2:	2102      	movs	r1, #2
 80041c4:	68f8      	ldr	r0, [r7, #12]
 80041c6:	f000 f8b1 	bl	800432c <OSPI_WaitFlagStateUntilTimeout>
 80041ca:	4603      	mov	r3, r0
 80041cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 80041d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10d      	bne.n	80041f4 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2202      	movs	r2, #2
 80041de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2202      	movs	r2, #2
 80041e4:	645a      	str	r2, [r3, #68]	@ 0x44
 80041e6:	e005      	b.n	80041f4 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2210      	movs	r2, #16
 80041f2:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80041f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3728      	adds	r7, #40	@ 0x28
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b08a      	sub	sp, #40	@ 0x28
 8004204:	af02      	add	r7, sp, #8
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800420c:	f7fe fb60 	bl	80028d0 <HAL_GetTick>
 8004210:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004218:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004222:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004228:	2b04      	cmp	r3, #4
 800422a:	d164      	bne.n	80042f6 <HAL_OSPI_AutoPolling+0xf6>
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004234:	d15f      	bne.n	80042f6 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	9300      	str	r3, [sp, #0]
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	2200      	movs	r2, #0
 800423e:	2120      	movs	r1, #32
 8004240:	68f8      	ldr	r0, [r7, #12]
 8004242:	f000 f873 	bl	800432c <OSPI_WaitFlagStateUntilTimeout>
 8004246:	4603      	mov	r3, r0
 8004248:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800424a:	7ffb      	ldrb	r3, [r7, #31]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d158      	bne.n	8004302 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	6812      	ldr	r2, [r2, #0]
 8004258:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	6852      	ldr	r2, [r2, #4]
 8004264:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	6912      	ldr	r2, [r2, #16]
 8004270:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	6899      	ldr	r1, [r3, #8]
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	430b      	orrs	r3, r1
 8004288:	431a      	orrs	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004292:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800429c:	d104      	bne.n	80042a8 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	649a      	str	r2, [r3, #72]	@ 0x48
 80042a6:	e011      	b.n	80042cc <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80042b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d004      	beq.n	80042c2 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	649a      	str	r2, [r3, #72]	@ 0x48
 80042c0:	e004      	b.n	80042cc <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	2201      	movs	r2, #1
 80042d4:	2108      	movs	r1, #8
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 f828 	bl	800432c <OSPI_WaitFlagStateUntilTimeout>
 80042dc:	4603      	mov	r3, r0
 80042de:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80042e0:	7ffb      	ldrb	r3, [r7, #31]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10d      	bne.n	8004302 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2208      	movs	r2, #8
 80042ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2202      	movs	r2, #2
 80042f2:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80042f4:	e005      	b.n	8004302 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2210      	movs	r2, #16
 80042fe:	649a      	str	r2, [r3, #72]	@ 0x48
 8004300:	e000      	b.n	8004304 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8004302:	bf00      	nop
  }

  /* Return function status */
  return status;
 8004304:	7ffb      	ldrb	r3, [r7, #31]
}
 8004306:	4618      	mov	r0, r3
 8004308:	3720      	adds	r7, #32
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
 8004316:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	683a      	ldr	r2, [r7, #0]
 800431c:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	603b      	str	r3, [r7, #0]
 8004338:	4613      	mov	r3, r2
 800433a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800433c:	e01a      	b.n	8004374 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004344:	d016      	beq.n	8004374 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004346:	f7fe fac3 	bl	80028d0 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	429a      	cmp	r2, r3
 8004354:	d302      	bcc.n	800435c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004362:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004368:	f043 0201 	orr.w	r2, r3, #1
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e00e      	b.n	8004392 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6a1a      	ldr	r2, [r3, #32]
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	4013      	ands	r3, r2
 800437e:	2b00      	cmp	r3, #0
 8004380:	bf14      	ite	ne
 8004382:	2301      	movne	r3, #1
 8004384:	2300      	moveq	r3, #0
 8004386:	b2db      	uxtb	r3, r3
 8004388:	461a      	mov	r2, r3
 800438a:	79fb      	ldrb	r3, [r7, #7]
 800438c:	429a      	cmp	r2, r3
 800438e:	d1d6      	bne.n	800433e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
	...

0800439c <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800439c:	b480      	push	{r7}
 800439e:	b089      	sub	sp, #36	@ 0x24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043a6:	2300      	movs	r3, #0
 80043a8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80043b8:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10a      	bne.n	80043d8 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	430a      	orrs	r2, r1
 80043d6:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d114      	bne.n	800440a <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80043e8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80043f2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80043fc:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8004406:	60fb      	str	r3, [r7, #12]
 8004408:	e013      	b.n	8004432 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004412:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800441c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8004426:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8004430:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800443a:	431a      	orrs	r2, r3
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004444:	2b00      	cmp	r3, #0
 8004446:	d012      	beq.n	800446e <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004460:	4319      	orrs	r1, r3
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004466:	430b      	orrs	r3, r1
 8004468:	431a      	orrs	r2, r3
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f023 021f 	bic.w	r2, r3, #31
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800447a:	431a      	orrs	r2, r3
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004484:	2b00      	cmp	r3, #0
 8004486:	d009      	beq.n	800449c <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d105      	bne.n	800449c <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	3a01      	subs	r2, #1
 800449a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 8099 	beq.w	80045d8 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d055      	beq.n	800455a <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d01e      	beq.n	80044f4 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	4b68      	ldr	r3, [pc, #416]	@ (800465c <OSPI_ConfigCmd+0x2c0>)
 80044bc:	4013      	ands	r3, r2
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	68d1      	ldr	r1, [r2, #12]
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	6952      	ldr	r2, [r2, #20]
 80044c6:	4311      	orrs	r1, r2
 80044c8:	683a      	ldr	r2, [r7, #0]
 80044ca:	6912      	ldr	r2, [r2, #16]
 80044cc:	4311      	orrs	r1, r2
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	69d2      	ldr	r2, [r2, #28]
 80044d2:	4311      	orrs	r1, r2
 80044d4:	683a      	ldr	r2, [r7, #0]
 80044d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044d8:	4311      	orrs	r1, r2
 80044da:	683a      	ldr	r2, [r7, #0]
 80044dc:	6a12      	ldr	r2, [r2, #32]
 80044de:	4311      	orrs	r1, r2
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044e4:	4311      	orrs	r1, r2
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80044ea:	430a      	orrs	r2, r1
 80044ec:	431a      	orrs	r2, r3
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	601a      	str	r2, [r3, #0]
 80044f2:	e028      	b.n	8004546 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80044fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	68d1      	ldr	r1, [r2, #12]
 8004504:	683a      	ldr	r2, [r7, #0]
 8004506:	6952      	ldr	r2, [r2, #20]
 8004508:	4311      	orrs	r1, r2
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	6912      	ldr	r2, [r2, #16]
 800450e:	4311      	orrs	r1, r2
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	69d2      	ldr	r2, [r2, #28]
 8004514:	4311      	orrs	r1, r2
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800451a:	4311      	orrs	r1, r2
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	6a12      	ldr	r2, [r2, #32]
 8004520:	430a      	orrs	r2, r1
 8004522:	431a      	orrs	r2, r3
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800452c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004530:	d109      	bne.n	8004546 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004536:	2b08      	cmp	r3, #8
 8004538:	d105      	bne.n	8004546 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	6992      	ldr	r2, [r2, #24]
 8004556:	649a      	str	r2, [r3, #72]	@ 0x48
 8004558:	e078      	b.n	800464c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800455e:	2b00      	cmp	r3, #0
 8004560:	d017      	beq.n	8004592 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800456a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	68d1      	ldr	r1, [r2, #12]
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	6952      	ldr	r2, [r2, #20]
 8004576:	4311      	orrs	r1, r2
 8004578:	683a      	ldr	r2, [r7, #0]
 800457a:	6912      	ldr	r2, [r2, #16]
 800457c:	4311      	orrs	r1, r2
 800457e:	683a      	ldr	r2, [r7, #0]
 8004580:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004582:	4311      	orrs	r1, r2
 8004584:	683a      	ldr	r2, [r7, #0]
 8004586:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004588:	430a      	orrs	r2, r1
 800458a:	431a      	orrs	r2, r3
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	e01d      	b.n	80045ce <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	68d9      	ldr	r1, [r3, #12]
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	4319      	orrs	r1, r3
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	430b      	orrs	r3, r1
 80045aa:	431a      	orrs	r2, r3
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045b8:	d109      	bne.n	80045ce <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80045be:	2b08      	cmp	r3, #8
 80045c0:	d105      	bne.n	80045ce <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	689a      	ldr	r2, [r3, #8]
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	601a      	str	r2, [r3, #0]
 80045d6:	e039      	b.n	800464c <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	69db      	ldr	r3, [r3, #28]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d030      	beq.n	8004642 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d017      	beq.n	8004618 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80045f0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	69d1      	ldr	r1, [r2, #28]
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80045fc:	4311      	orrs	r1, r2
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	6a12      	ldr	r2, [r2, #32]
 8004602:	4311      	orrs	r1, r2
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004608:	4311      	orrs	r1, r2
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800460e:	430a      	orrs	r2, r1
 8004610:	431a      	orrs	r2, r3
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	601a      	str	r2, [r3, #0]
 8004616:	e00e      	b.n	8004636 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	69d9      	ldr	r1, [r3, #28]
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004628:	4319      	orrs	r1, r3
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	430b      	orrs	r3, r1
 8004630:	431a      	orrs	r2, r3
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	683a      	ldr	r2, [r7, #0]
 800463c:	6992      	ldr	r2, [r2, #24]
 800463e:	649a      	str	r2, [r3, #72]	@ 0x48
 8004640:	e004      	b.n	800464c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2208      	movs	r2, #8
 800464a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 800464c:	7ffb      	ldrb	r3, [r7, #31]
}
 800464e:	4618      	mov	r0, r3
 8004650:	3724      	adds	r7, #36	@ 0x24
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	f0ffc0c0 	.word	0xf0ffc0c0

08004660 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004664:	4b0d      	ldr	r3, [pc, #52]	@ (800469c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800466c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004670:	d102      	bne.n	8004678 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004676:	e00b      	b.n	8004690 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004678:	4b08      	ldr	r3, [pc, #32]	@ (800469c <HAL_PWREx_GetVoltageRange+0x3c>)
 800467a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800467e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004682:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004686:	d102      	bne.n	800468e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004688:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800468c:	e000      	b.n	8004690 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800468e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004690:	4618      	mov	r0, r3
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	40007000 	.word	0x40007000

080046a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d141      	bne.n	8004732 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046ae:	4b4b      	ldr	r3, [pc, #300]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ba:	d131      	bne.n	8004720 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046bc:	4b47      	ldr	r3, [pc, #284]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046c2:	4a46      	ldr	r2, [pc, #280]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046cc:	4b43      	ldr	r3, [pc, #268]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046d4:	4a41      	ldr	r2, [pc, #260]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80046dc:	4b40      	ldr	r3, [pc, #256]	@ (80047e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2232      	movs	r2, #50	@ 0x32
 80046e2:	fb02 f303 	mul.w	r3, r2, r3
 80046e6:	4a3f      	ldr	r2, [pc, #252]	@ (80047e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80046e8:	fba2 2303 	umull	r2, r3, r2, r3
 80046ec:	0c9b      	lsrs	r3, r3, #18
 80046ee:	3301      	adds	r3, #1
 80046f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046f2:	e002      	b.n	80046fa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	3b01      	subs	r3, #1
 80046f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046fa:	4b38      	ldr	r3, [pc, #224]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004702:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004706:	d102      	bne.n	800470e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1f2      	bne.n	80046f4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800470e:	4b33      	ldr	r3, [pc, #204]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004716:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800471a:	d158      	bne.n	80047ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e057      	b.n	80047d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004720:	4b2e      	ldr	r3, [pc, #184]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004726:	4a2d      	ldr	r2, [pc, #180]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800472c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004730:	e04d      	b.n	80047ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004738:	d141      	bne.n	80047be <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800473a:	4b28      	ldr	r3, [pc, #160]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004742:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004746:	d131      	bne.n	80047ac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004748:	4b24      	ldr	r3, [pc, #144]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800474a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800474e:	4a23      	ldr	r2, [pc, #140]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004754:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004758:	4b20      	ldr	r3, [pc, #128]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004760:	4a1e      	ldr	r2, [pc, #120]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004762:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004766:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004768:	4b1d      	ldr	r3, [pc, #116]	@ (80047e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2232      	movs	r2, #50	@ 0x32
 800476e:	fb02 f303 	mul.w	r3, r2, r3
 8004772:	4a1c      	ldr	r2, [pc, #112]	@ (80047e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004774:	fba2 2303 	umull	r2, r3, r2, r3
 8004778:	0c9b      	lsrs	r3, r3, #18
 800477a:	3301      	adds	r3, #1
 800477c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800477e:	e002      	b.n	8004786 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	3b01      	subs	r3, #1
 8004784:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004786:	4b15      	ldr	r3, [pc, #84]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800478e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004792:	d102      	bne.n	800479a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1f2      	bne.n	8004780 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800479a:	4b10      	ldr	r3, [pc, #64]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047a6:	d112      	bne.n	80047ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e011      	b.n	80047d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047ac:	4b0b      	ldr	r3, [pc, #44]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047b2:	4a0a      	ldr	r2, [pc, #40]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80047bc:	e007      	b.n	80047ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80047be:	4b07      	ldr	r3, [pc, #28]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047c6:	4a05      	ldr	r2, [pc, #20]	@ (80047dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047cc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr
 80047dc:	40007000 	.word	0x40007000
 80047e0:	20000008 	.word	0x20000008
 80047e4:	431bde83 	.word	0x431bde83

080047e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b088      	sub	sp, #32
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d102      	bne.n	80047fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	f000 bc08 	b.w	800500c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047fc:	4b96      	ldr	r3, [pc, #600]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f003 030c 	and.w	r3, r3, #12
 8004804:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004806:	4b94      	ldr	r3, [pc, #592]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	f003 0303 	and.w	r3, r3, #3
 800480e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0310 	and.w	r3, r3, #16
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 80e4 	beq.w	80049e6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d007      	beq.n	8004834 <HAL_RCC_OscConfig+0x4c>
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	2b0c      	cmp	r3, #12
 8004828:	f040 808b 	bne.w	8004942 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2b01      	cmp	r3, #1
 8004830:	f040 8087 	bne.w	8004942 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004834:	4b88      	ldr	r3, [pc, #544]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d005      	beq.n	800484c <HAL_RCC_OscConfig+0x64>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d101      	bne.n	800484c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e3df      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a1a      	ldr	r2, [r3, #32]
 8004850:	4b81      	ldr	r3, [pc, #516]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0308 	and.w	r3, r3, #8
 8004858:	2b00      	cmp	r3, #0
 800485a:	d004      	beq.n	8004866 <HAL_RCC_OscConfig+0x7e>
 800485c:	4b7e      	ldr	r3, [pc, #504]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004864:	e005      	b.n	8004872 <HAL_RCC_OscConfig+0x8a>
 8004866:	4b7c      	ldr	r3, [pc, #496]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004868:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800486c:	091b      	lsrs	r3, r3, #4
 800486e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004872:	4293      	cmp	r3, r2
 8004874:	d223      	bcs.n	80048be <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	4618      	mov	r0, r3
 800487c:	f000 fdcc 	bl	8005418 <RCC_SetFlashLatencyFromMSIRange>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d001      	beq.n	800488a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e3c0      	b.n	800500c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800488a:	4b73      	ldr	r3, [pc, #460]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a72      	ldr	r2, [pc, #456]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004890:	f043 0308 	orr.w	r3, r3, #8
 8004894:	6013      	str	r3, [r2, #0]
 8004896:	4b70      	ldr	r3, [pc, #448]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	496d      	ldr	r1, [pc, #436]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048a8:	4b6b      	ldr	r3, [pc, #428]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	69db      	ldr	r3, [r3, #28]
 80048b4:	021b      	lsls	r3, r3, #8
 80048b6:	4968      	ldr	r1, [pc, #416]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80048b8:	4313      	orrs	r3, r2
 80048ba:	604b      	str	r3, [r1, #4]
 80048bc:	e025      	b.n	800490a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048be:	4b66      	ldr	r3, [pc, #408]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a65      	ldr	r2, [pc, #404]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80048c4:	f043 0308 	orr.w	r3, r3, #8
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	4b63      	ldr	r3, [pc, #396]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	4960      	ldr	r1, [pc, #384]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048dc:	4b5e      	ldr	r3, [pc, #376]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	69db      	ldr	r3, [r3, #28]
 80048e8:	021b      	lsls	r3, r3, #8
 80048ea:	495b      	ldr	r1, [pc, #364]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d109      	bne.n	800490a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 fd8c 	bl	8005418 <RCC_SetFlashLatencyFromMSIRange>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e380      	b.n	800500c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800490a:	f000 fcc1 	bl	8005290 <HAL_RCC_GetSysClockFreq>
 800490e:	4602      	mov	r2, r0
 8004910:	4b51      	ldr	r3, [pc, #324]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	091b      	lsrs	r3, r3, #4
 8004916:	f003 030f 	and.w	r3, r3, #15
 800491a:	4950      	ldr	r1, [pc, #320]	@ (8004a5c <HAL_RCC_OscConfig+0x274>)
 800491c:	5ccb      	ldrb	r3, [r1, r3]
 800491e:	f003 031f 	and.w	r3, r3, #31
 8004922:	fa22 f303 	lsr.w	r3, r2, r3
 8004926:	4a4e      	ldr	r2, [pc, #312]	@ (8004a60 <HAL_RCC_OscConfig+0x278>)
 8004928:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800492a:	4b4e      	ldr	r3, [pc, #312]	@ (8004a64 <HAL_RCC_OscConfig+0x27c>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4618      	mov	r0, r3
 8004930:	f7fd ff7e 	bl	8002830 <HAL_InitTick>
 8004934:	4603      	mov	r3, r0
 8004936:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004938:	7bfb      	ldrb	r3, [r7, #15]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d052      	beq.n	80049e4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800493e:	7bfb      	ldrb	r3, [r7, #15]
 8004940:	e364      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d032      	beq.n	80049b0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800494a:	4b43      	ldr	r3, [pc, #268]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a42      	ldr	r2, [pc, #264]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004950:	f043 0301 	orr.w	r3, r3, #1
 8004954:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004956:	f7fd ffbb 	bl	80028d0 <HAL_GetTick>
 800495a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800495c:	e008      	b.n	8004970 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800495e:	f7fd ffb7 	bl	80028d0 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	2b02      	cmp	r3, #2
 800496a:	d901      	bls.n	8004970 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e34d      	b.n	800500c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004970:	4b39      	ldr	r3, [pc, #228]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d0f0      	beq.n	800495e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800497c:	4b36      	ldr	r3, [pc, #216]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a35      	ldr	r2, [pc, #212]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004982:	f043 0308 	orr.w	r3, r3, #8
 8004986:	6013      	str	r3, [r2, #0]
 8004988:	4b33      	ldr	r3, [pc, #204]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	4930      	ldr	r1, [pc, #192]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800499a:	4b2f      	ldr	r3, [pc, #188]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	69db      	ldr	r3, [r3, #28]
 80049a6:	021b      	lsls	r3, r3, #8
 80049a8:	492b      	ldr	r1, [pc, #172]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	604b      	str	r3, [r1, #4]
 80049ae:	e01a      	b.n	80049e6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80049b0:	4b29      	ldr	r3, [pc, #164]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a28      	ldr	r2, [pc, #160]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80049b6:	f023 0301 	bic.w	r3, r3, #1
 80049ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049bc:	f7fd ff88 	bl	80028d0 <HAL_GetTick>
 80049c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80049c2:	e008      	b.n	80049d6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049c4:	f7fd ff84 	bl	80028d0 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e31a      	b.n	800500c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80049d6:	4b20      	ldr	r3, [pc, #128]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0302 	and.w	r3, r3, #2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d1f0      	bne.n	80049c4 <HAL_RCC_OscConfig+0x1dc>
 80049e2:	e000      	b.n	80049e6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d073      	beq.n	8004ada <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	d005      	beq.n	8004a04 <HAL_RCC_OscConfig+0x21c>
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	2b0c      	cmp	r3, #12
 80049fc:	d10e      	bne.n	8004a1c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2b03      	cmp	r3, #3
 8004a02:	d10b      	bne.n	8004a1c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a04:	4b14      	ldr	r3, [pc, #80]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d063      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x2f0>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d15f      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e2f7      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a24:	d106      	bne.n	8004a34 <HAL_RCC_OscConfig+0x24c>
 8004a26:	4b0c      	ldr	r3, [pc, #48]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a0b      	ldr	r2, [pc, #44]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a30:	6013      	str	r3, [r2, #0]
 8004a32:	e025      	b.n	8004a80 <HAL_RCC_OscConfig+0x298>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a3c:	d114      	bne.n	8004a68 <HAL_RCC_OscConfig+0x280>
 8004a3e:	4b06      	ldr	r3, [pc, #24]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a05      	ldr	r2, [pc, #20]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004a44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a48:	6013      	str	r3, [r2, #0]
 8004a4a:	4b03      	ldr	r3, [pc, #12]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a02      	ldr	r2, [pc, #8]	@ (8004a58 <HAL_RCC_OscConfig+0x270>)
 8004a50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a54:	6013      	str	r3, [r2, #0]
 8004a56:	e013      	b.n	8004a80 <HAL_RCC_OscConfig+0x298>
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	0800a3dc 	.word	0x0800a3dc
 8004a60:	20000008 	.word	0x20000008
 8004a64:	2000001c 	.word	0x2000001c
 8004a68:	4ba0      	ldr	r3, [pc, #640]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a9f      	ldr	r2, [pc, #636]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004a6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a72:	6013      	str	r3, [r2, #0]
 8004a74:	4b9d      	ldr	r3, [pc, #628]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a9c      	ldr	r2, [pc, #624]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004a7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d013      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a88:	f7fd ff22 	bl	80028d0 <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a90:	f7fd ff1e 	bl	80028d0 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b64      	cmp	r3, #100	@ 0x64
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e2b4      	b.n	800500c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004aa2:	4b92      	ldr	r3, [pc, #584]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d0f0      	beq.n	8004a90 <HAL_RCC_OscConfig+0x2a8>
 8004aae:	e014      	b.n	8004ada <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab0:	f7fd ff0e 	bl	80028d0 <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ab6:	e008      	b.n	8004aca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ab8:	f7fd ff0a 	bl	80028d0 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b64      	cmp	r3, #100	@ 0x64
 8004ac4:	d901      	bls.n	8004aca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e2a0      	b.n	800500c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004aca:	4b88      	ldr	r3, [pc, #544]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1f0      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x2d0>
 8004ad6:	e000      	b.n	8004ada <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d060      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	2b04      	cmp	r3, #4
 8004aea:	d005      	beq.n	8004af8 <HAL_RCC_OscConfig+0x310>
 8004aec:	69bb      	ldr	r3, [r7, #24]
 8004aee:	2b0c      	cmp	r3, #12
 8004af0:	d119      	bne.n	8004b26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d116      	bne.n	8004b26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004af8:	4b7c      	ldr	r3, [pc, #496]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d005      	beq.n	8004b10 <HAL_RCC_OscConfig+0x328>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e27d      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b10:	4b76      	ldr	r3, [pc, #472]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	061b      	lsls	r3, r3, #24
 8004b1e:	4973      	ldr	r1, [pc, #460]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b24:	e040      	b.n	8004ba8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d023      	beq.n	8004b76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b2e:	4b6f      	ldr	r3, [pc, #444]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a6e      	ldr	r2, [pc, #440]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3a:	f7fd fec9 	bl	80028d0 <HAL_GetTick>
 8004b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b40:	e008      	b.n	8004b54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b42:	f7fd fec5 	bl	80028d0 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d901      	bls.n	8004b54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e25b      	b.n	800500c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b54:	4b65      	ldr	r3, [pc, #404]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0f0      	beq.n	8004b42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b60:	4b62      	ldr	r3, [pc, #392]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	061b      	lsls	r3, r3, #24
 8004b6e:	495f      	ldr	r1, [pc, #380]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	604b      	str	r3, [r1, #4]
 8004b74:	e018      	b.n	8004ba8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b76:	4b5d      	ldr	r3, [pc, #372]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a5c      	ldr	r2, [pc, #368]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b82:	f7fd fea5 	bl	80028d0 <HAL_GetTick>
 8004b86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b88:	e008      	b.n	8004b9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b8a:	f7fd fea1 	bl	80028d0 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d901      	bls.n	8004b9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e237      	b.n	800500c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b9c:	4b53      	ldr	r3, [pc, #332]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1f0      	bne.n	8004b8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0308 	and.w	r3, r3, #8
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d03c      	beq.n	8004c2e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d01c      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bbc:	4b4b      	ldr	r3, [pc, #300]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bc2:	4a4a      	ldr	r2, [pc, #296]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004bc4:	f043 0301 	orr.w	r3, r3, #1
 8004bc8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bcc:	f7fd fe80 	bl	80028d0 <HAL_GetTick>
 8004bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bd2:	e008      	b.n	8004be6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bd4:	f7fd fe7c 	bl	80028d0 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d901      	bls.n	8004be6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e212      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004be6:	4b41      	ldr	r3, [pc, #260]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004be8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d0ef      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x3ec>
 8004bf4:	e01b      	b.n	8004c2e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bf6:	4b3d      	ldr	r3, [pc, #244]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004bf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bfc:	4a3b      	ldr	r2, [pc, #236]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004bfe:	f023 0301 	bic.w	r3, r3, #1
 8004c02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c06:	f7fd fe63 	bl	80028d0 <HAL_GetTick>
 8004c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c0c:	e008      	b.n	8004c20 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c0e:	f7fd fe5f 	bl	80028d0 <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d901      	bls.n	8004c20 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	e1f5      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c20:	4b32      	ldr	r3, [pc, #200]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1ef      	bne.n	8004c0e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0304 	and.w	r3, r3, #4
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f000 80a6 	beq.w	8004d88 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004c40:	4b2a      	ldr	r3, [pc, #168]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d10d      	bne.n	8004c68 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c4c:	4b27      	ldr	r3, [pc, #156]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c50:	4a26      	ldr	r2, [pc, #152]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004c52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c56:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c58:	4b24      	ldr	r3, [pc, #144]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c60:	60bb      	str	r3, [r7, #8]
 8004c62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c64:	2301      	movs	r3, #1
 8004c66:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c68:	4b21      	ldr	r3, [pc, #132]	@ (8004cf0 <HAL_RCC_OscConfig+0x508>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d118      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c74:	4b1e      	ldr	r3, [pc, #120]	@ (8004cf0 <HAL_RCC_OscConfig+0x508>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a1d      	ldr	r2, [pc, #116]	@ (8004cf0 <HAL_RCC_OscConfig+0x508>)
 8004c7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c7e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c80:	f7fd fe26 	bl	80028d0 <HAL_GetTick>
 8004c84:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c88:	f7fd fe22 	bl	80028d0 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e1b8      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c9a:	4b15      	ldr	r3, [pc, #84]	@ (8004cf0 <HAL_RCC_OscConfig+0x508>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d0f0      	beq.n	8004c88 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d108      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x4d8>
 8004cae:	4b0f      	ldr	r3, [pc, #60]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb4:	4a0d      	ldr	r2, [pc, #52]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004cb6:	f043 0301 	orr.w	r3, r3, #1
 8004cba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cbe:	e029      	b.n	8004d14 <HAL_RCC_OscConfig+0x52c>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	2b05      	cmp	r3, #5
 8004cc6:	d115      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x50c>
 8004cc8:	4b08      	ldr	r3, [pc, #32]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cce:	4a07      	ldr	r2, [pc, #28]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004cd0:	f043 0304 	orr.w	r3, r3, #4
 8004cd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cd8:	4b04      	ldr	r3, [pc, #16]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cde:	4a03      	ldr	r2, [pc, #12]	@ (8004cec <HAL_RCC_OscConfig+0x504>)
 8004ce0:	f043 0301 	orr.w	r3, r3, #1
 8004ce4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ce8:	e014      	b.n	8004d14 <HAL_RCC_OscConfig+0x52c>
 8004cea:	bf00      	nop
 8004cec:	40021000 	.word	0x40021000
 8004cf0:	40007000 	.word	0x40007000
 8004cf4:	4b9d      	ldr	r3, [pc, #628]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cfa:	4a9c      	ldr	r2, [pc, #624]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004cfc:	f023 0301 	bic.w	r3, r3, #1
 8004d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d04:	4b99      	ldr	r3, [pc, #612]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d0a:	4a98      	ldr	r2, [pc, #608]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004d0c:	f023 0304 	bic.w	r3, r3, #4
 8004d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d016      	beq.n	8004d4a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d1c:	f7fd fdd8 	bl	80028d0 <HAL_GetTick>
 8004d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d22:	e00a      	b.n	8004d3a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d24:	f7fd fdd4 	bl	80028d0 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e168      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d3a:	4b8c      	ldr	r3, [pc, #560]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d40:	f003 0302 	and.w	r3, r3, #2
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d0ed      	beq.n	8004d24 <HAL_RCC_OscConfig+0x53c>
 8004d48:	e015      	b.n	8004d76 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d4a:	f7fd fdc1 	bl	80028d0 <HAL_GetTick>
 8004d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d50:	e00a      	b.n	8004d68 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d52:	f7fd fdbd 	bl	80028d0 <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d901      	bls.n	8004d68 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e151      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d68:	4b80      	ldr	r3, [pc, #512]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1ed      	bne.n	8004d52 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d76:	7ffb      	ldrb	r3, [r7, #31]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d105      	bne.n	8004d88 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d7c:	4b7b      	ldr	r3, [pc, #492]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d80:	4a7a      	ldr	r2, [pc, #488]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004d82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d86:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0320 	and.w	r3, r3, #32
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d03c      	beq.n	8004e0e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d01c      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d9c:	4b73      	ldr	r3, [pc, #460]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004da2:	4a72      	ldr	r2, [pc, #456]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004da4:	f043 0301 	orr.w	r3, r3, #1
 8004da8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dac:	f7fd fd90 	bl	80028d0 <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004db4:	f7fd fd8c 	bl	80028d0 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e122      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004dc6:	4b69      	ldr	r3, [pc, #420]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004dc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d0ef      	beq.n	8004db4 <HAL_RCC_OscConfig+0x5cc>
 8004dd4:	e01b      	b.n	8004e0e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004dd6:	4b65      	ldr	r3, [pc, #404]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004dd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ddc:	4a63      	ldr	r2, [pc, #396]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004dde:	f023 0301 	bic.w	r3, r3, #1
 8004de2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de6:	f7fd fd73 	bl	80028d0 <HAL_GetTick>
 8004dea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004dec:	e008      	b.n	8004e00 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dee:	f7fd fd6f 	bl	80028d0 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e105      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e00:	4b5a      	ldr	r3, [pc, #360]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004e02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1ef      	bne.n	8004dee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	f000 80f9 	beq.w	800500a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	f040 80cf 	bne.w	8004fc0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004e22:	4b52      	ldr	r3, [pc, #328]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f003 0203 	and.w	r2, r3, #3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d12c      	bne.n	8004e90 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e40:	3b01      	subs	r3, #1
 8004e42:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d123      	bne.n	8004e90 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e52:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d11b      	bne.n	8004e90 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e62:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d113      	bne.n	8004e90 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e72:	085b      	lsrs	r3, r3, #1
 8004e74:	3b01      	subs	r3, #1
 8004e76:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d109      	bne.n	8004e90 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e86:	085b      	lsrs	r3, r3, #1
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d071      	beq.n	8004f74 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	2b0c      	cmp	r3, #12
 8004e94:	d068      	beq.n	8004f68 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004e96:	4b35      	ldr	r3, [pc, #212]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d105      	bne.n	8004eae <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004ea2:	4b32      	ldr	r3, [pc, #200]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d001      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e0ac      	b.n	800500c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004eb2:	4b2e      	ldr	r3, [pc, #184]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a2d      	ldr	r2, [pc, #180]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004eb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ebc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ebe:	f7fd fd07 	bl	80028d0 <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec6:	f7fd fd03 	bl	80028d0 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e099      	b.n	800500c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ed8:	4b24      	ldr	r3, [pc, #144]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1f0      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ee4:	4b21      	ldr	r3, [pc, #132]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004ee6:	68da      	ldr	r2, [r3, #12]
 8004ee8:	4b21      	ldr	r3, [pc, #132]	@ (8004f70 <HAL_RCC_OscConfig+0x788>)
 8004eea:	4013      	ands	r3, r2
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ef4:	3a01      	subs	r2, #1
 8004ef6:	0112      	lsls	r2, r2, #4
 8004ef8:	4311      	orrs	r1, r2
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004efe:	0212      	lsls	r2, r2, #8
 8004f00:	4311      	orrs	r1, r2
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f06:	0852      	lsrs	r2, r2, #1
 8004f08:	3a01      	subs	r2, #1
 8004f0a:	0552      	lsls	r2, r2, #21
 8004f0c:	4311      	orrs	r1, r2
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004f12:	0852      	lsrs	r2, r2, #1
 8004f14:	3a01      	subs	r2, #1
 8004f16:	0652      	lsls	r2, r2, #25
 8004f18:	4311      	orrs	r1, r2
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f1e:	06d2      	lsls	r2, r2, #27
 8004f20:	430a      	orrs	r2, r1
 8004f22:	4912      	ldr	r1, [pc, #72]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004f28:	4b10      	ldr	r3, [pc, #64]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a0f      	ldr	r2, [pc, #60]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004f2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f32:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f34:	4b0d      	ldr	r3, [pc, #52]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	4a0c      	ldr	r2, [pc, #48]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004f3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f3e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f40:	f7fd fcc6 	bl	80028d0 <HAL_GetTick>
 8004f44:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f46:	e008      	b.n	8004f5a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f48:	f7fd fcc2 	bl	80028d0 <HAL_GetTick>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d901      	bls.n	8004f5a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e058      	b.n	800500c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f5a:	4b04      	ldr	r3, [pc, #16]	@ (8004f6c <HAL_RCC_OscConfig+0x784>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d0f0      	beq.n	8004f48 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f66:	e050      	b.n	800500a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e04f      	b.n	800500c <HAL_RCC_OscConfig+0x824>
 8004f6c:	40021000 	.word	0x40021000
 8004f70:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f74:	4b27      	ldr	r3, [pc, #156]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d144      	bne.n	800500a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004f80:	4b24      	ldr	r3, [pc, #144]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a23      	ldr	r2, [pc, #140]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004f86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f8c:	4b21      	ldr	r3, [pc, #132]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	4a20      	ldr	r2, [pc, #128]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004f92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f98:	f7fd fc9a 	bl	80028d0 <HAL_GetTick>
 8004f9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f9e:	e008      	b.n	8004fb2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fa0:	f7fd fc96 	bl	80028d0 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e02c      	b.n	800500c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fb2:	4b18      	ldr	r3, [pc, #96]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d0f0      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x7b8>
 8004fbe:	e024      	b.n	800500a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	2b0c      	cmp	r3, #12
 8004fc4:	d01f      	beq.n	8005006 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fc6:	4b13      	ldr	r3, [pc, #76]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a12      	ldr	r2, [pc, #72]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004fcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd2:	f7fd fc7d 	bl	80028d0 <HAL_GetTick>
 8004fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fd8:	e008      	b.n	8004fec <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fda:	f7fd fc79 	bl	80028d0 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d901      	bls.n	8004fec <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e00f      	b.n	800500c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fec:	4b09      	ldr	r3, [pc, #36]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d1f0      	bne.n	8004fda <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004ff8:	4b06      	ldr	r3, [pc, #24]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004ffa:	68da      	ldr	r2, [r3, #12]
 8004ffc:	4905      	ldr	r1, [pc, #20]	@ (8005014 <HAL_RCC_OscConfig+0x82c>)
 8004ffe:	4b06      	ldr	r3, [pc, #24]	@ (8005018 <HAL_RCC_OscConfig+0x830>)
 8005000:	4013      	ands	r3, r2
 8005002:	60cb      	str	r3, [r1, #12]
 8005004:	e001      	b.n	800500a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e000      	b.n	800500c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3720      	adds	r7, #32
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40021000 	.word	0x40021000
 8005018:	feeefffc 	.word	0xfeeefffc

0800501c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005026:	2300      	movs	r3, #0
 8005028:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d101      	bne.n	8005034 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e11d      	b.n	8005270 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005034:	4b90      	ldr	r3, [pc, #576]	@ (8005278 <HAL_RCC_ClockConfig+0x25c>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 030f 	and.w	r3, r3, #15
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	429a      	cmp	r2, r3
 8005040:	d910      	bls.n	8005064 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005042:	4b8d      	ldr	r3, [pc, #564]	@ (8005278 <HAL_RCC_ClockConfig+0x25c>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f023 020f 	bic.w	r2, r3, #15
 800504a:	498b      	ldr	r1, [pc, #556]	@ (8005278 <HAL_RCC_ClockConfig+0x25c>)
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	4313      	orrs	r3, r2
 8005050:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005052:	4b89      	ldr	r3, [pc, #548]	@ (8005278 <HAL_RCC_ClockConfig+0x25c>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 030f 	and.w	r3, r3, #15
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	429a      	cmp	r2, r3
 800505e:	d001      	beq.n	8005064 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e105      	b.n	8005270 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d010      	beq.n	8005092 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689a      	ldr	r2, [r3, #8]
 8005074:	4b81      	ldr	r3, [pc, #516]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800507c:	429a      	cmp	r2, r3
 800507e:	d908      	bls.n	8005092 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005080:	4b7e      	ldr	r3, [pc, #504]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	497b      	ldr	r1, [pc, #492]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 800508e:	4313      	orrs	r3, r2
 8005090:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	2b00      	cmp	r3, #0
 800509c:	d079      	beq.n	8005192 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	2b03      	cmp	r3, #3
 80050a4:	d11e      	bne.n	80050e4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050a6:	4b75      	ldr	r3, [pc, #468]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e0dc      	b.n	8005270 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80050b6:	f000 fa09 	bl	80054cc <RCC_GetSysClockFreqFromPLLSource>
 80050ba:	4603      	mov	r3, r0
 80050bc:	4a70      	ldr	r2, [pc, #448]	@ (8005280 <HAL_RCC_ClockConfig+0x264>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d946      	bls.n	8005150 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80050c2:	4b6e      	ldr	r3, [pc, #440]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d140      	bne.n	8005150 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80050ce:	4b6b      	ldr	r3, [pc, #428]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050d6:	4a69      	ldr	r2, [pc, #420]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 80050d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80050de:	2380      	movs	r3, #128	@ 0x80
 80050e0:	617b      	str	r3, [r7, #20]
 80050e2:	e035      	b.n	8005150 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d107      	bne.n	80050fc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050ec:	4b63      	ldr	r3, [pc, #396]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d115      	bne.n	8005124 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e0b9      	b.n	8005270 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d107      	bne.n	8005114 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005104:	4b5d      	ldr	r3, [pc, #372]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0302 	and.w	r3, r3, #2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d109      	bne.n	8005124 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e0ad      	b.n	8005270 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005114:	4b59      	ldr	r3, [pc, #356]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e0a5      	b.n	8005270 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005124:	f000 f8b4 	bl	8005290 <HAL_RCC_GetSysClockFreq>
 8005128:	4603      	mov	r3, r0
 800512a:	4a55      	ldr	r2, [pc, #340]	@ (8005280 <HAL_RCC_ClockConfig+0x264>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d90f      	bls.n	8005150 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005130:	4b52      	ldr	r3, [pc, #328]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d109      	bne.n	8005150 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800513c:	4b4f      	ldr	r3, [pc, #316]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005144:	4a4d      	ldr	r2, [pc, #308]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005146:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800514a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800514c:	2380      	movs	r3, #128	@ 0x80
 800514e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005150:	4b4a      	ldr	r3, [pc, #296]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f023 0203 	bic.w	r2, r3, #3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	4947      	ldr	r1, [pc, #284]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 800515e:	4313      	orrs	r3, r2
 8005160:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005162:	f7fd fbb5 	bl	80028d0 <HAL_GetTick>
 8005166:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005168:	e00a      	b.n	8005180 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800516a:	f7fd fbb1 	bl	80028d0 <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005178:	4293      	cmp	r3, r2
 800517a:	d901      	bls.n	8005180 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e077      	b.n	8005270 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005180:	4b3e      	ldr	r3, [pc, #248]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f003 020c 	and.w	r2, r3, #12
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	429a      	cmp	r2, r3
 8005190:	d1eb      	bne.n	800516a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2b80      	cmp	r3, #128	@ 0x80
 8005196:	d105      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005198:	4b38      	ldr	r3, [pc, #224]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	4a37      	ldr	r2, [pc, #220]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 800519e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051a2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d010      	beq.n	80051d2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	4b31      	ldr	r3, [pc, #196]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051bc:	429a      	cmp	r2, r3
 80051be:	d208      	bcs.n	80051d2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051c0:	4b2e      	ldr	r3, [pc, #184]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	492b      	ldr	r1, [pc, #172]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051d2:	4b29      	ldr	r3, [pc, #164]	@ (8005278 <HAL_RCC_ClockConfig+0x25c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	683a      	ldr	r2, [r7, #0]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d210      	bcs.n	8005202 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051e0:	4b25      	ldr	r3, [pc, #148]	@ (8005278 <HAL_RCC_ClockConfig+0x25c>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f023 020f 	bic.w	r2, r3, #15
 80051e8:	4923      	ldr	r1, [pc, #140]	@ (8005278 <HAL_RCC_ClockConfig+0x25c>)
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051f0:	4b21      	ldr	r3, [pc, #132]	@ (8005278 <HAL_RCC_ClockConfig+0x25c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 030f 	and.w	r3, r3, #15
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d001      	beq.n	8005202 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e036      	b.n	8005270 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0304 	and.w	r3, r3, #4
 800520a:	2b00      	cmp	r3, #0
 800520c:	d008      	beq.n	8005220 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800520e:	4b1b      	ldr	r3, [pc, #108]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	4918      	ldr	r1, [pc, #96]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 800521c:	4313      	orrs	r3, r2
 800521e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0308 	and.w	r3, r3, #8
 8005228:	2b00      	cmp	r3, #0
 800522a:	d009      	beq.n	8005240 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800522c:	4b13      	ldr	r3, [pc, #76]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	00db      	lsls	r3, r3, #3
 800523a:	4910      	ldr	r1, [pc, #64]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 800523c:	4313      	orrs	r3, r2
 800523e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005240:	f000 f826 	bl	8005290 <HAL_RCC_GetSysClockFreq>
 8005244:	4602      	mov	r2, r0
 8005246:	4b0d      	ldr	r3, [pc, #52]	@ (800527c <HAL_RCC_ClockConfig+0x260>)
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	091b      	lsrs	r3, r3, #4
 800524c:	f003 030f 	and.w	r3, r3, #15
 8005250:	490c      	ldr	r1, [pc, #48]	@ (8005284 <HAL_RCC_ClockConfig+0x268>)
 8005252:	5ccb      	ldrb	r3, [r1, r3]
 8005254:	f003 031f 	and.w	r3, r3, #31
 8005258:	fa22 f303 	lsr.w	r3, r2, r3
 800525c:	4a0a      	ldr	r2, [pc, #40]	@ (8005288 <HAL_RCC_ClockConfig+0x26c>)
 800525e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005260:	4b0a      	ldr	r3, [pc, #40]	@ (800528c <HAL_RCC_ClockConfig+0x270>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4618      	mov	r0, r3
 8005266:	f7fd fae3 	bl	8002830 <HAL_InitTick>
 800526a:	4603      	mov	r3, r0
 800526c:	73fb      	strb	r3, [r7, #15]

  return status;
 800526e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005270:	4618      	mov	r0, r3
 8005272:	3718      	adds	r7, #24
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}
 8005278:	40022000 	.word	0x40022000
 800527c:	40021000 	.word	0x40021000
 8005280:	04c4b400 	.word	0x04c4b400
 8005284:	0800a3dc 	.word	0x0800a3dc
 8005288:	20000008 	.word	0x20000008
 800528c:	2000001c 	.word	0x2000001c

08005290 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005290:	b480      	push	{r7}
 8005292:	b089      	sub	sp, #36	@ 0x24
 8005294:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005296:	2300      	movs	r3, #0
 8005298:	61fb      	str	r3, [r7, #28]
 800529a:	2300      	movs	r3, #0
 800529c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800529e:	4b3e      	ldr	r3, [pc, #248]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x108>)
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 030c 	and.w	r3, r3, #12
 80052a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052a8:	4b3b      	ldr	r3, [pc, #236]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x108>)
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	f003 0303 	and.w	r3, r3, #3
 80052b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d005      	beq.n	80052c4 <HAL_RCC_GetSysClockFreq+0x34>
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	2b0c      	cmp	r3, #12
 80052bc:	d121      	bne.n	8005302 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d11e      	bne.n	8005302 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80052c4:	4b34      	ldr	r3, [pc, #208]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x108>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0308 	and.w	r3, r3, #8
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d107      	bne.n	80052e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80052d0:	4b31      	ldr	r3, [pc, #196]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x108>)
 80052d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052d6:	0a1b      	lsrs	r3, r3, #8
 80052d8:	f003 030f 	and.w	r3, r3, #15
 80052dc:	61fb      	str	r3, [r7, #28]
 80052de:	e005      	b.n	80052ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80052e0:	4b2d      	ldr	r3, [pc, #180]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x108>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	091b      	lsrs	r3, r3, #4
 80052e6:	f003 030f 	and.w	r3, r3, #15
 80052ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80052ec:	4a2b      	ldr	r2, [pc, #172]	@ (800539c <HAL_RCC_GetSysClockFreq+0x10c>)
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10d      	bne.n	8005318 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005300:	e00a      	b.n	8005318 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	2b04      	cmp	r3, #4
 8005306:	d102      	bne.n	800530e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005308:	4b25      	ldr	r3, [pc, #148]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800530a:	61bb      	str	r3, [r7, #24]
 800530c:	e004      	b.n	8005318 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	2b08      	cmp	r3, #8
 8005312:	d101      	bne.n	8005318 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005314:	4b23      	ldr	r3, [pc, #140]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005316:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	2b0c      	cmp	r3, #12
 800531c:	d134      	bne.n	8005388 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800531e:	4b1e      	ldr	r3, [pc, #120]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x108>)
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	2b02      	cmp	r3, #2
 800532c:	d003      	beq.n	8005336 <HAL_RCC_GetSysClockFreq+0xa6>
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	2b03      	cmp	r3, #3
 8005332:	d003      	beq.n	800533c <HAL_RCC_GetSysClockFreq+0xac>
 8005334:	e005      	b.n	8005342 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005336:	4b1a      	ldr	r3, [pc, #104]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005338:	617b      	str	r3, [r7, #20]
      break;
 800533a:	e005      	b.n	8005348 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800533c:	4b19      	ldr	r3, [pc, #100]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800533e:	617b      	str	r3, [r7, #20]
      break;
 8005340:	e002      	b.n	8005348 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005342:	69fb      	ldr	r3, [r7, #28]
 8005344:	617b      	str	r3, [r7, #20]
      break;
 8005346:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005348:	4b13      	ldr	r3, [pc, #76]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x108>)
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	091b      	lsrs	r3, r3, #4
 800534e:	f003 030f 	and.w	r3, r3, #15
 8005352:	3301      	adds	r3, #1
 8005354:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005356:	4b10      	ldr	r3, [pc, #64]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x108>)
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	0a1b      	lsrs	r3, r3, #8
 800535c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	fb03 f202 	mul.w	r2, r3, r2
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	fbb2 f3f3 	udiv	r3, r2, r3
 800536c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800536e:	4b0a      	ldr	r3, [pc, #40]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x108>)
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	0e5b      	lsrs	r3, r3, #25
 8005374:	f003 0303 	and.w	r3, r3, #3
 8005378:	3301      	adds	r3, #1
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	fbb2 f3f3 	udiv	r3, r2, r3
 8005386:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005388:	69bb      	ldr	r3, [r7, #24]
}
 800538a:	4618      	mov	r0, r3
 800538c:	3724      	adds	r7, #36	@ 0x24
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	40021000 	.word	0x40021000
 800539c:	0800a3f4 	.word	0x0800a3f4
 80053a0:	00f42400 	.word	0x00f42400
 80053a4:	007a1200 	.word	0x007a1200

080053a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053a8:	b480      	push	{r7}
 80053aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053ac:	4b03      	ldr	r3, [pc, #12]	@ (80053bc <HAL_RCC_GetHCLKFreq+0x14>)
 80053ae:	681b      	ldr	r3, [r3, #0]
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	20000008 	.word	0x20000008

080053c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053c4:	f7ff fff0 	bl	80053a8 <HAL_RCC_GetHCLKFreq>
 80053c8:	4602      	mov	r2, r0
 80053ca:	4b06      	ldr	r3, [pc, #24]	@ (80053e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	0a1b      	lsrs	r3, r3, #8
 80053d0:	f003 0307 	and.w	r3, r3, #7
 80053d4:	4904      	ldr	r1, [pc, #16]	@ (80053e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80053d6:	5ccb      	ldrb	r3, [r1, r3]
 80053d8:	f003 031f 	and.w	r3, r3, #31
 80053dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	40021000 	.word	0x40021000
 80053e8:	0800a3ec 	.word	0x0800a3ec

080053ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80053f0:	f7ff ffda 	bl	80053a8 <HAL_RCC_GetHCLKFreq>
 80053f4:	4602      	mov	r2, r0
 80053f6:	4b06      	ldr	r3, [pc, #24]	@ (8005410 <HAL_RCC_GetPCLK2Freq+0x24>)
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	0adb      	lsrs	r3, r3, #11
 80053fc:	f003 0307 	and.w	r3, r3, #7
 8005400:	4904      	ldr	r1, [pc, #16]	@ (8005414 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005402:	5ccb      	ldrb	r3, [r1, r3]
 8005404:	f003 031f 	and.w	r3, r3, #31
 8005408:	fa22 f303 	lsr.w	r3, r2, r3
}
 800540c:	4618      	mov	r0, r3
 800540e:	bd80      	pop	{r7, pc}
 8005410:	40021000 	.word	0x40021000
 8005414:	0800a3ec 	.word	0x0800a3ec

08005418 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005420:	2300      	movs	r3, #0
 8005422:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005424:	4b27      	ldr	r3, [pc, #156]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005428:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d003      	beq.n	8005438 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005430:	f7ff f916 	bl	8004660 <HAL_PWREx_GetVoltageRange>
 8005434:	6178      	str	r0, [r7, #20]
 8005436:	e014      	b.n	8005462 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005438:	4b22      	ldr	r3, [pc, #136]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800543a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800543c:	4a21      	ldr	r2, [pc, #132]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800543e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005442:	6593      	str	r3, [r2, #88]	@ 0x58
 8005444:	4b1f      	ldr	r3, [pc, #124]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005448:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800544c:	60fb      	str	r3, [r7, #12]
 800544e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005450:	f7ff f906 	bl	8004660 <HAL_PWREx_GetVoltageRange>
 8005454:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005456:	4b1b      	ldr	r3, [pc, #108]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800545a:	4a1a      	ldr	r2, [pc, #104]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800545c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005460:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005468:	d10b      	bne.n	8005482 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b80      	cmp	r3, #128	@ 0x80
 800546e:	d913      	bls.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2ba0      	cmp	r3, #160	@ 0xa0
 8005474:	d902      	bls.n	800547c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005476:	2302      	movs	r3, #2
 8005478:	613b      	str	r3, [r7, #16]
 800547a:	e00d      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800547c:	2301      	movs	r3, #1
 800547e:	613b      	str	r3, [r7, #16]
 8005480:	e00a      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b7f      	cmp	r3, #127	@ 0x7f
 8005486:	d902      	bls.n	800548e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005488:	2302      	movs	r3, #2
 800548a:	613b      	str	r3, [r7, #16]
 800548c:	e004      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2b70      	cmp	r3, #112	@ 0x70
 8005492:	d101      	bne.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005494:	2301      	movs	r3, #1
 8005496:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005498:	4b0b      	ldr	r3, [pc, #44]	@ (80054c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f023 020f 	bic.w	r2, r3, #15
 80054a0:	4909      	ldr	r1, [pc, #36]	@ (80054c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80054a8:	4b07      	ldr	r3, [pc, #28]	@ (80054c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 030f 	and.w	r3, r3, #15
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d001      	beq.n	80054ba <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e000      	b.n	80054bc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3718      	adds	r7, #24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	40021000 	.word	0x40021000
 80054c8:	40022000 	.word	0x40022000

080054cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054d2:	4b2d      	ldr	r3, [pc, #180]	@ (8005588 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f003 0303 	and.w	r3, r3, #3
 80054da:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2b03      	cmp	r3, #3
 80054e0:	d00b      	beq.n	80054fa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2b03      	cmp	r3, #3
 80054e6:	d825      	bhi.n	8005534 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d008      	beq.n	8005500 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d11f      	bne.n	8005534 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80054f4:	4b25      	ldr	r3, [pc, #148]	@ (800558c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80054f6:	613b      	str	r3, [r7, #16]
    break;
 80054f8:	e01f      	b.n	800553a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80054fa:	4b25      	ldr	r3, [pc, #148]	@ (8005590 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80054fc:	613b      	str	r3, [r7, #16]
    break;
 80054fe:	e01c      	b.n	800553a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005500:	4b21      	ldr	r3, [pc, #132]	@ (8005588 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0308 	and.w	r3, r3, #8
 8005508:	2b00      	cmp	r3, #0
 800550a:	d107      	bne.n	800551c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800550c:	4b1e      	ldr	r3, [pc, #120]	@ (8005588 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800550e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005512:	0a1b      	lsrs	r3, r3, #8
 8005514:	f003 030f 	and.w	r3, r3, #15
 8005518:	617b      	str	r3, [r7, #20]
 800551a:	e005      	b.n	8005528 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800551c:	4b1a      	ldr	r3, [pc, #104]	@ (8005588 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	091b      	lsrs	r3, r3, #4
 8005522:	f003 030f 	and.w	r3, r3, #15
 8005526:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005528:	4a1a      	ldr	r2, [pc, #104]	@ (8005594 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005530:	613b      	str	r3, [r7, #16]
    break;
 8005532:	e002      	b.n	800553a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005534:	2300      	movs	r3, #0
 8005536:	613b      	str	r3, [r7, #16]
    break;
 8005538:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800553a:	4b13      	ldr	r3, [pc, #76]	@ (8005588 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	091b      	lsrs	r3, r3, #4
 8005540:	f003 030f 	and.w	r3, r3, #15
 8005544:	3301      	adds	r3, #1
 8005546:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005548:	4b0f      	ldr	r3, [pc, #60]	@ (8005588 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	0a1b      	lsrs	r3, r3, #8
 800554e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005552:	693a      	ldr	r2, [r7, #16]
 8005554:	fb03 f202 	mul.w	r2, r3, r2
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	fbb2 f3f3 	udiv	r3, r2, r3
 800555e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005560:	4b09      	ldr	r3, [pc, #36]	@ (8005588 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	0e5b      	lsrs	r3, r3, #25
 8005566:	f003 0303 	and.w	r3, r3, #3
 800556a:	3301      	adds	r3, #1
 800556c:	005b      	lsls	r3, r3, #1
 800556e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	fbb2 f3f3 	udiv	r3, r2, r3
 8005578:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800557a:	683b      	ldr	r3, [r7, #0]
}
 800557c:	4618      	mov	r0, r3
 800557e:	371c      	adds	r7, #28
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	40021000 	.word	0x40021000
 800558c:	00f42400 	.word	0x00f42400
 8005590:	007a1200 	.word	0x007a1200
 8005594:	0800a3f4 	.word	0x0800a3f4

08005598 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80055a0:	2300      	movs	r3, #0
 80055a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80055a4:	2300      	movs	r3, #0
 80055a6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d040      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055b8:	2b80      	cmp	r3, #128	@ 0x80
 80055ba:	d02a      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80055bc:	2b80      	cmp	r3, #128	@ 0x80
 80055be:	d825      	bhi.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80055c0:	2b60      	cmp	r3, #96	@ 0x60
 80055c2:	d026      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80055c4:	2b60      	cmp	r3, #96	@ 0x60
 80055c6:	d821      	bhi.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80055c8:	2b40      	cmp	r3, #64	@ 0x40
 80055ca:	d006      	beq.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x42>
 80055cc:	2b40      	cmp	r3, #64	@ 0x40
 80055ce:	d81d      	bhi.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d009      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80055d4:	2b20      	cmp	r3, #32
 80055d6:	d010      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x62>
 80055d8:	e018      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80055da:	4b89      	ldr	r3, [pc, #548]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	4a88      	ldr	r2, [pc, #544]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055e4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055e6:	e015      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	3304      	adds	r3, #4
 80055ec:	2100      	movs	r1, #0
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 fb02 	bl	8005bf8 <RCCEx_PLLSAI1_Config>
 80055f4:	4603      	mov	r3, r0
 80055f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055f8:	e00c      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	3320      	adds	r3, #32
 80055fe:	2100      	movs	r1, #0
 8005600:	4618      	mov	r0, r3
 8005602:	f000 fbed 	bl	8005de0 <RCCEx_PLLSAI2_Config>
 8005606:	4603      	mov	r3, r0
 8005608:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800560a:	e003      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	74fb      	strb	r3, [r7, #19]
      break;
 8005610:	e000      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005612:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005614:	7cfb      	ldrb	r3, [r7, #19]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10b      	bne.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800561a:	4b79      	ldr	r3, [pc, #484]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800561c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005620:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005628:	4975      	ldr	r1, [pc, #468]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800562a:	4313      	orrs	r3, r2
 800562c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005630:	e001      	b.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005632:	7cfb      	ldrb	r3, [r7, #19]
 8005634:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d047      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800564a:	d030      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 800564c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005650:	d82a      	bhi.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005652:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005656:	d02a      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005658:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800565c:	d824      	bhi.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800565e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005662:	d008      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005664:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005668:	d81e      	bhi.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00a      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800566e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005672:	d010      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005674:	e018      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005676:	4b62      	ldr	r3, [pc, #392]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	4a61      	ldr	r2, [pc, #388]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800567c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005680:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005682:	e015      	b.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	3304      	adds	r3, #4
 8005688:	2100      	movs	r1, #0
 800568a:	4618      	mov	r0, r3
 800568c:	f000 fab4 	bl	8005bf8 <RCCEx_PLLSAI1_Config>
 8005690:	4603      	mov	r3, r0
 8005692:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005694:	e00c      	b.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	3320      	adds	r3, #32
 800569a:	2100      	movs	r1, #0
 800569c:	4618      	mov	r0, r3
 800569e:	f000 fb9f 	bl	8005de0 <RCCEx_PLLSAI2_Config>
 80056a2:	4603      	mov	r3, r0
 80056a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056a6:	e003      	b.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	74fb      	strb	r3, [r7, #19]
      break;
 80056ac:	e000      	b.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80056ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056b0:	7cfb      	ldrb	r3, [r7, #19]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d10b      	bne.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80056b6:	4b52      	ldr	r3, [pc, #328]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056c4:	494e      	ldr	r1, [pc, #312]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80056cc:	e001      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ce:	7cfb      	ldrb	r3, [r7, #19]
 80056d0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f000 809f 	beq.w	800581e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056e0:	2300      	movs	r3, #0
 80056e2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80056e4:	4b46      	ldr	r3, [pc, #280]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80056f0:	2301      	movs	r3, #1
 80056f2:	e000      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80056f4:	2300      	movs	r3, #0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00d      	beq.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056fa:	4b41      	ldr	r3, [pc, #260]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056fe:	4a40      	ldr	r2, [pc, #256]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005700:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005704:	6593      	str	r3, [r2, #88]	@ 0x58
 8005706:	4b3e      	ldr	r3, [pc, #248]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800570a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800570e:	60bb      	str	r3, [r7, #8]
 8005710:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005712:	2301      	movs	r3, #1
 8005714:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005716:	4b3b      	ldr	r3, [pc, #236]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a3a      	ldr	r2, [pc, #232]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800571c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005720:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005722:	f7fd f8d5 	bl	80028d0 <HAL_GetTick>
 8005726:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005728:	e009      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800572a:	f7fd f8d1 	bl	80028d0 <HAL_GetTick>
 800572e:	4602      	mov	r2, r0
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	2b02      	cmp	r3, #2
 8005736:	d902      	bls.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	74fb      	strb	r3, [r7, #19]
        break;
 800573c:	e005      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800573e:	4b31      	ldr	r3, [pc, #196]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005746:	2b00      	cmp	r3, #0
 8005748:	d0ef      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800574a:	7cfb      	ldrb	r3, [r7, #19]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d15b      	bne.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005750:	4b2b      	ldr	r3, [pc, #172]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005756:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800575a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d01f      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	429a      	cmp	r2, r3
 800576c:	d019      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800576e:	4b24      	ldr	r3, [pc, #144]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005778:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800577a:	4b21      	ldr	r3, [pc, #132]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800577c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005780:	4a1f      	ldr	r2, [pc, #124]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005786:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800578a:	4b1d      	ldr	r3, [pc, #116]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800578c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005790:	4a1b      	ldr	r2, [pc, #108]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005796:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800579a:	4a19      	ldr	r2, [pc, #100]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	f003 0301 	and.w	r3, r3, #1
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d016      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ac:	f7fd f890 	bl	80028d0 <HAL_GetTick>
 80057b0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057b2:	e00b      	b.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057b4:	f7fd f88c 	bl	80028d0 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d902      	bls.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	74fb      	strb	r3, [r7, #19]
            break;
 80057ca:	e006      	b.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d0ec      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80057da:	7cfb      	ldrb	r3, [r7, #19]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10c      	bne.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057e0:	4b07      	ldr	r3, [pc, #28]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057f0:	4903      	ldr	r1, [pc, #12]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80057f8:	e008      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057fa:	7cfb      	ldrb	r3, [r7, #19]
 80057fc:	74bb      	strb	r3, [r7, #18]
 80057fe:	e005      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005800:	40021000 	.word	0x40021000
 8005804:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005808:	7cfb      	ldrb	r3, [r7, #19]
 800580a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800580c:	7c7b      	ldrb	r3, [r7, #17]
 800580e:	2b01      	cmp	r3, #1
 8005810:	d105      	bne.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005812:	4ba0      	ldr	r3, [pc, #640]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005816:	4a9f      	ldr	r2, [pc, #636]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005818:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800581c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00a      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800582a:	4b9a      	ldr	r3, [pc, #616]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800582c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005830:	f023 0203 	bic.w	r2, r3, #3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005838:	4996      	ldr	r1, [pc, #600]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800583a:	4313      	orrs	r3, r2
 800583c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0302 	and.w	r3, r3, #2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00a      	beq.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800584c:	4b91      	ldr	r3, [pc, #580]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800584e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005852:	f023 020c 	bic.w	r2, r3, #12
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585a:	498e      	ldr	r1, [pc, #568]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800585c:	4313      	orrs	r3, r2
 800585e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0304 	and.w	r3, r3, #4
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00a      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800586e:	4b89      	ldr	r3, [pc, #548]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005874:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800587c:	4985      	ldr	r1, [pc, #532]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800587e:	4313      	orrs	r3, r2
 8005880:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0308 	and.w	r3, r3, #8
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00a      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005890:	4b80      	ldr	r3, [pc, #512]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005896:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800589e:	497d      	ldr	r1, [pc, #500]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0310 	and.w	r3, r3, #16
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00a      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80058b2:	4b78      	ldr	r3, [pc, #480]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058c0:	4974      	ldr	r1, [pc, #464]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0320 	and.w	r3, r3, #32
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00a      	beq.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058d4:	4b6f      	ldr	r3, [pc, #444]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058e2:	496c      	ldr	r1, [pc, #432]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058e4:	4313      	orrs	r3, r2
 80058e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00a      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058f6:	4b67      	ldr	r3, [pc, #412]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005904:	4963      	ldr	r1, [pc, #396]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005906:	4313      	orrs	r3, r2
 8005908:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005914:	2b00      	cmp	r3, #0
 8005916:	d00a      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005918:	4b5e      	ldr	r3, [pc, #376]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800591a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800591e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005926:	495b      	ldr	r1, [pc, #364]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005928:	4313      	orrs	r3, r2
 800592a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00a      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800593a:	4b56      	ldr	r3, [pc, #344]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800593c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005940:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005948:	4952      	ldr	r1, [pc, #328]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800594a:	4313      	orrs	r3, r2
 800594c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005958:	2b00      	cmp	r3, #0
 800595a:	d00a      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800595c:	4b4d      	ldr	r3, [pc, #308]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800595e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005962:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800596a:	494a      	ldr	r1, [pc, #296]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800596c:	4313      	orrs	r3, r2
 800596e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00a      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800597e:	4b45      	ldr	r3, [pc, #276]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005984:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800598c:	4941      	ldr	r1, [pc, #260]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800598e:	4313      	orrs	r3, r2
 8005990:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d00a      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80059a0:	4b3c      	ldr	r3, [pc, #240]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059a6:	f023 0203 	bic.w	r2, r3, #3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ae:	4939      	ldr	r1, [pc, #228]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d028      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059c2:	4b34      	ldr	r3, [pc, #208]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059d0:	4930      	ldr	r1, [pc, #192]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059e0:	d106      	bne.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059e2:	4b2c      	ldr	r3, [pc, #176]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059ec:	60d3      	str	r3, [r2, #12]
 80059ee:	e011      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059f8:	d10c      	bne.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	3304      	adds	r3, #4
 80059fe:	2101      	movs	r1, #1
 8005a00:	4618      	mov	r0, r3
 8005a02:	f000 f8f9 	bl	8005bf8 <RCCEx_PLLSAI1_Config>
 8005a06:	4603      	mov	r3, r0
 8005a08:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005a0a:	7cfb      	ldrb	r3, [r7, #19]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d001      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005a10:	7cfb      	ldrb	r3, [r7, #19]
 8005a12:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d04d      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a28:	d108      	bne.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a30:	4a18      	ldr	r2, [pc, #96]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a36:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005a3a:	e012      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005a3c:	4b15      	ldr	r3, [pc, #84]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a42:	4a14      	ldr	r2, [pc, #80]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a48:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005a4c:	4b11      	ldr	r3, [pc, #68]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a5a:	490e      	ldr	r1, [pc, #56]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a6a:	d106      	bne.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a6c:	4b09      	ldr	r3, [pc, #36]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	4a08      	ldr	r2, [pc, #32]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a76:	60d3      	str	r3, [r2, #12]
 8005a78:	e020      	b.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a82:	d109      	bne.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005a84:	4b03      	ldr	r3, [pc, #12]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	4a02      	ldr	r2, [pc, #8]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a8e:	60d3      	str	r3, [r2, #12]
 8005a90:	e014      	b.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005a92:	bf00      	nop
 8005a94:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005aa0:	d10c      	bne.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	3304      	adds	r3, #4
 8005aa6:	2101      	movs	r1, #1
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f000 f8a5 	bl	8005bf8 <RCCEx_PLLSAI1_Config>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ab2:	7cfb      	ldrb	r3, [r7, #19]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d001      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005ab8:	7cfb      	ldrb	r3, [r7, #19]
 8005aba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d028      	beq.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ac8:	4b4a      	ldr	r3, [pc, #296]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ace:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ad6:	4947      	ldr	r1, [pc, #284]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ae2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ae6:	d106      	bne.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ae8:	4b42      	ldr	r3, [pc, #264]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	4a41      	ldr	r2, [pc, #260]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005aee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005af2:	60d3      	str	r3, [r2, #12]
 8005af4:	e011      	b.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005afa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005afe:	d10c      	bne.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	3304      	adds	r3, #4
 8005b04:	2101      	movs	r1, #1
 8005b06:	4618      	mov	r0, r3
 8005b08:	f000 f876 	bl	8005bf8 <RCCEx_PLLSAI1_Config>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b10:	7cfb      	ldrb	r3, [r7, #19]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d001      	beq.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005b16:	7cfb      	ldrb	r3, [r7, #19]
 8005b18:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d01e      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b26:	4b33      	ldr	r3, [pc, #204]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b2c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b36:	492f      	ldr	r1, [pc, #188]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b48:	d10c      	bne.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	3304      	adds	r3, #4
 8005b4e:	2102      	movs	r1, #2
 8005b50:	4618      	mov	r0, r3
 8005b52:	f000 f851 	bl	8005bf8 <RCCEx_PLLSAI1_Config>
 8005b56:	4603      	mov	r3, r0
 8005b58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b5a:	7cfb      	ldrb	r3, [r7, #19]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d001      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005b60:	7cfb      	ldrb	r3, [r7, #19]
 8005b62:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d00b      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b70:	4b20      	ldr	r3, [pc, #128]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b76:	f023 0204 	bic.w	r2, r3, #4
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b80:	491c      	ldr	r1, [pc, #112]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d00b      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005b94:	4b17      	ldr	r3, [pc, #92]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b9a:	f023 0218 	bic.w	r2, r3, #24
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba4:	4913      	ldr	r1, [pc, #76]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d017      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005bbe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bc8:	490a      	ldr	r1, [pc, #40]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005bda:	d105      	bne.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bdc:	4b05      	ldr	r3, [pc, #20]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	4a04      	ldr	r2, [pc, #16]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005be2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005be6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005be8:	7cbb      	ldrb	r3, [r7, #18]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3718      	adds	r7, #24
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	40021000 	.word	0x40021000

08005bf8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c02:	2300      	movs	r3, #0
 8005c04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c06:	4b72      	ldr	r3, [pc, #456]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	f003 0303 	and.w	r3, r3, #3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d00e      	beq.n	8005c30 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005c12:	4b6f      	ldr	r3, [pc, #444]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	f003 0203 	and.w	r2, r3, #3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d103      	bne.n	8005c2a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
       ||
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d142      	bne.n	8005cb0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	73fb      	strb	r3, [r7, #15]
 8005c2e:	e03f      	b.n	8005cb0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2b03      	cmp	r3, #3
 8005c36:	d018      	beq.n	8005c6a <RCCEx_PLLSAI1_Config+0x72>
 8005c38:	2b03      	cmp	r3, #3
 8005c3a:	d825      	bhi.n	8005c88 <RCCEx_PLLSAI1_Config+0x90>
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d002      	beq.n	8005c46 <RCCEx_PLLSAI1_Config+0x4e>
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d009      	beq.n	8005c58 <RCCEx_PLLSAI1_Config+0x60>
 8005c44:	e020      	b.n	8005c88 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c46:	4b62      	ldr	r3, [pc, #392]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d11d      	bne.n	8005c8e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c56:	e01a      	b.n	8005c8e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c58:	4b5d      	ldr	r3, [pc, #372]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d116      	bne.n	8005c92 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c68:	e013      	b.n	8005c92 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c6a:	4b59      	ldr	r3, [pc, #356]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10f      	bne.n	8005c96 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c76:	4b56      	ldr	r3, [pc, #344]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d109      	bne.n	8005c96 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005c86:	e006      	b.n	8005c96 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c8c:	e004      	b.n	8005c98 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005c8e:	bf00      	nop
 8005c90:	e002      	b.n	8005c98 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005c92:	bf00      	nop
 8005c94:	e000      	b.n	8005c98 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005c96:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c98:	7bfb      	ldrb	r3, [r7, #15]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d108      	bne.n	8005cb0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005c9e:	4b4c      	ldr	r3, [pc, #304]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	f023 0203 	bic.w	r2, r3, #3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4949      	ldr	r1, [pc, #292]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005cb0:	7bfb      	ldrb	r3, [r7, #15]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f040 8086 	bne.w	8005dc4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005cb8:	4b45      	ldr	r3, [pc, #276]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a44      	ldr	r2, [pc, #272]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005cbe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005cc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cc4:	f7fc fe04 	bl	80028d0 <HAL_GetTick>
 8005cc8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005cca:	e009      	b.n	8005ce0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ccc:	f7fc fe00 	bl	80028d0 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d902      	bls.n	8005ce0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	73fb      	strb	r3, [r7, #15]
        break;
 8005cde:	e005      	b.n	8005cec <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ce0:	4b3b      	ldr	r3, [pc, #236]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1ef      	bne.n	8005ccc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d168      	bne.n	8005dc4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d113      	bne.n	8005d20 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005cf8:	4b35      	ldr	r3, [pc, #212]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005cfa:	691a      	ldr	r2, [r3, #16]
 8005cfc:	4b35      	ldr	r3, [pc, #212]	@ (8005dd4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005cfe:	4013      	ands	r3, r2
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	6892      	ldr	r2, [r2, #8]
 8005d04:	0211      	lsls	r1, r2, #8
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	68d2      	ldr	r2, [r2, #12]
 8005d0a:	06d2      	lsls	r2, r2, #27
 8005d0c:	4311      	orrs	r1, r2
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	6852      	ldr	r2, [r2, #4]
 8005d12:	3a01      	subs	r2, #1
 8005d14:	0112      	lsls	r2, r2, #4
 8005d16:	430a      	orrs	r2, r1
 8005d18:	492d      	ldr	r1, [pc, #180]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	610b      	str	r3, [r1, #16]
 8005d1e:	e02d      	b.n	8005d7c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d115      	bne.n	8005d52 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d26:	4b2a      	ldr	r3, [pc, #168]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d28:	691a      	ldr	r2, [r3, #16]
 8005d2a:	4b2b      	ldr	r3, [pc, #172]	@ (8005dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	6892      	ldr	r2, [r2, #8]
 8005d32:	0211      	lsls	r1, r2, #8
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	6912      	ldr	r2, [r2, #16]
 8005d38:	0852      	lsrs	r2, r2, #1
 8005d3a:	3a01      	subs	r2, #1
 8005d3c:	0552      	lsls	r2, r2, #21
 8005d3e:	4311      	orrs	r1, r2
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6852      	ldr	r2, [r2, #4]
 8005d44:	3a01      	subs	r2, #1
 8005d46:	0112      	lsls	r2, r2, #4
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	4921      	ldr	r1, [pc, #132]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	610b      	str	r3, [r1, #16]
 8005d50:	e014      	b.n	8005d7c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d52:	4b1f      	ldr	r3, [pc, #124]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d54:	691a      	ldr	r2, [r3, #16]
 8005d56:	4b21      	ldr	r3, [pc, #132]	@ (8005ddc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d58:	4013      	ands	r3, r2
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	6892      	ldr	r2, [r2, #8]
 8005d5e:	0211      	lsls	r1, r2, #8
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6952      	ldr	r2, [r2, #20]
 8005d64:	0852      	lsrs	r2, r2, #1
 8005d66:	3a01      	subs	r2, #1
 8005d68:	0652      	lsls	r2, r2, #25
 8005d6a:	4311      	orrs	r1, r2
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	6852      	ldr	r2, [r2, #4]
 8005d70:	3a01      	subs	r2, #1
 8005d72:	0112      	lsls	r2, r2, #4
 8005d74:	430a      	orrs	r2, r1
 8005d76:	4916      	ldr	r1, [pc, #88]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005d7c:	4b14      	ldr	r3, [pc, #80]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a13      	ldr	r2, [pc, #76]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d82:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d86:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d88:	f7fc fda2 	bl	80028d0 <HAL_GetTick>
 8005d8c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d8e:	e009      	b.n	8005da4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d90:	f7fc fd9e 	bl	80028d0 <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d902      	bls.n	8005da4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	73fb      	strb	r3, [r7, #15]
          break;
 8005da2:	e005      	b.n	8005db0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005da4:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d0ef      	beq.n	8005d90 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005db0:	7bfb      	ldrb	r3, [r7, #15]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d106      	bne.n	8005dc4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005db6:	4b06      	ldr	r3, [pc, #24]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005db8:	691a      	ldr	r2, [r3, #16]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	699b      	ldr	r3, [r3, #24]
 8005dbe:	4904      	ldr	r1, [pc, #16]	@ (8005dd0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3710      	adds	r7, #16
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	07ff800f 	.word	0x07ff800f
 8005dd8:	ff9f800f 	.word	0xff9f800f
 8005ddc:	f9ff800f 	.word	0xf9ff800f

08005de0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005dea:	2300      	movs	r3, #0
 8005dec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005dee:	4b72      	ldr	r3, [pc, #456]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	f003 0303 	and.w	r3, r3, #3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00e      	beq.n	8005e18 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005dfa:	4b6f      	ldr	r3, [pc, #444]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	f003 0203 	and.w	r2, r3, #3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d103      	bne.n	8005e12 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
       ||
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d142      	bne.n	8005e98 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	73fb      	strb	r3, [r7, #15]
 8005e16:	e03f      	b.n	8005e98 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b03      	cmp	r3, #3
 8005e1e:	d018      	beq.n	8005e52 <RCCEx_PLLSAI2_Config+0x72>
 8005e20:	2b03      	cmp	r3, #3
 8005e22:	d825      	bhi.n	8005e70 <RCCEx_PLLSAI2_Config+0x90>
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d002      	beq.n	8005e2e <RCCEx_PLLSAI2_Config+0x4e>
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d009      	beq.n	8005e40 <RCCEx_PLLSAI2_Config+0x60>
 8005e2c:	e020      	b.n	8005e70 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e2e:	4b62      	ldr	r3, [pc, #392]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d11d      	bne.n	8005e76 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e3e:	e01a      	b.n	8005e76 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e40:	4b5d      	ldr	r3, [pc, #372]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d116      	bne.n	8005e7a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e50:	e013      	b.n	8005e7a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e52:	4b59      	ldr	r3, [pc, #356]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10f      	bne.n	8005e7e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e5e:	4b56      	ldr	r3, [pc, #344]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d109      	bne.n	8005e7e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e6e:	e006      	b.n	8005e7e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	73fb      	strb	r3, [r7, #15]
      break;
 8005e74:	e004      	b.n	8005e80 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005e76:	bf00      	nop
 8005e78:	e002      	b.n	8005e80 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005e7a:	bf00      	nop
 8005e7c:	e000      	b.n	8005e80 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005e7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e80:	7bfb      	ldrb	r3, [r7, #15]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d108      	bne.n	8005e98 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005e86:	4b4c      	ldr	r3, [pc, #304]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	f023 0203 	bic.w	r2, r3, #3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4949      	ldr	r1, [pc, #292]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e94:	4313      	orrs	r3, r2
 8005e96:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	f040 8086 	bne.w	8005fac <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005ea0:	4b45      	ldr	r3, [pc, #276]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a44      	ldr	r2, [pc, #272]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ea6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005eaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eac:	f7fc fd10 	bl	80028d0 <HAL_GetTick>
 8005eb0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005eb2:	e009      	b.n	8005ec8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005eb4:	f7fc fd0c 	bl	80028d0 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d902      	bls.n	8005ec8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	73fb      	strb	r3, [r7, #15]
        break;
 8005ec6:	e005      	b.n	8005ed4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1ef      	bne.n	8005eb4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005ed4:	7bfb      	ldrb	r3, [r7, #15]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d168      	bne.n	8005fac <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d113      	bne.n	8005f08 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ee0:	4b35      	ldr	r3, [pc, #212]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ee2:	695a      	ldr	r2, [r3, #20]
 8005ee4:	4b35      	ldr	r3, [pc, #212]	@ (8005fbc <RCCEx_PLLSAI2_Config+0x1dc>)
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	6892      	ldr	r2, [r2, #8]
 8005eec:	0211      	lsls	r1, r2, #8
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	68d2      	ldr	r2, [r2, #12]
 8005ef2:	06d2      	lsls	r2, r2, #27
 8005ef4:	4311      	orrs	r1, r2
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	6852      	ldr	r2, [r2, #4]
 8005efa:	3a01      	subs	r2, #1
 8005efc:	0112      	lsls	r2, r2, #4
 8005efe:	430a      	orrs	r2, r1
 8005f00:	492d      	ldr	r1, [pc, #180]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	614b      	str	r3, [r1, #20]
 8005f06:	e02d      	b.n	8005f64 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d115      	bne.n	8005f3a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f0e:	4b2a      	ldr	r3, [pc, #168]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f10:	695a      	ldr	r2, [r3, #20]
 8005f12:	4b2b      	ldr	r3, [pc, #172]	@ (8005fc0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005f14:	4013      	ands	r3, r2
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	6892      	ldr	r2, [r2, #8]
 8005f1a:	0211      	lsls	r1, r2, #8
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	6912      	ldr	r2, [r2, #16]
 8005f20:	0852      	lsrs	r2, r2, #1
 8005f22:	3a01      	subs	r2, #1
 8005f24:	0552      	lsls	r2, r2, #21
 8005f26:	4311      	orrs	r1, r2
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	6852      	ldr	r2, [r2, #4]
 8005f2c:	3a01      	subs	r2, #1
 8005f2e:	0112      	lsls	r2, r2, #4
 8005f30:	430a      	orrs	r2, r1
 8005f32:	4921      	ldr	r1, [pc, #132]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f34:	4313      	orrs	r3, r2
 8005f36:	614b      	str	r3, [r1, #20]
 8005f38:	e014      	b.n	8005f64 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f3a:	4b1f      	ldr	r3, [pc, #124]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f3c:	695a      	ldr	r2, [r3, #20]
 8005f3e:	4b21      	ldr	r3, [pc, #132]	@ (8005fc4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005f40:	4013      	ands	r3, r2
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	6892      	ldr	r2, [r2, #8]
 8005f46:	0211      	lsls	r1, r2, #8
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	6952      	ldr	r2, [r2, #20]
 8005f4c:	0852      	lsrs	r2, r2, #1
 8005f4e:	3a01      	subs	r2, #1
 8005f50:	0652      	lsls	r2, r2, #25
 8005f52:	4311      	orrs	r1, r2
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	6852      	ldr	r2, [r2, #4]
 8005f58:	3a01      	subs	r2, #1
 8005f5a:	0112      	lsls	r2, r2, #4
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	4916      	ldr	r1, [pc, #88]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f60:	4313      	orrs	r3, r2
 8005f62:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f64:	4b14      	ldr	r3, [pc, #80]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a13      	ldr	r2, [pc, #76]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f70:	f7fc fcae 	bl	80028d0 <HAL_GetTick>
 8005f74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f76:	e009      	b.n	8005f8c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f78:	f7fc fcaa 	bl	80028d0 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d902      	bls.n	8005f8c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	73fb      	strb	r3, [r7, #15]
          break;
 8005f8a:	e005      	b.n	8005f98 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d0ef      	beq.n	8005f78 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005f98:	7bfb      	ldrb	r3, [r7, #15]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d106      	bne.n	8005fac <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005f9e:	4b06      	ldr	r3, [pc, #24]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fa0:	695a      	ldr	r2, [r3, #20]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	4904      	ldr	r1, [pc, #16]	@ (8005fb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3710      	adds	r7, #16
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	40021000 	.word	0x40021000
 8005fbc:	07ff800f 	.word	0x07ff800f
 8005fc0:	ff9f800f 	.word	0xff9f800f
 8005fc4:	f9ff800f 	.word	0xf9ff800f

08005fc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e095      	b.n	8006106 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d108      	bne.n	8005ff4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fea:	d009      	beq.n	8006000 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	61da      	str	r2, [r3, #28]
 8005ff2:	e005      	b.n	8006000 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d106      	bne.n	8006020 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f7fc f8c4 	bl	80021a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2202      	movs	r2, #2
 8006024:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006036:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006040:	d902      	bls.n	8006048 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006042:	2300      	movs	r3, #0
 8006044:	60fb      	str	r3, [r7, #12]
 8006046:	e002      	b.n	800604e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006048:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800604c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006056:	d007      	beq.n	8006068 <HAL_SPI_Init+0xa0>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006060:	d002      	beq.n	8006068 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006078:	431a      	orrs	r2, r3
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	f003 0302 	and.w	r3, r3, #2
 8006082:	431a      	orrs	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	695b      	ldr	r3, [r3, #20]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	431a      	orrs	r2, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006096:	431a      	orrs	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	69db      	ldr	r3, [r3, #28]
 800609c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060a0:	431a      	orrs	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060aa:	ea42 0103 	orr.w	r1, r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060b2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	430a      	orrs	r2, r1
 80060bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	0c1b      	lsrs	r3, r3, #16
 80060c4:	f003 0204 	and.w	r2, r3, #4
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060cc:	f003 0310 	and.w	r3, r3, #16
 80060d0:	431a      	orrs	r2, r3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060d6:	f003 0308 	and.w	r3, r3, #8
 80060da:	431a      	orrs	r2, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80060e4:	ea42 0103 	orr.w	r1, r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	430a      	orrs	r2, r1
 80060f4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}

0800610e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800610e:	b580      	push	{r7, lr}
 8006110:	b082      	sub	sp, #8
 8006112:	af00      	add	r7, sp, #0
 8006114:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d101      	bne.n	8006120 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e049      	b.n	80061b4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2b00      	cmp	r3, #0
 800612a:	d106      	bne.n	800613a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7fc f87b 	bl	8002230 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2202      	movs	r2, #2
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	3304      	adds	r3, #4
 800614a:	4619      	mov	r1, r3
 800614c:	4610      	mov	r0, r2
 800614e:	f001 f831 	bl	80071b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2201      	movs	r2, #1
 800616e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061b2:	2300      	movs	r3, #0
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3708      	adds	r7, #8
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b082      	sub	sp, #8
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e049      	b.n	8006262 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d106      	bne.n	80061e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 f841 	bl	800626a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	3304      	adds	r3, #4
 80061f8:	4619      	mov	r1, r3
 80061fa:	4610      	mov	r0, r2
 80061fc:	f000 ffda 	bl	80071b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3708      	adds	r7, #8
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}

0800626a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800626a:	b480      	push	{r7}
 800626c:	b083      	sub	sp, #12
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006272:	bf00      	nop
 8006274:	370c      	adds	r7, #12
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
	...

08006280 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d109      	bne.n	80062a4 <HAL_TIM_PWM_Start+0x24>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006296:	b2db      	uxtb	r3, r3
 8006298:	2b01      	cmp	r3, #1
 800629a:	bf14      	ite	ne
 800629c:	2301      	movne	r3, #1
 800629e:	2300      	moveq	r3, #0
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	e03c      	b.n	800631e <HAL_TIM_PWM_Start+0x9e>
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	2b04      	cmp	r3, #4
 80062a8:	d109      	bne.n	80062be <HAL_TIM_PWM_Start+0x3e>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	bf14      	ite	ne
 80062b6:	2301      	movne	r3, #1
 80062b8:	2300      	moveq	r3, #0
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	e02f      	b.n	800631e <HAL_TIM_PWM_Start+0x9e>
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	2b08      	cmp	r3, #8
 80062c2:	d109      	bne.n	80062d8 <HAL_TIM_PWM_Start+0x58>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	bf14      	ite	ne
 80062d0:	2301      	movne	r3, #1
 80062d2:	2300      	moveq	r3, #0
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	e022      	b.n	800631e <HAL_TIM_PWM_Start+0x9e>
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	2b0c      	cmp	r3, #12
 80062dc:	d109      	bne.n	80062f2 <HAL_TIM_PWM_Start+0x72>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	bf14      	ite	ne
 80062ea:	2301      	movne	r3, #1
 80062ec:	2300      	moveq	r3, #0
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	e015      	b.n	800631e <HAL_TIM_PWM_Start+0x9e>
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	2b10      	cmp	r3, #16
 80062f6:	d109      	bne.n	800630c <HAL_TIM_PWM_Start+0x8c>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	2b01      	cmp	r3, #1
 8006302:	bf14      	ite	ne
 8006304:	2301      	movne	r3, #1
 8006306:	2300      	moveq	r3, #0
 8006308:	b2db      	uxtb	r3, r3
 800630a:	e008      	b.n	800631e <HAL_TIM_PWM_Start+0x9e>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2b01      	cmp	r3, #1
 8006316:	bf14      	ite	ne
 8006318:	2301      	movne	r3, #1
 800631a:	2300      	moveq	r3, #0
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b00      	cmp	r3, #0
 8006320:	d001      	beq.n	8006326 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e09c      	b.n	8006460 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d104      	bne.n	8006336 <HAL_TIM_PWM_Start+0xb6>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006334:	e023      	b.n	800637e <HAL_TIM_PWM_Start+0xfe>
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	2b04      	cmp	r3, #4
 800633a:	d104      	bne.n	8006346 <HAL_TIM_PWM_Start+0xc6>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2202      	movs	r2, #2
 8006340:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006344:	e01b      	b.n	800637e <HAL_TIM_PWM_Start+0xfe>
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	2b08      	cmp	r3, #8
 800634a:	d104      	bne.n	8006356 <HAL_TIM_PWM_Start+0xd6>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006354:	e013      	b.n	800637e <HAL_TIM_PWM_Start+0xfe>
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b0c      	cmp	r3, #12
 800635a:	d104      	bne.n	8006366 <HAL_TIM_PWM_Start+0xe6>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2202      	movs	r2, #2
 8006360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006364:	e00b      	b.n	800637e <HAL_TIM_PWM_Start+0xfe>
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b10      	cmp	r3, #16
 800636a:	d104      	bne.n	8006376 <HAL_TIM_PWM_Start+0xf6>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006374:	e003      	b.n	800637e <HAL_TIM_PWM_Start+0xfe>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2202      	movs	r2, #2
 800637a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2201      	movs	r2, #1
 8006384:	6839      	ldr	r1, [r7, #0]
 8006386:	4618      	mov	r0, r3
 8006388:	f001 fce2 	bl	8007d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a35      	ldr	r2, [pc, #212]	@ (8006468 <HAL_TIM_PWM_Start+0x1e8>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d013      	beq.n	80063be <HAL_TIM_PWM_Start+0x13e>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a34      	ldr	r2, [pc, #208]	@ (800646c <HAL_TIM_PWM_Start+0x1ec>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d00e      	beq.n	80063be <HAL_TIM_PWM_Start+0x13e>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a32      	ldr	r2, [pc, #200]	@ (8006470 <HAL_TIM_PWM_Start+0x1f0>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d009      	beq.n	80063be <HAL_TIM_PWM_Start+0x13e>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a31      	ldr	r2, [pc, #196]	@ (8006474 <HAL_TIM_PWM_Start+0x1f4>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d004      	beq.n	80063be <HAL_TIM_PWM_Start+0x13e>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a2f      	ldr	r2, [pc, #188]	@ (8006478 <HAL_TIM_PWM_Start+0x1f8>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d101      	bne.n	80063c2 <HAL_TIM_PWM_Start+0x142>
 80063be:	2301      	movs	r3, #1
 80063c0:	e000      	b.n	80063c4 <HAL_TIM_PWM_Start+0x144>
 80063c2:	2300      	movs	r3, #0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d007      	beq.n	80063d8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80063d6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a22      	ldr	r2, [pc, #136]	@ (8006468 <HAL_TIM_PWM_Start+0x1e8>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d01d      	beq.n	800641e <HAL_TIM_PWM_Start+0x19e>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063ea:	d018      	beq.n	800641e <HAL_TIM_PWM_Start+0x19e>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a22      	ldr	r2, [pc, #136]	@ (800647c <HAL_TIM_PWM_Start+0x1fc>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d013      	beq.n	800641e <HAL_TIM_PWM_Start+0x19e>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a21      	ldr	r2, [pc, #132]	@ (8006480 <HAL_TIM_PWM_Start+0x200>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d00e      	beq.n	800641e <HAL_TIM_PWM_Start+0x19e>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a1f      	ldr	r2, [pc, #124]	@ (8006484 <HAL_TIM_PWM_Start+0x204>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d009      	beq.n	800641e <HAL_TIM_PWM_Start+0x19e>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a17      	ldr	r2, [pc, #92]	@ (800646c <HAL_TIM_PWM_Start+0x1ec>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d004      	beq.n	800641e <HAL_TIM_PWM_Start+0x19e>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a15      	ldr	r2, [pc, #84]	@ (8006470 <HAL_TIM_PWM_Start+0x1f0>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d115      	bne.n	800644a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	689a      	ldr	r2, [r3, #8]
 8006424:	4b18      	ldr	r3, [pc, #96]	@ (8006488 <HAL_TIM_PWM_Start+0x208>)
 8006426:	4013      	ands	r3, r2
 8006428:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2b06      	cmp	r3, #6
 800642e:	d015      	beq.n	800645c <HAL_TIM_PWM_Start+0x1dc>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006436:	d011      	beq.n	800645c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0201 	orr.w	r2, r2, #1
 8006446:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006448:	e008      	b.n	800645c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f042 0201 	orr.w	r2, r2, #1
 8006458:	601a      	str	r2, [r3, #0]
 800645a:	e000      	b.n	800645e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800645c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3710      	adds	r7, #16
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}
 8006468:	40012c00 	.word	0x40012c00
 800646c:	40013400 	.word	0x40013400
 8006470:	40014000 	.word	0x40014000
 8006474:	40014400 	.word	0x40014400
 8006478:	40014800 	.word	0x40014800
 800647c:	40000400 	.word	0x40000400
 8006480:	40000800 	.word	0x40000800
 8006484:	40000c00 	.word	0x40000c00
 8006488:	00010007 	.word	0x00010007

0800648c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d101      	bne.n	800649e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e049      	b.n	8006532 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d106      	bne.n	80064b8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f841 	bl	800653a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	3304      	adds	r3, #4
 80064c8:	4619      	mov	r1, r3
 80064ca:	4610      	mov	r0, r2
 80064cc:	f000 fe72 	bl	80071b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800653a:	b480      	push	{r7}
 800653c:	b083      	sub	sp, #12
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006542:	bf00      	nop
 8006544:	370c      	adds	r7, #12
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
	...

08006550 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d104      	bne.n	800656a <HAL_TIM_IC_Start+0x1a>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006566:	b2db      	uxtb	r3, r3
 8006568:	e023      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	2b04      	cmp	r3, #4
 800656e:	d104      	bne.n	800657a <HAL_TIM_IC_Start+0x2a>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006576:	b2db      	uxtb	r3, r3
 8006578:	e01b      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	2b08      	cmp	r3, #8
 800657e:	d104      	bne.n	800658a <HAL_TIM_IC_Start+0x3a>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006586:	b2db      	uxtb	r3, r3
 8006588:	e013      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	2b0c      	cmp	r3, #12
 800658e:	d104      	bne.n	800659a <HAL_TIM_IC_Start+0x4a>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006596:	b2db      	uxtb	r3, r3
 8006598:	e00b      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b10      	cmp	r3, #16
 800659e:	d104      	bne.n	80065aa <HAL_TIM_IC_Start+0x5a>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	e003      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d104      	bne.n	80065c4 <HAL_TIM_IC_Start+0x74>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	e013      	b.n	80065ec <HAL_TIM_IC_Start+0x9c>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	2b04      	cmp	r3, #4
 80065c8:	d104      	bne.n	80065d4 <HAL_TIM_IC_Start+0x84>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	e00b      	b.n	80065ec <HAL_TIM_IC_Start+0x9c>
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	2b08      	cmp	r3, #8
 80065d8:	d104      	bne.n	80065e4 <HAL_TIM_IC_Start+0x94>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	e003      	b.n	80065ec <HAL_TIM_IC_Start+0x9c>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80065ee:	7bfb      	ldrb	r3, [r7, #15]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d102      	bne.n	80065fa <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80065f4:	7bbb      	ldrb	r3, [r7, #14]
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d001      	beq.n	80065fe <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e092      	b.n	8006724 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d104      	bne.n	800660e <HAL_TIM_IC_Start+0xbe>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2202      	movs	r2, #2
 8006608:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800660c:	e023      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b04      	cmp	r3, #4
 8006612:	d104      	bne.n	800661e <HAL_TIM_IC_Start+0xce>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2202      	movs	r2, #2
 8006618:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800661c:	e01b      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b08      	cmp	r3, #8
 8006622:	d104      	bne.n	800662e <HAL_TIM_IC_Start+0xde>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800662c:	e013      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	2b0c      	cmp	r3, #12
 8006632:	d104      	bne.n	800663e <HAL_TIM_IC_Start+0xee>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800663c:	e00b      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	2b10      	cmp	r3, #16
 8006642:	d104      	bne.n	800664e <HAL_TIM_IC_Start+0xfe>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800664c:	e003      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2202      	movs	r2, #2
 8006652:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d104      	bne.n	8006666 <HAL_TIM_IC_Start+0x116>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2202      	movs	r2, #2
 8006660:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006664:	e013      	b.n	800668e <HAL_TIM_IC_Start+0x13e>
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	2b04      	cmp	r3, #4
 800666a:	d104      	bne.n	8006676 <HAL_TIM_IC_Start+0x126>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2202      	movs	r2, #2
 8006670:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006674:	e00b      	b.n	800668e <HAL_TIM_IC_Start+0x13e>
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b08      	cmp	r3, #8
 800667a:	d104      	bne.n	8006686 <HAL_TIM_IC_Start+0x136>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2202      	movs	r2, #2
 8006680:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006684:	e003      	b.n	800668e <HAL_TIM_IC_Start+0x13e>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2202      	movs	r2, #2
 800668a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2201      	movs	r2, #1
 8006694:	6839      	ldr	r1, [r7, #0]
 8006696:	4618      	mov	r0, r3
 8006698:	f001 fb5a 	bl	8007d50 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a22      	ldr	r2, [pc, #136]	@ (800672c <HAL_TIM_IC_Start+0x1dc>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d01d      	beq.n	80066e2 <HAL_TIM_IC_Start+0x192>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ae:	d018      	beq.n	80066e2 <HAL_TIM_IC_Start+0x192>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a1e      	ldr	r2, [pc, #120]	@ (8006730 <HAL_TIM_IC_Start+0x1e0>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d013      	beq.n	80066e2 <HAL_TIM_IC_Start+0x192>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a1d      	ldr	r2, [pc, #116]	@ (8006734 <HAL_TIM_IC_Start+0x1e4>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d00e      	beq.n	80066e2 <HAL_TIM_IC_Start+0x192>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a1b      	ldr	r2, [pc, #108]	@ (8006738 <HAL_TIM_IC_Start+0x1e8>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d009      	beq.n	80066e2 <HAL_TIM_IC_Start+0x192>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a1a      	ldr	r2, [pc, #104]	@ (800673c <HAL_TIM_IC_Start+0x1ec>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d004      	beq.n	80066e2 <HAL_TIM_IC_Start+0x192>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a18      	ldr	r2, [pc, #96]	@ (8006740 <HAL_TIM_IC_Start+0x1f0>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d115      	bne.n	800670e <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	689a      	ldr	r2, [r3, #8]
 80066e8:	4b16      	ldr	r3, [pc, #88]	@ (8006744 <HAL_TIM_IC_Start+0x1f4>)
 80066ea:	4013      	ands	r3, r2
 80066ec:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	2b06      	cmp	r3, #6
 80066f2:	d015      	beq.n	8006720 <HAL_TIM_IC_Start+0x1d0>
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066fa:	d011      	beq.n	8006720 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f042 0201 	orr.w	r2, r2, #1
 800670a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800670c:	e008      	b.n	8006720 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f042 0201 	orr.w	r2, r2, #1
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	e000      	b.n	8006722 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006720:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006722:	2300      	movs	r3, #0
}
 8006724:	4618      	mov	r0, r3
 8006726:	3710      	adds	r7, #16
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}
 800672c:	40012c00 	.word	0x40012c00
 8006730:	40000400 	.word	0x40000400
 8006734:	40000800 	.word	0x40000800
 8006738:	40000c00 	.word	0x40000c00
 800673c:	40013400 	.word	0x40013400
 8006740:	40014000 	.word	0x40014000
 8006744:	00010007 	.word	0x00010007

08006748 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006752:	2300      	movs	r3, #0
 8006754:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d104      	bne.n	8006766 <HAL_TIM_IC_Start_IT+0x1e>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006762:	b2db      	uxtb	r3, r3
 8006764:	e023      	b.n	80067ae <HAL_TIM_IC_Start_IT+0x66>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	2b04      	cmp	r3, #4
 800676a:	d104      	bne.n	8006776 <HAL_TIM_IC_Start_IT+0x2e>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006772:	b2db      	uxtb	r3, r3
 8006774:	e01b      	b.n	80067ae <HAL_TIM_IC_Start_IT+0x66>
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	2b08      	cmp	r3, #8
 800677a:	d104      	bne.n	8006786 <HAL_TIM_IC_Start_IT+0x3e>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006782:	b2db      	uxtb	r3, r3
 8006784:	e013      	b.n	80067ae <HAL_TIM_IC_Start_IT+0x66>
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	2b0c      	cmp	r3, #12
 800678a:	d104      	bne.n	8006796 <HAL_TIM_IC_Start_IT+0x4e>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006792:	b2db      	uxtb	r3, r3
 8006794:	e00b      	b.n	80067ae <HAL_TIM_IC_Start_IT+0x66>
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	2b10      	cmp	r3, #16
 800679a:	d104      	bne.n	80067a6 <HAL_TIM_IC_Start_IT+0x5e>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	e003      	b.n	80067ae <HAL_TIM_IC_Start_IT+0x66>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d104      	bne.n	80067c0 <HAL_TIM_IC_Start_IT+0x78>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	e013      	b.n	80067e8 <HAL_TIM_IC_Start_IT+0xa0>
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	2b04      	cmp	r3, #4
 80067c4:	d104      	bne.n	80067d0 <HAL_TIM_IC_Start_IT+0x88>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	e00b      	b.n	80067e8 <HAL_TIM_IC_Start_IT+0xa0>
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	2b08      	cmp	r3, #8
 80067d4:	d104      	bne.n	80067e0 <HAL_TIM_IC_Start_IT+0x98>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	e003      	b.n	80067e8 <HAL_TIM_IC_Start_IT+0xa0>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80067ea:	7bbb      	ldrb	r3, [r7, #14]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d102      	bne.n	80067f6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80067f0:	7b7b      	ldrb	r3, [r7, #13]
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d001      	beq.n	80067fa <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e0dd      	b.n	80069b6 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d104      	bne.n	800680a <HAL_TIM_IC_Start_IT+0xc2>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2202      	movs	r2, #2
 8006804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006808:	e023      	b.n	8006852 <HAL_TIM_IC_Start_IT+0x10a>
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	2b04      	cmp	r3, #4
 800680e:	d104      	bne.n	800681a <HAL_TIM_IC_Start_IT+0xd2>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2202      	movs	r2, #2
 8006814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006818:	e01b      	b.n	8006852 <HAL_TIM_IC_Start_IT+0x10a>
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	2b08      	cmp	r3, #8
 800681e:	d104      	bne.n	800682a <HAL_TIM_IC_Start_IT+0xe2>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2202      	movs	r2, #2
 8006824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006828:	e013      	b.n	8006852 <HAL_TIM_IC_Start_IT+0x10a>
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b0c      	cmp	r3, #12
 800682e:	d104      	bne.n	800683a <HAL_TIM_IC_Start_IT+0xf2>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006838:	e00b      	b.n	8006852 <HAL_TIM_IC_Start_IT+0x10a>
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	2b10      	cmp	r3, #16
 800683e:	d104      	bne.n	800684a <HAL_TIM_IC_Start_IT+0x102>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2202      	movs	r2, #2
 8006844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006848:	e003      	b.n	8006852 <HAL_TIM_IC_Start_IT+0x10a>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2202      	movs	r2, #2
 800684e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d104      	bne.n	8006862 <HAL_TIM_IC_Start_IT+0x11a>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2202      	movs	r2, #2
 800685c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006860:	e013      	b.n	800688a <HAL_TIM_IC_Start_IT+0x142>
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	2b04      	cmp	r3, #4
 8006866:	d104      	bne.n	8006872 <HAL_TIM_IC_Start_IT+0x12a>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2202      	movs	r2, #2
 800686c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006870:	e00b      	b.n	800688a <HAL_TIM_IC_Start_IT+0x142>
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b08      	cmp	r3, #8
 8006876:	d104      	bne.n	8006882 <HAL_TIM_IC_Start_IT+0x13a>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006880:	e003      	b.n	800688a <HAL_TIM_IC_Start_IT+0x142>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2202      	movs	r2, #2
 8006886:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	2b0c      	cmp	r3, #12
 800688e:	d841      	bhi.n	8006914 <HAL_TIM_IC_Start_IT+0x1cc>
 8006890:	a201      	add	r2, pc, #4	@ (adr r2, 8006898 <HAL_TIM_IC_Start_IT+0x150>)
 8006892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006896:	bf00      	nop
 8006898:	080068cd 	.word	0x080068cd
 800689c:	08006915 	.word	0x08006915
 80068a0:	08006915 	.word	0x08006915
 80068a4:	08006915 	.word	0x08006915
 80068a8:	080068df 	.word	0x080068df
 80068ac:	08006915 	.word	0x08006915
 80068b0:	08006915 	.word	0x08006915
 80068b4:	08006915 	.word	0x08006915
 80068b8:	080068f1 	.word	0x080068f1
 80068bc:	08006915 	.word	0x08006915
 80068c0:	08006915 	.word	0x08006915
 80068c4:	08006915 	.word	0x08006915
 80068c8:	08006903 	.word	0x08006903
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68da      	ldr	r2, [r3, #12]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f042 0202 	orr.w	r2, r2, #2
 80068da:	60da      	str	r2, [r3, #12]
      break;
 80068dc:	e01d      	b.n	800691a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68da      	ldr	r2, [r3, #12]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f042 0204 	orr.w	r2, r2, #4
 80068ec:	60da      	str	r2, [r3, #12]
      break;
 80068ee:	e014      	b.n	800691a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68da      	ldr	r2, [r3, #12]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f042 0208 	orr.w	r2, r2, #8
 80068fe:	60da      	str	r2, [r3, #12]
      break;
 8006900:	e00b      	b.n	800691a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68da      	ldr	r2, [r3, #12]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f042 0210 	orr.w	r2, r2, #16
 8006910:	60da      	str	r2, [r3, #12]
      break;
 8006912:	e002      	b.n	800691a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	73fb      	strb	r3, [r7, #15]
      break;
 8006918:	bf00      	nop
  }

  if (status == HAL_OK)
 800691a:	7bfb      	ldrb	r3, [r7, #15]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d149      	bne.n	80069b4 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2201      	movs	r2, #1
 8006926:	6839      	ldr	r1, [r7, #0]
 8006928:	4618      	mov	r0, r3
 800692a:	f001 fa11 	bl	8007d50 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a23      	ldr	r2, [pc, #140]	@ (80069c0 <HAL_TIM_IC_Start_IT+0x278>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d01d      	beq.n	8006974 <HAL_TIM_IC_Start_IT+0x22c>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006940:	d018      	beq.n	8006974 <HAL_TIM_IC_Start_IT+0x22c>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a1f      	ldr	r2, [pc, #124]	@ (80069c4 <HAL_TIM_IC_Start_IT+0x27c>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d013      	beq.n	8006974 <HAL_TIM_IC_Start_IT+0x22c>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a1d      	ldr	r2, [pc, #116]	@ (80069c8 <HAL_TIM_IC_Start_IT+0x280>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d00e      	beq.n	8006974 <HAL_TIM_IC_Start_IT+0x22c>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a1c      	ldr	r2, [pc, #112]	@ (80069cc <HAL_TIM_IC_Start_IT+0x284>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d009      	beq.n	8006974 <HAL_TIM_IC_Start_IT+0x22c>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a1a      	ldr	r2, [pc, #104]	@ (80069d0 <HAL_TIM_IC_Start_IT+0x288>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d004      	beq.n	8006974 <HAL_TIM_IC_Start_IT+0x22c>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a19      	ldr	r2, [pc, #100]	@ (80069d4 <HAL_TIM_IC_Start_IT+0x28c>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d115      	bne.n	80069a0 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	689a      	ldr	r2, [r3, #8]
 800697a:	4b17      	ldr	r3, [pc, #92]	@ (80069d8 <HAL_TIM_IC_Start_IT+0x290>)
 800697c:	4013      	ands	r3, r2
 800697e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	2b06      	cmp	r3, #6
 8006984:	d015      	beq.n	80069b2 <HAL_TIM_IC_Start_IT+0x26a>
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800698c:	d011      	beq.n	80069b2 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f042 0201 	orr.w	r2, r2, #1
 800699c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800699e:	e008      	b.n	80069b2 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f042 0201 	orr.w	r2, r2, #1
 80069ae:	601a      	str	r2, [r3, #0]
 80069b0:	e000      	b.n	80069b4 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069b2:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80069b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3710      	adds	r7, #16
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	40012c00 	.word	0x40012c00
 80069c4:	40000400 	.word	0x40000400
 80069c8:	40000800 	.word	0x40000800
 80069cc:	40000c00 	.word	0x40000c00
 80069d0:	40013400 	.word	0x40013400
 80069d4:	40014000 	.word	0x40014000
 80069d8:	00010007 	.word	0x00010007

080069dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	691b      	ldr	r3, [r3, #16]
 80069f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	f003 0302 	and.w	r3, r3, #2
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d020      	beq.n	8006a40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f003 0302 	and.w	r3, r3, #2
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d01b      	beq.n	8006a40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f06f 0202 	mvn.w	r2, #2
 8006a10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2201      	movs	r2, #1
 8006a16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	f003 0303 	and.w	r3, r3, #3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d003      	beq.n	8006a2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f7fa fc18 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 8006a2c:	e005      	b.n	8006a3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 fba1 	bl	8007176 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 fba8 	bl	800718a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f003 0304 	and.w	r3, r3, #4
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d020      	beq.n	8006a8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f003 0304 	and.w	r3, r3, #4
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d01b      	beq.n	8006a8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f06f 0204 	mvn.w	r2, #4
 8006a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2202      	movs	r2, #2
 8006a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d003      	beq.n	8006a7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7fa fbf2 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 8006a78:	e005      	b.n	8006a86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 fb7b 	bl	8007176 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 fb82 	bl	800718a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	f003 0308 	and.w	r3, r3, #8
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d020      	beq.n	8006ad8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f003 0308 	and.w	r3, r3, #8
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d01b      	beq.n	8006ad8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f06f 0208 	mvn.w	r2, #8
 8006aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2204      	movs	r2, #4
 8006aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	69db      	ldr	r3, [r3, #28]
 8006ab6:	f003 0303 	and.w	r3, r3, #3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d003      	beq.n	8006ac6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f7fa fbcc 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 8006ac4:	e005      	b.n	8006ad2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 fb55 	bl	8007176 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 fb5c 	bl	800718a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	f003 0310 	and.w	r3, r3, #16
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d020      	beq.n	8006b24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f003 0310 	and.w	r3, r3, #16
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d01b      	beq.n	8006b24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f06f 0210 	mvn.w	r2, #16
 8006af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2208      	movs	r2, #8
 8006afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	69db      	ldr	r3, [r3, #28]
 8006b02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f7fa fba6 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 8006b10:	e005      	b.n	8006b1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 fb2f 	bl	8007176 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fb36 	bl	800718a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00c      	beq.n	8006b48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f003 0301 	and.w	r3, r3, #1
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d007      	beq.n	8006b48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f06f 0201 	mvn.w	r2, #1
 8006b40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 fb0d 	bl	8007162 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d104      	bne.n	8006b5c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00c      	beq.n	8006b76 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d007      	beq.n	8006b76 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006b6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f001 f9a5 	bl	8007ec0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d00c      	beq.n	8006b9a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d007      	beq.n	8006b9a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f001 f99d 	bl	8007ed4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00c      	beq.n	8006bbe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d007      	beq.n	8006bbe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 faf0 	bl	800719e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	f003 0320 	and.w	r3, r3, #32
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d00c      	beq.n	8006be2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f003 0320 	and.w	r3, r3, #32
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d007      	beq.n	8006be2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f06f 0220 	mvn.w	r2, #32
 8006bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f001 f965 	bl	8007eac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006be2:	bf00      	nop
 8006be4:	3710      	adds	r7, #16
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b086      	sub	sp, #24
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	60f8      	str	r0, [r7, #12]
 8006bf2:	60b9      	str	r1, [r7, #8]
 8006bf4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d101      	bne.n	8006c08 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006c04:	2302      	movs	r3, #2
 8006c06:	e088      	b.n	8006d1a <HAL_TIM_IC_ConfigChannel+0x130>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d11b      	bne.n	8006c4e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006c26:	f000 fed5 	bl	80079d4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	699a      	ldr	r2, [r3, #24]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 020c 	bic.w	r2, r2, #12
 8006c38:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	6999      	ldr	r1, [r3, #24]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	689a      	ldr	r2, [r3, #8]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	619a      	str	r2, [r3, #24]
 8006c4c:	e060      	b.n	8006d10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2b04      	cmp	r3, #4
 8006c52:	d11c      	bne.n	8006c8e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006c64:	f000 ff53 	bl	8007b0e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	699a      	ldr	r2, [r3, #24]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006c76:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6999      	ldr	r1, [r3, #24]
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	021a      	lsls	r2, r3, #8
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	619a      	str	r2, [r3, #24]
 8006c8c:	e040      	b.n	8006d10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2b08      	cmp	r3, #8
 8006c92:	d11b      	bne.n	8006ccc <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006ca4:	f000 ffa0 	bl	8007be8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	69da      	ldr	r2, [r3, #28]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f022 020c 	bic.w	r2, r2, #12
 8006cb6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	69d9      	ldr	r1, [r3, #28]
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	689a      	ldr	r2, [r3, #8]
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	61da      	str	r2, [r3, #28]
 8006cca:	e021      	b.n	8006d10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b0c      	cmp	r3, #12
 8006cd0:	d11c      	bne.n	8006d0c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006ce2:	f000 ffbd 	bl	8007c60 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	69da      	ldr	r2, [r3, #28]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006cf4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	69d9      	ldr	r1, [r3, #28]
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	021a      	lsls	r2, r3, #8
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	61da      	str	r2, [r3, #28]
 8006d0a:	e001      	b.n	8006d10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3718      	adds	r7, #24
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
	...

08006d24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b086      	sub	sp, #24
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d30:	2300      	movs	r3, #0
 8006d32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d101      	bne.n	8006d42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d3e:	2302      	movs	r3, #2
 8006d40:	e0ff      	b.n	8006f42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2b14      	cmp	r3, #20
 8006d4e:	f200 80f0 	bhi.w	8006f32 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006d52:	a201      	add	r2, pc, #4	@ (adr r2, 8006d58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d58:	08006dad 	.word	0x08006dad
 8006d5c:	08006f33 	.word	0x08006f33
 8006d60:	08006f33 	.word	0x08006f33
 8006d64:	08006f33 	.word	0x08006f33
 8006d68:	08006ded 	.word	0x08006ded
 8006d6c:	08006f33 	.word	0x08006f33
 8006d70:	08006f33 	.word	0x08006f33
 8006d74:	08006f33 	.word	0x08006f33
 8006d78:	08006e2f 	.word	0x08006e2f
 8006d7c:	08006f33 	.word	0x08006f33
 8006d80:	08006f33 	.word	0x08006f33
 8006d84:	08006f33 	.word	0x08006f33
 8006d88:	08006e6f 	.word	0x08006e6f
 8006d8c:	08006f33 	.word	0x08006f33
 8006d90:	08006f33 	.word	0x08006f33
 8006d94:	08006f33 	.word	0x08006f33
 8006d98:	08006eb1 	.word	0x08006eb1
 8006d9c:	08006f33 	.word	0x08006f33
 8006da0:	08006f33 	.word	0x08006f33
 8006da4:	08006f33 	.word	0x08006f33
 8006da8:	08006ef1 	.word	0x08006ef1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68b9      	ldr	r1, [r7, #8]
 8006db2:	4618      	mov	r0, r3
 8006db4:	f000 faa4 	bl	8007300 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	699a      	ldr	r2, [r3, #24]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f042 0208 	orr.w	r2, r2, #8
 8006dc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	699a      	ldr	r2, [r3, #24]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f022 0204 	bic.w	r2, r2, #4
 8006dd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	6999      	ldr	r1, [r3, #24]
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	691a      	ldr	r2, [r3, #16]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	430a      	orrs	r2, r1
 8006de8:	619a      	str	r2, [r3, #24]
      break;
 8006dea:	e0a5      	b.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	68b9      	ldr	r1, [r7, #8]
 8006df2:	4618      	mov	r0, r3
 8006df4:	f000 fb14 	bl	8007420 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	699a      	ldr	r2, [r3, #24]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	699a      	ldr	r2, [r3, #24]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	6999      	ldr	r1, [r3, #24]
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	691b      	ldr	r3, [r3, #16]
 8006e22:	021a      	lsls	r2, r3, #8
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	430a      	orrs	r2, r1
 8006e2a:	619a      	str	r2, [r3, #24]
      break;
 8006e2c:	e084      	b.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68b9      	ldr	r1, [r7, #8]
 8006e34:	4618      	mov	r0, r3
 8006e36:	f000 fb7d 	bl	8007534 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	69da      	ldr	r2, [r3, #28]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f042 0208 	orr.w	r2, r2, #8
 8006e48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	69da      	ldr	r2, [r3, #28]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f022 0204 	bic.w	r2, r2, #4
 8006e58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	69d9      	ldr	r1, [r3, #28]
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	691a      	ldr	r2, [r3, #16]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	430a      	orrs	r2, r1
 8006e6a:	61da      	str	r2, [r3, #28]
      break;
 8006e6c:	e064      	b.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68b9      	ldr	r1, [r7, #8]
 8006e74:	4618      	mov	r0, r3
 8006e76:	f000 fbe5 	bl	8007644 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	69da      	ldr	r2, [r3, #28]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	69da      	ldr	r2, [r3, #28]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	69d9      	ldr	r1, [r3, #28]
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	691b      	ldr	r3, [r3, #16]
 8006ea4:	021a      	lsls	r2, r3, #8
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	430a      	orrs	r2, r1
 8006eac:	61da      	str	r2, [r3, #28]
      break;
 8006eae:	e043      	b.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	68b9      	ldr	r1, [r7, #8]
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f000 fc2e 	bl	8007718 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f042 0208 	orr.w	r2, r2, #8
 8006eca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f022 0204 	bic.w	r2, r2, #4
 8006eda:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	691a      	ldr	r2, [r3, #16]
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	430a      	orrs	r2, r1
 8006eec:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006eee:	e023      	b.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	68b9      	ldr	r1, [r7, #8]
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f000 fc72 	bl	80077e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f0a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f1a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	021a      	lsls	r2, r3, #8
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	430a      	orrs	r2, r1
 8006f2e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006f30:	e002      	b.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	75fb      	strb	r3, [r7, #23]
      break;
 8006f36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3718      	adds	r7, #24
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop

08006f4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f56:	2300      	movs	r3, #0
 8006f58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d101      	bne.n	8006f68 <HAL_TIM_ConfigClockSource+0x1c>
 8006f64:	2302      	movs	r3, #2
 8006f66:	e0b6      	b.n	80070d6 <HAL_TIM_ConfigClockSource+0x18a>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2202      	movs	r2, #2
 8006f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006f8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	68ba      	ldr	r2, [r7, #8]
 8006f9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fa4:	d03e      	beq.n	8007024 <HAL_TIM_ConfigClockSource+0xd8>
 8006fa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006faa:	f200 8087 	bhi.w	80070bc <HAL_TIM_ConfigClockSource+0x170>
 8006fae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fb2:	f000 8086 	beq.w	80070c2 <HAL_TIM_ConfigClockSource+0x176>
 8006fb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fba:	d87f      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x170>
 8006fbc:	2b70      	cmp	r3, #112	@ 0x70
 8006fbe:	d01a      	beq.n	8006ff6 <HAL_TIM_ConfigClockSource+0xaa>
 8006fc0:	2b70      	cmp	r3, #112	@ 0x70
 8006fc2:	d87b      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x170>
 8006fc4:	2b60      	cmp	r3, #96	@ 0x60
 8006fc6:	d050      	beq.n	800706a <HAL_TIM_ConfigClockSource+0x11e>
 8006fc8:	2b60      	cmp	r3, #96	@ 0x60
 8006fca:	d877      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x170>
 8006fcc:	2b50      	cmp	r3, #80	@ 0x50
 8006fce:	d03c      	beq.n	800704a <HAL_TIM_ConfigClockSource+0xfe>
 8006fd0:	2b50      	cmp	r3, #80	@ 0x50
 8006fd2:	d873      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x170>
 8006fd4:	2b40      	cmp	r3, #64	@ 0x40
 8006fd6:	d058      	beq.n	800708a <HAL_TIM_ConfigClockSource+0x13e>
 8006fd8:	2b40      	cmp	r3, #64	@ 0x40
 8006fda:	d86f      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x170>
 8006fdc:	2b30      	cmp	r3, #48	@ 0x30
 8006fde:	d064      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x15e>
 8006fe0:	2b30      	cmp	r3, #48	@ 0x30
 8006fe2:	d86b      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x170>
 8006fe4:	2b20      	cmp	r3, #32
 8006fe6:	d060      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x15e>
 8006fe8:	2b20      	cmp	r3, #32
 8006fea:	d867      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x170>
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d05c      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x15e>
 8006ff0:	2b10      	cmp	r3, #16
 8006ff2:	d05a      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x15e>
 8006ff4:	e062      	b.n	80070bc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007006:	f000 fe83 	bl	8007d10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007018:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	609a      	str	r2, [r3, #8]
      break;
 8007022:	e04f      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007034:	f000 fe6c 	bl	8007d10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	689a      	ldr	r2, [r3, #8]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007046:	609a      	str	r2, [r3, #8]
      break;
 8007048:	e03c      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007056:	461a      	mov	r2, r3
 8007058:	f000 fd2a 	bl	8007ab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2150      	movs	r1, #80	@ 0x50
 8007062:	4618      	mov	r0, r3
 8007064:	f000 fe39 	bl	8007cda <TIM_ITRx_SetConfig>
      break;
 8007068:	e02c      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007076:	461a      	mov	r2, r3
 8007078:	f000 fd86 	bl	8007b88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2160      	movs	r1, #96	@ 0x60
 8007082:	4618      	mov	r0, r3
 8007084:	f000 fe29 	bl	8007cda <TIM_ITRx_SetConfig>
      break;
 8007088:	e01c      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007096:	461a      	mov	r2, r3
 8007098:	f000 fd0a 	bl	8007ab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2140      	movs	r1, #64	@ 0x40
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 fe19 	bl	8007cda <TIM_ITRx_SetConfig>
      break;
 80070a8:	e00c      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4619      	mov	r1, r3
 80070b4:	4610      	mov	r0, r2
 80070b6:	f000 fe10 	bl	8007cda <TIM_ITRx_SetConfig>
      break;
 80070ba:	e003      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	73fb      	strb	r3, [r7, #15]
      break;
 80070c0:	e000      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80070c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80070d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b082      	sub	sp, #8
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
 80070e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d101      	bne.n	80070f6 <HAL_TIM_SlaveConfigSynchro+0x18>
 80070f2:	2302      	movs	r3, #2
 80070f4:	e031      	b.n	800715a <HAL_TIM_SlaveConfigSynchro+0x7c>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2202      	movs	r2, #2
 8007102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007106:	6839      	ldr	r1, [r7, #0]
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f000 fbcf 	bl	80078ac <TIM_SlaveTimer_SetConfig>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d009      	beq.n	8007128 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	e018      	b.n	800715a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68da      	ldr	r2, [r3, #12]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007136:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	68da      	ldr	r2, [r3, #12]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007146:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007158:	2300      	movs	r3, #0
}
 800715a:	4618      	mov	r0, r3
 800715c:	3708      	adds	r7, #8
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}

08007162 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007162:	b480      	push	{r7}
 8007164:	b083      	sub	sp, #12
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800716a:	bf00      	nop
 800716c:	370c      	adds	r7, #12
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr

08007176 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007176:	b480      	push	{r7}
 8007178:	b083      	sub	sp, #12
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800717e:	bf00      	nop
 8007180:	370c      	adds	r7, #12
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr

0800718a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800718a:	b480      	push	{r7}
 800718c:	b083      	sub	sp, #12
 800718e:	af00      	add	r7, sp, #0
 8007190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007192:	bf00      	nop
 8007194:	370c      	adds	r7, #12
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800719e:	b480      	push	{r7}
 80071a0:	b083      	sub	sp, #12
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071a6:	bf00      	nop
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr
	...

080071b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	4a46      	ldr	r2, [pc, #280]	@ (80072e0 <TIM_Base_SetConfig+0x12c>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d013      	beq.n	80071f4 <TIM_Base_SetConfig+0x40>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071d2:	d00f      	beq.n	80071f4 <TIM_Base_SetConfig+0x40>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	4a43      	ldr	r2, [pc, #268]	@ (80072e4 <TIM_Base_SetConfig+0x130>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d00b      	beq.n	80071f4 <TIM_Base_SetConfig+0x40>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	4a42      	ldr	r2, [pc, #264]	@ (80072e8 <TIM_Base_SetConfig+0x134>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d007      	beq.n	80071f4 <TIM_Base_SetConfig+0x40>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a41      	ldr	r2, [pc, #260]	@ (80072ec <TIM_Base_SetConfig+0x138>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d003      	beq.n	80071f4 <TIM_Base_SetConfig+0x40>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	4a40      	ldr	r2, [pc, #256]	@ (80072f0 <TIM_Base_SetConfig+0x13c>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d108      	bne.n	8007206 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	4313      	orrs	r3, r2
 8007204:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a35      	ldr	r2, [pc, #212]	@ (80072e0 <TIM_Base_SetConfig+0x12c>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d01f      	beq.n	800724e <TIM_Base_SetConfig+0x9a>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007214:	d01b      	beq.n	800724e <TIM_Base_SetConfig+0x9a>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a32      	ldr	r2, [pc, #200]	@ (80072e4 <TIM_Base_SetConfig+0x130>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d017      	beq.n	800724e <TIM_Base_SetConfig+0x9a>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a31      	ldr	r2, [pc, #196]	@ (80072e8 <TIM_Base_SetConfig+0x134>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d013      	beq.n	800724e <TIM_Base_SetConfig+0x9a>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a30      	ldr	r2, [pc, #192]	@ (80072ec <TIM_Base_SetConfig+0x138>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d00f      	beq.n	800724e <TIM_Base_SetConfig+0x9a>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a2f      	ldr	r2, [pc, #188]	@ (80072f0 <TIM_Base_SetConfig+0x13c>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d00b      	beq.n	800724e <TIM_Base_SetConfig+0x9a>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4a2e      	ldr	r2, [pc, #184]	@ (80072f4 <TIM_Base_SetConfig+0x140>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d007      	beq.n	800724e <TIM_Base_SetConfig+0x9a>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a2d      	ldr	r2, [pc, #180]	@ (80072f8 <TIM_Base_SetConfig+0x144>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d003      	beq.n	800724e <TIM_Base_SetConfig+0x9a>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a2c      	ldr	r2, [pc, #176]	@ (80072fc <TIM_Base_SetConfig+0x148>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d108      	bne.n	8007260 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	4313      	orrs	r3, r2
 800725e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	695b      	ldr	r3, [r3, #20]
 800726a:	4313      	orrs	r3, r2
 800726c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	689a      	ldr	r2, [r3, #8]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a16      	ldr	r2, [pc, #88]	@ (80072e0 <TIM_Base_SetConfig+0x12c>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d00f      	beq.n	80072ac <TIM_Base_SetConfig+0xf8>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	4a18      	ldr	r2, [pc, #96]	@ (80072f0 <TIM_Base_SetConfig+0x13c>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d00b      	beq.n	80072ac <TIM_Base_SetConfig+0xf8>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	4a17      	ldr	r2, [pc, #92]	@ (80072f4 <TIM_Base_SetConfig+0x140>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d007      	beq.n	80072ac <TIM_Base_SetConfig+0xf8>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a16      	ldr	r2, [pc, #88]	@ (80072f8 <TIM_Base_SetConfig+0x144>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d003      	beq.n	80072ac <TIM_Base_SetConfig+0xf8>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a15      	ldr	r2, [pc, #84]	@ (80072fc <TIM_Base_SetConfig+0x148>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d103      	bne.n	80072b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	691a      	ldr	r2, [r3, #16]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	691b      	ldr	r3, [r3, #16]
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d105      	bne.n	80072d2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	f023 0201 	bic.w	r2, r3, #1
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	611a      	str	r2, [r3, #16]
  }
}
 80072d2:	bf00      	nop
 80072d4:	3714      	adds	r7, #20
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	40012c00 	.word	0x40012c00
 80072e4:	40000400 	.word	0x40000400
 80072e8:	40000800 	.word	0x40000800
 80072ec:	40000c00 	.word	0x40000c00
 80072f0:	40013400 	.word	0x40013400
 80072f4:	40014000 	.word	0x40014000
 80072f8:	40014400 	.word	0x40014400
 80072fc:	40014800 	.word	0x40014800

08007300 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007300:	b480      	push	{r7}
 8007302:	b087      	sub	sp, #28
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6a1b      	ldr	r3, [r3, #32]
 8007314:	f023 0201 	bic.w	r2, r3, #1
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	699b      	ldr	r3, [r3, #24]
 8007326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800732e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f023 0303 	bic.w	r3, r3, #3
 800733a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68fa      	ldr	r2, [r7, #12]
 8007342:	4313      	orrs	r3, r2
 8007344:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	f023 0302 	bic.w	r3, r3, #2
 800734c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	697a      	ldr	r2, [r7, #20]
 8007354:	4313      	orrs	r3, r2
 8007356:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a2c      	ldr	r2, [pc, #176]	@ (800740c <TIM_OC1_SetConfig+0x10c>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d00f      	beq.n	8007380 <TIM_OC1_SetConfig+0x80>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a2b      	ldr	r2, [pc, #172]	@ (8007410 <TIM_OC1_SetConfig+0x110>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d00b      	beq.n	8007380 <TIM_OC1_SetConfig+0x80>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	4a2a      	ldr	r2, [pc, #168]	@ (8007414 <TIM_OC1_SetConfig+0x114>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d007      	beq.n	8007380 <TIM_OC1_SetConfig+0x80>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	4a29      	ldr	r2, [pc, #164]	@ (8007418 <TIM_OC1_SetConfig+0x118>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d003      	beq.n	8007380 <TIM_OC1_SetConfig+0x80>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	4a28      	ldr	r2, [pc, #160]	@ (800741c <TIM_OC1_SetConfig+0x11c>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d10c      	bne.n	800739a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	f023 0308 	bic.w	r3, r3, #8
 8007386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	68db      	ldr	r3, [r3, #12]
 800738c:	697a      	ldr	r2, [r7, #20]
 800738e:	4313      	orrs	r3, r2
 8007390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f023 0304 	bic.w	r3, r3, #4
 8007398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a1b      	ldr	r2, [pc, #108]	@ (800740c <TIM_OC1_SetConfig+0x10c>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d00f      	beq.n	80073c2 <TIM_OC1_SetConfig+0xc2>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	4a1a      	ldr	r2, [pc, #104]	@ (8007410 <TIM_OC1_SetConfig+0x110>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d00b      	beq.n	80073c2 <TIM_OC1_SetConfig+0xc2>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a19      	ldr	r2, [pc, #100]	@ (8007414 <TIM_OC1_SetConfig+0x114>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d007      	beq.n	80073c2 <TIM_OC1_SetConfig+0xc2>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a18      	ldr	r2, [pc, #96]	@ (8007418 <TIM_OC1_SetConfig+0x118>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d003      	beq.n	80073c2 <TIM_OC1_SetConfig+0xc2>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a17      	ldr	r2, [pc, #92]	@ (800741c <TIM_OC1_SetConfig+0x11c>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d111      	bne.n	80073e6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80073d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	4313      	orrs	r3, r2
 80073da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	699b      	ldr	r3, [r3, #24]
 80073e0:	693a      	ldr	r2, [r7, #16]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	693a      	ldr	r2, [r7, #16]
 80073ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	68fa      	ldr	r2, [r7, #12]
 80073f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	685a      	ldr	r2, [r3, #4]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	697a      	ldr	r2, [r7, #20]
 80073fe:	621a      	str	r2, [r3, #32]
}
 8007400:	bf00      	nop
 8007402:	371c      	adds	r7, #28
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr
 800740c:	40012c00 	.word	0x40012c00
 8007410:	40013400 	.word	0x40013400
 8007414:	40014000 	.word	0x40014000
 8007418:	40014400 	.word	0x40014400
 800741c:	40014800 	.word	0x40014800

08007420 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007420:	b480      	push	{r7}
 8007422:	b087      	sub	sp, #28
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a1b      	ldr	r3, [r3, #32]
 800742e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6a1b      	ldr	r3, [r3, #32]
 8007434:	f023 0210 	bic.w	r2, r3, #16
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800744e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007452:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800745a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	021b      	lsls	r3, r3, #8
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	4313      	orrs	r3, r2
 8007466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	f023 0320 	bic.w	r3, r3, #32
 800746e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	011b      	lsls	r3, r3, #4
 8007476:	697a      	ldr	r2, [r7, #20]
 8007478:	4313      	orrs	r3, r2
 800747a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a28      	ldr	r2, [pc, #160]	@ (8007520 <TIM_OC2_SetConfig+0x100>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d003      	beq.n	800748c <TIM_OC2_SetConfig+0x6c>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4a27      	ldr	r2, [pc, #156]	@ (8007524 <TIM_OC2_SetConfig+0x104>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d10d      	bne.n	80074a8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	68db      	ldr	r3, [r3, #12]
 8007498:	011b      	lsls	r3, r3, #4
 800749a:	697a      	ldr	r2, [r7, #20]
 800749c:	4313      	orrs	r3, r2
 800749e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a1d      	ldr	r2, [pc, #116]	@ (8007520 <TIM_OC2_SetConfig+0x100>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d00f      	beq.n	80074d0 <TIM_OC2_SetConfig+0xb0>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	4a1c      	ldr	r2, [pc, #112]	@ (8007524 <TIM_OC2_SetConfig+0x104>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d00b      	beq.n	80074d0 <TIM_OC2_SetConfig+0xb0>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007528 <TIM_OC2_SetConfig+0x108>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d007      	beq.n	80074d0 <TIM_OC2_SetConfig+0xb0>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	4a1a      	ldr	r2, [pc, #104]	@ (800752c <TIM_OC2_SetConfig+0x10c>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d003      	beq.n	80074d0 <TIM_OC2_SetConfig+0xb0>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	4a19      	ldr	r2, [pc, #100]	@ (8007530 <TIM_OC2_SetConfig+0x110>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d113      	bne.n	80074f8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80074d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80074de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	699b      	ldr	r3, [r3, #24]
 80074f0:	009b      	lsls	r3, r3, #2
 80074f2:	693a      	ldr	r2, [r7, #16]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	685a      	ldr	r2, [r3, #4]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	697a      	ldr	r2, [r7, #20]
 8007510:	621a      	str	r2, [r3, #32]
}
 8007512:	bf00      	nop
 8007514:	371c      	adds	r7, #28
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr
 800751e:	bf00      	nop
 8007520:	40012c00 	.word	0x40012c00
 8007524:	40013400 	.word	0x40013400
 8007528:	40014000 	.word	0x40014000
 800752c:	40014400 	.word	0x40014400
 8007530:	40014800 	.word	0x40014800

08007534 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007534:	b480      	push	{r7}
 8007536:	b087      	sub	sp, #28
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a1b      	ldr	r3, [r3, #32]
 8007542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6a1b      	ldr	r3, [r3, #32]
 8007548:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	69db      	ldr	r3, [r3, #28]
 800755a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f023 0303 	bic.w	r3, r3, #3
 800756e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	68fa      	ldr	r2, [r7, #12]
 8007576:	4313      	orrs	r3, r2
 8007578:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007580:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	021b      	lsls	r3, r3, #8
 8007588:	697a      	ldr	r2, [r7, #20]
 800758a:	4313      	orrs	r3, r2
 800758c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	4a27      	ldr	r2, [pc, #156]	@ (8007630 <TIM_OC3_SetConfig+0xfc>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d003      	beq.n	800759e <TIM_OC3_SetConfig+0x6a>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4a26      	ldr	r2, [pc, #152]	@ (8007634 <TIM_OC3_SetConfig+0x100>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d10d      	bne.n	80075ba <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80075a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	021b      	lsls	r3, r3, #8
 80075ac:	697a      	ldr	r2, [r7, #20]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80075b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a1c      	ldr	r2, [pc, #112]	@ (8007630 <TIM_OC3_SetConfig+0xfc>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d00f      	beq.n	80075e2 <TIM_OC3_SetConfig+0xae>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a1b      	ldr	r2, [pc, #108]	@ (8007634 <TIM_OC3_SetConfig+0x100>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d00b      	beq.n	80075e2 <TIM_OC3_SetConfig+0xae>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a1a      	ldr	r2, [pc, #104]	@ (8007638 <TIM_OC3_SetConfig+0x104>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d007      	beq.n	80075e2 <TIM_OC3_SetConfig+0xae>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4a19      	ldr	r2, [pc, #100]	@ (800763c <TIM_OC3_SetConfig+0x108>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d003      	beq.n	80075e2 <TIM_OC3_SetConfig+0xae>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a18      	ldr	r2, [pc, #96]	@ (8007640 <TIM_OC3_SetConfig+0x10c>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d113      	bne.n	800760a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80075f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	011b      	lsls	r3, r3, #4
 80075f8:	693a      	ldr	r2, [r7, #16]
 80075fa:	4313      	orrs	r3, r2
 80075fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	699b      	ldr	r3, [r3, #24]
 8007602:	011b      	lsls	r3, r3, #4
 8007604:	693a      	ldr	r2, [r7, #16]
 8007606:	4313      	orrs	r3, r2
 8007608:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	693a      	ldr	r2, [r7, #16]
 800760e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	685a      	ldr	r2, [r3, #4]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	697a      	ldr	r2, [r7, #20]
 8007622:	621a      	str	r2, [r3, #32]
}
 8007624:	bf00      	nop
 8007626:	371c      	adds	r7, #28
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr
 8007630:	40012c00 	.word	0x40012c00
 8007634:	40013400 	.word	0x40013400
 8007638:	40014000 	.word	0x40014000
 800763c:	40014400 	.word	0x40014400
 8007640:	40014800 	.word	0x40014800

08007644 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007644:	b480      	push	{r7}
 8007646:	b087      	sub	sp, #28
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6a1b      	ldr	r3, [r3, #32]
 8007652:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6a1b      	ldr	r3, [r3, #32]
 8007658:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	69db      	ldr	r3, [r3, #28]
 800766a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007672:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800767e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	021b      	lsls	r3, r3, #8
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	4313      	orrs	r3, r2
 800768a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007692:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	689b      	ldr	r3, [r3, #8]
 8007698:	031b      	lsls	r3, r3, #12
 800769a:	693a      	ldr	r2, [r7, #16]
 800769c:	4313      	orrs	r3, r2
 800769e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a18      	ldr	r2, [pc, #96]	@ (8007704 <TIM_OC4_SetConfig+0xc0>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d00f      	beq.n	80076c8 <TIM_OC4_SetConfig+0x84>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4a17      	ldr	r2, [pc, #92]	@ (8007708 <TIM_OC4_SetConfig+0xc4>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d00b      	beq.n	80076c8 <TIM_OC4_SetConfig+0x84>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a16      	ldr	r2, [pc, #88]	@ (800770c <TIM_OC4_SetConfig+0xc8>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d007      	beq.n	80076c8 <TIM_OC4_SetConfig+0x84>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a15      	ldr	r2, [pc, #84]	@ (8007710 <TIM_OC4_SetConfig+0xcc>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d003      	beq.n	80076c8 <TIM_OC4_SetConfig+0x84>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a14      	ldr	r2, [pc, #80]	@ (8007714 <TIM_OC4_SetConfig+0xd0>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d109      	bne.n	80076dc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	695b      	ldr	r3, [r3, #20]
 80076d4:	019b      	lsls	r3, r3, #6
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	4313      	orrs	r3, r2
 80076da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68fa      	ldr	r2, [r7, #12]
 80076e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	693a      	ldr	r2, [r7, #16]
 80076f4:	621a      	str	r2, [r3, #32]
}
 80076f6:	bf00      	nop
 80076f8:	371c      	adds	r7, #28
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr
 8007702:	bf00      	nop
 8007704:	40012c00 	.word	0x40012c00
 8007708:	40013400 	.word	0x40013400
 800770c:	40014000 	.word	0x40014000
 8007710:	40014400 	.word	0x40014400
 8007714:	40014800 	.word	0x40014800

08007718 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007718:	b480      	push	{r7}
 800771a:	b087      	sub	sp, #28
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a1b      	ldr	r3, [r3, #32]
 8007726:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6a1b      	ldr	r3, [r3, #32]
 800772c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800773e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800774a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	4313      	orrs	r3, r2
 8007754:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800775c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	041b      	lsls	r3, r3, #16
 8007764:	693a      	ldr	r2, [r7, #16]
 8007766:	4313      	orrs	r3, r2
 8007768:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a17      	ldr	r2, [pc, #92]	@ (80077cc <TIM_OC5_SetConfig+0xb4>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d00f      	beq.n	8007792 <TIM_OC5_SetConfig+0x7a>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a16      	ldr	r2, [pc, #88]	@ (80077d0 <TIM_OC5_SetConfig+0xb8>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d00b      	beq.n	8007792 <TIM_OC5_SetConfig+0x7a>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a15      	ldr	r2, [pc, #84]	@ (80077d4 <TIM_OC5_SetConfig+0xbc>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d007      	beq.n	8007792 <TIM_OC5_SetConfig+0x7a>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a14      	ldr	r2, [pc, #80]	@ (80077d8 <TIM_OC5_SetConfig+0xc0>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d003      	beq.n	8007792 <TIM_OC5_SetConfig+0x7a>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a13      	ldr	r2, [pc, #76]	@ (80077dc <TIM_OC5_SetConfig+0xc4>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d109      	bne.n	80077a6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007798:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	021b      	lsls	r3, r3, #8
 80077a0:	697a      	ldr	r2, [r7, #20]
 80077a2:	4313      	orrs	r3, r2
 80077a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	697a      	ldr	r2, [r7, #20]
 80077aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	685a      	ldr	r2, [r3, #4]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	693a      	ldr	r2, [r7, #16]
 80077be:	621a      	str	r2, [r3, #32]
}
 80077c0:	bf00      	nop
 80077c2:	371c      	adds	r7, #28
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr
 80077cc:	40012c00 	.word	0x40012c00
 80077d0:	40013400 	.word	0x40013400
 80077d4:	40014000 	.word	0x40014000
 80077d8:	40014400 	.word	0x40014400
 80077dc:	40014800 	.word	0x40014800

080077e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b087      	sub	sp, #28
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a1b      	ldr	r3, [r3, #32]
 80077ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6a1b      	ldr	r3, [r3, #32]
 80077f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800780e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	021b      	lsls	r3, r3, #8
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	4313      	orrs	r3, r2
 800781e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007826:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	051b      	lsls	r3, r3, #20
 800782e:	693a      	ldr	r2, [r7, #16]
 8007830:	4313      	orrs	r3, r2
 8007832:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a18      	ldr	r2, [pc, #96]	@ (8007898 <TIM_OC6_SetConfig+0xb8>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d00f      	beq.n	800785c <TIM_OC6_SetConfig+0x7c>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4a17      	ldr	r2, [pc, #92]	@ (800789c <TIM_OC6_SetConfig+0xbc>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d00b      	beq.n	800785c <TIM_OC6_SetConfig+0x7c>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	4a16      	ldr	r2, [pc, #88]	@ (80078a0 <TIM_OC6_SetConfig+0xc0>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d007      	beq.n	800785c <TIM_OC6_SetConfig+0x7c>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	4a15      	ldr	r2, [pc, #84]	@ (80078a4 <TIM_OC6_SetConfig+0xc4>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d003      	beq.n	800785c <TIM_OC6_SetConfig+0x7c>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	4a14      	ldr	r2, [pc, #80]	@ (80078a8 <TIM_OC6_SetConfig+0xc8>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d109      	bne.n	8007870 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007862:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	695b      	ldr	r3, [r3, #20]
 8007868:	029b      	lsls	r3, r3, #10
 800786a:	697a      	ldr	r2, [r7, #20]
 800786c:	4313      	orrs	r3, r2
 800786e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	68fa      	ldr	r2, [r7, #12]
 800787a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	685a      	ldr	r2, [r3, #4]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	621a      	str	r2, [r3, #32]
}
 800788a:	bf00      	nop
 800788c:	371c      	adds	r7, #28
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	40012c00 	.word	0x40012c00
 800789c:	40013400 	.word	0x40013400
 80078a0:	40014000 	.word	0x40014000
 80078a4:	40014400 	.word	0x40014400
 80078a8:	40014800 	.word	0x40014800

080078ac <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b086      	sub	sp, #24
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078b6:	2300      	movs	r3, #0
 80078b8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078c8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	693a      	ldr	r2, [r7, #16]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078da:	f023 0307 	bic.w	r3, r3, #7
 80078de:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	693a      	ldr	r2, [r7, #16]
 80078e6:	4313      	orrs	r3, r2
 80078e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	2b70      	cmp	r3, #112	@ 0x70
 80078f8:	d01a      	beq.n	8007930 <TIM_SlaveTimer_SetConfig+0x84>
 80078fa:	2b70      	cmp	r3, #112	@ 0x70
 80078fc:	d860      	bhi.n	80079c0 <TIM_SlaveTimer_SetConfig+0x114>
 80078fe:	2b60      	cmp	r3, #96	@ 0x60
 8007900:	d054      	beq.n	80079ac <TIM_SlaveTimer_SetConfig+0x100>
 8007902:	2b60      	cmp	r3, #96	@ 0x60
 8007904:	d85c      	bhi.n	80079c0 <TIM_SlaveTimer_SetConfig+0x114>
 8007906:	2b50      	cmp	r3, #80	@ 0x50
 8007908:	d046      	beq.n	8007998 <TIM_SlaveTimer_SetConfig+0xec>
 800790a:	2b50      	cmp	r3, #80	@ 0x50
 800790c:	d858      	bhi.n	80079c0 <TIM_SlaveTimer_SetConfig+0x114>
 800790e:	2b40      	cmp	r3, #64	@ 0x40
 8007910:	d019      	beq.n	8007946 <TIM_SlaveTimer_SetConfig+0x9a>
 8007912:	2b40      	cmp	r3, #64	@ 0x40
 8007914:	d854      	bhi.n	80079c0 <TIM_SlaveTimer_SetConfig+0x114>
 8007916:	2b30      	cmp	r3, #48	@ 0x30
 8007918:	d055      	beq.n	80079c6 <TIM_SlaveTimer_SetConfig+0x11a>
 800791a:	2b30      	cmp	r3, #48	@ 0x30
 800791c:	d850      	bhi.n	80079c0 <TIM_SlaveTimer_SetConfig+0x114>
 800791e:	2b20      	cmp	r3, #32
 8007920:	d051      	beq.n	80079c6 <TIM_SlaveTimer_SetConfig+0x11a>
 8007922:	2b20      	cmp	r3, #32
 8007924:	d84c      	bhi.n	80079c0 <TIM_SlaveTimer_SetConfig+0x114>
 8007926:	2b00      	cmp	r3, #0
 8007928:	d04d      	beq.n	80079c6 <TIM_SlaveTimer_SetConfig+0x11a>
 800792a:	2b10      	cmp	r3, #16
 800792c:	d04b      	beq.n	80079c6 <TIM_SlaveTimer_SetConfig+0x11a>
 800792e:	e047      	b.n	80079c0 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007940:	f000 f9e6 	bl	8007d10 <TIM_ETR_SetConfig>
      break;
 8007944:	e040      	b.n	80079c8 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2b05      	cmp	r3, #5
 800794c:	d101      	bne.n	8007952 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e03b      	b.n	80079ca <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	6a1b      	ldr	r3, [r3, #32]
 8007958:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	6a1a      	ldr	r2, [r3, #32]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f022 0201 	bic.w	r2, r2, #1
 8007968:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	699b      	ldr	r3, [r3, #24]
 8007970:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007978:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	011b      	lsls	r3, r3, #4
 8007980:	68ba      	ldr	r2, [r7, #8]
 8007982:	4313      	orrs	r3, r2
 8007984:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68ba      	ldr	r2, [r7, #8]
 800798c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68fa      	ldr	r2, [r7, #12]
 8007994:	621a      	str	r2, [r3, #32]
      break;
 8007996:	e017      	b.n	80079c8 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079a4:	461a      	mov	r2, r3
 80079a6:	f000 f883 	bl	8007ab0 <TIM_TI1_ConfigInputStage>
      break;
 80079aa:	e00d      	b.n	80079c8 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079b8:	461a      	mov	r2, r3
 80079ba:	f000 f8e5 	bl	8007b88 <TIM_TI2_ConfigInputStage>
      break;
 80079be:	e003      	b.n	80079c8 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	75fb      	strb	r3, [r7, #23]
      break;
 80079c4:	e000      	b.n	80079c8 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 80079c6:	bf00      	nop
  }

  return status;
 80079c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3718      	adds	r7, #24
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
	...

080079d4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b087      	sub	sp, #28
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
 80079e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6a1b      	ldr	r3, [r3, #32]
 80079ec:	f023 0201 	bic.w	r2, r3, #1
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	4a26      	ldr	r2, [pc, #152]	@ (8007a98 <TIM_TI1_SetConfig+0xc4>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d017      	beq.n	8007a32 <TIM_TI1_SetConfig+0x5e>
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a08:	d013      	beq.n	8007a32 <TIM_TI1_SetConfig+0x5e>
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	4a23      	ldr	r2, [pc, #140]	@ (8007a9c <TIM_TI1_SetConfig+0xc8>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d00f      	beq.n	8007a32 <TIM_TI1_SetConfig+0x5e>
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	4a22      	ldr	r2, [pc, #136]	@ (8007aa0 <TIM_TI1_SetConfig+0xcc>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d00b      	beq.n	8007a32 <TIM_TI1_SetConfig+0x5e>
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	4a21      	ldr	r2, [pc, #132]	@ (8007aa4 <TIM_TI1_SetConfig+0xd0>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d007      	beq.n	8007a32 <TIM_TI1_SetConfig+0x5e>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	4a20      	ldr	r2, [pc, #128]	@ (8007aa8 <TIM_TI1_SetConfig+0xd4>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d003      	beq.n	8007a32 <TIM_TI1_SetConfig+0x5e>
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	4a1f      	ldr	r2, [pc, #124]	@ (8007aac <TIM_TI1_SetConfig+0xd8>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d101      	bne.n	8007a36 <TIM_TI1_SetConfig+0x62>
 8007a32:	2301      	movs	r3, #1
 8007a34:	e000      	b.n	8007a38 <TIM_TI1_SetConfig+0x64>
 8007a36:	2300      	movs	r3, #0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d008      	beq.n	8007a4e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	f023 0303 	bic.w	r3, r3, #3
 8007a42:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	617b      	str	r3, [r7, #20]
 8007a4c:	e003      	b.n	8007a56 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	f043 0301 	orr.w	r3, r3, #1
 8007a54:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	011b      	lsls	r3, r3, #4
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	697a      	ldr	r2, [r7, #20]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	f023 030a 	bic.w	r3, r3, #10
 8007a70:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	f003 030a 	and.w	r3, r3, #10
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	697a      	ldr	r2, [r7, #20]
 8007a82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	621a      	str	r2, [r3, #32]
}
 8007a8a:	bf00      	nop
 8007a8c:	371c      	adds	r7, #28
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr
 8007a96:	bf00      	nop
 8007a98:	40012c00 	.word	0x40012c00
 8007a9c:	40000400 	.word	0x40000400
 8007aa0:	40000800 	.word	0x40000800
 8007aa4:	40000c00 	.word	0x40000c00
 8007aa8:	40013400 	.word	0x40013400
 8007aac:	40014000 	.word	0x40014000

08007ab0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b087      	sub	sp, #28
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6a1b      	ldr	r3, [r3, #32]
 8007ac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6a1b      	ldr	r3, [r3, #32]
 8007ac6:	f023 0201 	bic.w	r2, r3, #1
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	699b      	ldr	r3, [r3, #24]
 8007ad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	011b      	lsls	r3, r3, #4
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	f023 030a 	bic.w	r3, r3, #10
 8007aec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	693a      	ldr	r2, [r7, #16]
 8007afa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	621a      	str	r2, [r3, #32]
}
 8007b02:	bf00      	nop
 8007b04:	371c      	adds	r7, #28
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr

08007b0e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b0e:	b480      	push	{r7}
 8007b10:	b087      	sub	sp, #28
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	60f8      	str	r0, [r7, #12]
 8007b16:	60b9      	str	r1, [r7, #8]
 8007b18:	607a      	str	r2, [r7, #4]
 8007b1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	6a1b      	ldr	r3, [r3, #32]
 8007b20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6a1b      	ldr	r3, [r3, #32]
 8007b26:	f023 0210 	bic.w	r2, r3, #16
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	699b      	ldr	r3, [r3, #24]
 8007b32:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	021b      	lsls	r3, r3, #8
 8007b40:	693a      	ldr	r2, [r7, #16]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	031b      	lsls	r3, r3, #12
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	693a      	ldr	r2, [r7, #16]
 8007b56:	4313      	orrs	r3, r2
 8007b58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007b60:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	011b      	lsls	r3, r3, #4
 8007b66:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	693a      	ldr	r2, [r7, #16]
 8007b74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	697a      	ldr	r2, [r7, #20]
 8007b7a:	621a      	str	r2, [r3, #32]
}
 8007b7c:	bf00      	nop
 8007b7e:	371c      	adds	r7, #28
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b087      	sub	sp, #28
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6a1b      	ldr	r3, [r3, #32]
 8007b98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	6a1b      	ldr	r3, [r3, #32]
 8007b9e:	f023 0210 	bic.w	r2, r3, #16
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	699b      	ldr	r3, [r3, #24]
 8007baa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	031b      	lsls	r3, r3, #12
 8007bb8:	693a      	ldr	r2, [r7, #16]
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bc4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	011b      	lsls	r3, r3, #4
 8007bca:	697a      	ldr	r2, [r7, #20]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	693a      	ldr	r2, [r7, #16]
 8007bd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	697a      	ldr	r2, [r7, #20]
 8007bda:	621a      	str	r2, [r3, #32]
}
 8007bdc:	bf00      	nop
 8007bde:	371c      	adds	r7, #28
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b087      	sub	sp, #28
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	607a      	str	r2, [r7, #4]
 8007bf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6a1b      	ldr	r3, [r3, #32]
 8007bfa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6a1b      	ldr	r3, [r3, #32]
 8007c00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	69db      	ldr	r3, [r3, #28]
 8007c0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	f023 0303 	bic.w	r3, r3, #3
 8007c14:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007c16:	693a      	ldr	r2, [r7, #16]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c24:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	011b      	lsls	r3, r3, #4
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	693a      	ldr	r2, [r7, #16]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007c38:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	021b      	lsls	r3, r3, #8
 8007c3e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007c42:	697a      	ldr	r2, [r7, #20]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	693a      	ldr	r2, [r7, #16]
 8007c4c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	697a      	ldr	r2, [r7, #20]
 8007c52:	621a      	str	r2, [r3, #32]
}
 8007c54:	bf00      	nop
 8007c56:	371c      	adds	r7, #28
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
 8007c6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6a1b      	ldr	r3, [r3, #32]
 8007c72:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6a1b      	ldr	r3, [r3, #32]
 8007c78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	69db      	ldr	r3, [r3, #28]
 8007c84:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c8c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	021b      	lsls	r3, r3, #8
 8007c92:	693a      	ldr	r2, [r7, #16]
 8007c94:	4313      	orrs	r3, r2
 8007c96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c9e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	031b      	lsls	r3, r3, #12
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007cb2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	031b      	lsls	r3, r3, #12
 8007cb8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007cbc:	697a      	ldr	r2, [r7, #20]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	693a      	ldr	r2, [r7, #16]
 8007cc6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	697a      	ldr	r2, [r7, #20]
 8007ccc:	621a      	str	r2, [r3, #32]
}
 8007cce:	bf00      	nop
 8007cd0:	371c      	adds	r7, #28
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr

08007cda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007cda:	b480      	push	{r7}
 8007cdc:	b085      	sub	sp, #20
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	6078      	str	r0, [r7, #4]
 8007ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007cf2:	683a      	ldr	r2, [r7, #0]
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	f043 0307 	orr.w	r3, r3, #7
 8007cfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	609a      	str	r2, [r3, #8]
}
 8007d04:	bf00      	nop
 8007d06:	3714      	adds	r7, #20
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b087      	sub	sp, #28
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
 8007d1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	021a      	lsls	r2, r3, #8
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	431a      	orrs	r2, r3
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	4313      	orrs	r3, r2
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	609a      	str	r2, [r3, #8]
}
 8007d44:	bf00      	nop
 8007d46:	371c      	adds	r7, #28
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b087      	sub	sp, #28
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	f003 031f 	and.w	r3, r3, #31
 8007d62:	2201      	movs	r2, #1
 8007d64:	fa02 f303 	lsl.w	r3, r2, r3
 8007d68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6a1a      	ldr	r2, [r3, #32]
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	43db      	mvns	r3, r3
 8007d72:	401a      	ands	r2, r3
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6a1a      	ldr	r2, [r3, #32]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	f003 031f 	and.w	r3, r3, #31
 8007d82:	6879      	ldr	r1, [r7, #4]
 8007d84:	fa01 f303 	lsl.w	r3, r1, r3
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	621a      	str	r2, [r3, #32]
}
 8007d8e:	bf00      	nop
 8007d90:	371c      	adds	r7, #28
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr
	...

08007d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d101      	bne.n	8007db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007db0:	2302      	movs	r3, #2
 8007db2:	e068      	b.n	8007e86 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2201      	movs	r2, #1
 8007db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a2e      	ldr	r2, [pc, #184]	@ (8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d004      	beq.n	8007de8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a2d      	ldr	r2, [pc, #180]	@ (8007e98 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d108      	bne.n	8007dfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007dee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e00:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	68fa      	ldr	r2, [r7, #12]
 8007e12:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a1e      	ldr	r2, [pc, #120]	@ (8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d01d      	beq.n	8007e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e26:	d018      	beq.n	8007e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a1b      	ldr	r2, [pc, #108]	@ (8007e9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d013      	beq.n	8007e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a1a      	ldr	r2, [pc, #104]	@ (8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d00e      	beq.n	8007e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a18      	ldr	r2, [pc, #96]	@ (8007ea4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d009      	beq.n	8007e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a13      	ldr	r2, [pc, #76]	@ (8007e98 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d004      	beq.n	8007e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a14      	ldr	r2, [pc, #80]	@ (8007ea8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d10c      	bne.n	8007e74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	68ba      	ldr	r2, [r7, #8]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	68ba      	ldr	r2, [r7, #8]
 8007e72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e84:	2300      	movs	r3, #0
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	40012c00 	.word	0x40012c00
 8007e98:	40013400 	.word	0x40013400
 8007e9c:	40000400 	.word	0x40000400
 8007ea0:	40000800 	.word	0x40000800
 8007ea4:	40000c00 	.word	0x40000c00
 8007ea8:	40014000 	.word	0x40014000

08007eac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ec8:	bf00      	nop
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr

08007ed4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007edc:	bf00      	nop
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d101      	bne.n	8007efa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e042      	b.n	8007f80 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d106      	bne.n	8007f12 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f7fa fa25 	bl	800235c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2224      	movs	r2, #36	@ 0x24
 8007f16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f022 0201 	bic.w	r2, r2, #1
 8007f28:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d002      	beq.n	8007f38 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f000 fbb2 	bl	800869c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 f8b3 	bl	80080a4 <UART_SetConfig>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d101      	bne.n	8007f48 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e01b      	b.n	8007f80 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	685a      	ldr	r2, [r3, #4]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	689a      	ldr	r2, [r3, #8]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f042 0201 	orr.w	r2, r2, #1
 8007f76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 fc31 	bl	80087e0 <UART_CheckIdleState>
 8007f7e:	4603      	mov	r3, r0
}
 8007f80:	4618      	mov	r0, r3
 8007f82:	3708      	adds	r7, #8
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b08a      	sub	sp, #40	@ 0x28
 8007f8c:	af02      	add	r7, sp, #8
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	603b      	str	r3, [r7, #0]
 8007f94:	4613      	mov	r3, r2
 8007f96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f9e:	2b20      	cmp	r3, #32
 8007fa0:	d17b      	bne.n	800809a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d002      	beq.n	8007fae <HAL_UART_Transmit+0x26>
 8007fa8:	88fb      	ldrh	r3, [r7, #6]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d101      	bne.n	8007fb2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e074      	b.n	800809c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2221      	movs	r2, #33	@ 0x21
 8007fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007fc2:	f7fa fc85 	bl	80028d0 <HAL_GetTick>
 8007fc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	88fa      	ldrh	r2, [r7, #6]
 8007fcc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	88fa      	ldrh	r2, [r7, #6]
 8007fd4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fe0:	d108      	bne.n	8007ff4 <HAL_UART_Transmit+0x6c>
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	691b      	ldr	r3, [r3, #16]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d104      	bne.n	8007ff4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007fea:	2300      	movs	r3, #0
 8007fec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	61bb      	str	r3, [r7, #24]
 8007ff2:	e003      	b.n	8007ffc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ffc:	e030      	b.n	8008060 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	2200      	movs	r2, #0
 8008006:	2180      	movs	r1, #128	@ 0x80
 8008008:	68f8      	ldr	r0, [r7, #12]
 800800a:	f000 fc93 	bl	8008934 <UART_WaitOnFlagUntilTimeout>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d005      	beq.n	8008020 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2220      	movs	r2, #32
 8008018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e03d      	b.n	800809c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d10b      	bne.n	800803e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	881a      	ldrh	r2, [r3, #0]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008032:	b292      	uxth	r2, r2
 8008034:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	3302      	adds	r3, #2
 800803a:	61bb      	str	r3, [r7, #24]
 800803c:	e007      	b.n	800804e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800803e:	69fb      	ldr	r3, [r7, #28]
 8008040:	781a      	ldrb	r2, [r3, #0]
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	3301      	adds	r3, #1
 800804c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008054:	b29b      	uxth	r3, r3
 8008056:	3b01      	subs	r3, #1
 8008058:	b29a      	uxth	r2, r3
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008066:	b29b      	uxth	r3, r3
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1c8      	bne.n	8007ffe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	9300      	str	r3, [sp, #0]
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	2200      	movs	r2, #0
 8008074:	2140      	movs	r1, #64	@ 0x40
 8008076:	68f8      	ldr	r0, [r7, #12]
 8008078:	f000 fc5c 	bl	8008934 <UART_WaitOnFlagUntilTimeout>
 800807c:	4603      	mov	r3, r0
 800807e:	2b00      	cmp	r3, #0
 8008080:	d005      	beq.n	800808e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2220      	movs	r2, #32
 8008086:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800808a:	2303      	movs	r3, #3
 800808c:	e006      	b.n	800809c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2220      	movs	r2, #32
 8008092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008096:	2300      	movs	r3, #0
 8008098:	e000      	b.n	800809c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800809a:	2302      	movs	r3, #2
  }
}
 800809c:	4618      	mov	r0, r3
 800809e:	3720      	adds	r7, #32
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080a8:	b08c      	sub	sp, #48	@ 0x30
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	689a      	ldr	r2, [r3, #8]
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	691b      	ldr	r3, [r3, #16]
 80080bc:	431a      	orrs	r2, r3
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	695b      	ldr	r3, [r3, #20]
 80080c2:	431a      	orrs	r2, r3
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	69db      	ldr	r3, [r3, #28]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	4baa      	ldr	r3, [pc, #680]	@ (800837c <UART_SetConfig+0x2d8>)
 80080d4:	4013      	ands	r3, r2
 80080d6:	697a      	ldr	r2, [r7, #20]
 80080d8:	6812      	ldr	r2, [r2, #0]
 80080da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080dc:	430b      	orrs	r3, r1
 80080de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	68da      	ldr	r2, [r3, #12]
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	430a      	orrs	r2, r1
 80080f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	699b      	ldr	r3, [r3, #24]
 80080fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a9f      	ldr	r2, [pc, #636]	@ (8008380 <UART_SetConfig+0x2dc>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d004      	beq.n	8008110 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	6a1b      	ldr	r3, [r3, #32]
 800810a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800810c:	4313      	orrs	r3, r2
 800810e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800811a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800811e:	697a      	ldr	r2, [r7, #20]
 8008120:	6812      	ldr	r2, [r2, #0]
 8008122:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008124:	430b      	orrs	r3, r1
 8008126:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812e:	f023 010f 	bic.w	r1, r3, #15
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	430a      	orrs	r2, r1
 800813c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a90      	ldr	r2, [pc, #576]	@ (8008384 <UART_SetConfig+0x2e0>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d125      	bne.n	8008194 <UART_SetConfig+0xf0>
 8008148:	4b8f      	ldr	r3, [pc, #572]	@ (8008388 <UART_SetConfig+0x2e4>)
 800814a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800814e:	f003 0303 	and.w	r3, r3, #3
 8008152:	2b03      	cmp	r3, #3
 8008154:	d81a      	bhi.n	800818c <UART_SetConfig+0xe8>
 8008156:	a201      	add	r2, pc, #4	@ (adr r2, 800815c <UART_SetConfig+0xb8>)
 8008158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800815c:	0800816d 	.word	0x0800816d
 8008160:	0800817d 	.word	0x0800817d
 8008164:	08008175 	.word	0x08008175
 8008168:	08008185 	.word	0x08008185
 800816c:	2301      	movs	r3, #1
 800816e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008172:	e116      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008174:	2302      	movs	r3, #2
 8008176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800817a:	e112      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800817c:	2304      	movs	r3, #4
 800817e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008182:	e10e      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008184:	2308      	movs	r3, #8
 8008186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800818a:	e10a      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800818c:	2310      	movs	r3, #16
 800818e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008192:	e106      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a7c      	ldr	r2, [pc, #496]	@ (800838c <UART_SetConfig+0x2e8>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d138      	bne.n	8008210 <UART_SetConfig+0x16c>
 800819e:	4b7a      	ldr	r3, [pc, #488]	@ (8008388 <UART_SetConfig+0x2e4>)
 80081a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081a4:	f003 030c 	and.w	r3, r3, #12
 80081a8:	2b0c      	cmp	r3, #12
 80081aa:	d82d      	bhi.n	8008208 <UART_SetConfig+0x164>
 80081ac:	a201      	add	r2, pc, #4	@ (adr r2, 80081b4 <UART_SetConfig+0x110>)
 80081ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b2:	bf00      	nop
 80081b4:	080081e9 	.word	0x080081e9
 80081b8:	08008209 	.word	0x08008209
 80081bc:	08008209 	.word	0x08008209
 80081c0:	08008209 	.word	0x08008209
 80081c4:	080081f9 	.word	0x080081f9
 80081c8:	08008209 	.word	0x08008209
 80081cc:	08008209 	.word	0x08008209
 80081d0:	08008209 	.word	0x08008209
 80081d4:	080081f1 	.word	0x080081f1
 80081d8:	08008209 	.word	0x08008209
 80081dc:	08008209 	.word	0x08008209
 80081e0:	08008209 	.word	0x08008209
 80081e4:	08008201 	.word	0x08008201
 80081e8:	2300      	movs	r3, #0
 80081ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ee:	e0d8      	b.n	80083a2 <UART_SetConfig+0x2fe>
 80081f0:	2302      	movs	r3, #2
 80081f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081f6:	e0d4      	b.n	80083a2 <UART_SetConfig+0x2fe>
 80081f8:	2304      	movs	r3, #4
 80081fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081fe:	e0d0      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008200:	2308      	movs	r3, #8
 8008202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008206:	e0cc      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008208:	2310      	movs	r3, #16
 800820a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800820e:	e0c8      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a5e      	ldr	r2, [pc, #376]	@ (8008390 <UART_SetConfig+0x2ec>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d125      	bne.n	8008266 <UART_SetConfig+0x1c2>
 800821a:	4b5b      	ldr	r3, [pc, #364]	@ (8008388 <UART_SetConfig+0x2e4>)
 800821c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008220:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008224:	2b30      	cmp	r3, #48	@ 0x30
 8008226:	d016      	beq.n	8008256 <UART_SetConfig+0x1b2>
 8008228:	2b30      	cmp	r3, #48	@ 0x30
 800822a:	d818      	bhi.n	800825e <UART_SetConfig+0x1ba>
 800822c:	2b20      	cmp	r3, #32
 800822e:	d00a      	beq.n	8008246 <UART_SetConfig+0x1a2>
 8008230:	2b20      	cmp	r3, #32
 8008232:	d814      	bhi.n	800825e <UART_SetConfig+0x1ba>
 8008234:	2b00      	cmp	r3, #0
 8008236:	d002      	beq.n	800823e <UART_SetConfig+0x19a>
 8008238:	2b10      	cmp	r3, #16
 800823a:	d008      	beq.n	800824e <UART_SetConfig+0x1aa>
 800823c:	e00f      	b.n	800825e <UART_SetConfig+0x1ba>
 800823e:	2300      	movs	r3, #0
 8008240:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008244:	e0ad      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008246:	2302      	movs	r3, #2
 8008248:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800824c:	e0a9      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800824e:	2304      	movs	r3, #4
 8008250:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008254:	e0a5      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008256:	2308      	movs	r3, #8
 8008258:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800825c:	e0a1      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800825e:	2310      	movs	r3, #16
 8008260:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008264:	e09d      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a4a      	ldr	r2, [pc, #296]	@ (8008394 <UART_SetConfig+0x2f0>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d125      	bne.n	80082bc <UART_SetConfig+0x218>
 8008270:	4b45      	ldr	r3, [pc, #276]	@ (8008388 <UART_SetConfig+0x2e4>)
 8008272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008276:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800827a:	2bc0      	cmp	r3, #192	@ 0xc0
 800827c:	d016      	beq.n	80082ac <UART_SetConfig+0x208>
 800827e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008280:	d818      	bhi.n	80082b4 <UART_SetConfig+0x210>
 8008282:	2b80      	cmp	r3, #128	@ 0x80
 8008284:	d00a      	beq.n	800829c <UART_SetConfig+0x1f8>
 8008286:	2b80      	cmp	r3, #128	@ 0x80
 8008288:	d814      	bhi.n	80082b4 <UART_SetConfig+0x210>
 800828a:	2b00      	cmp	r3, #0
 800828c:	d002      	beq.n	8008294 <UART_SetConfig+0x1f0>
 800828e:	2b40      	cmp	r3, #64	@ 0x40
 8008290:	d008      	beq.n	80082a4 <UART_SetConfig+0x200>
 8008292:	e00f      	b.n	80082b4 <UART_SetConfig+0x210>
 8008294:	2300      	movs	r3, #0
 8008296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800829a:	e082      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800829c:	2302      	movs	r3, #2
 800829e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082a2:	e07e      	b.n	80083a2 <UART_SetConfig+0x2fe>
 80082a4:	2304      	movs	r3, #4
 80082a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082aa:	e07a      	b.n	80083a2 <UART_SetConfig+0x2fe>
 80082ac:	2308      	movs	r3, #8
 80082ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082b2:	e076      	b.n	80083a2 <UART_SetConfig+0x2fe>
 80082b4:	2310      	movs	r3, #16
 80082b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ba:	e072      	b.n	80083a2 <UART_SetConfig+0x2fe>
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a35      	ldr	r2, [pc, #212]	@ (8008398 <UART_SetConfig+0x2f4>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d12a      	bne.n	800831c <UART_SetConfig+0x278>
 80082c6:	4b30      	ldr	r3, [pc, #192]	@ (8008388 <UART_SetConfig+0x2e4>)
 80082c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80082d4:	d01a      	beq.n	800830c <UART_SetConfig+0x268>
 80082d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80082da:	d81b      	bhi.n	8008314 <UART_SetConfig+0x270>
 80082dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082e0:	d00c      	beq.n	80082fc <UART_SetConfig+0x258>
 80082e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082e6:	d815      	bhi.n	8008314 <UART_SetConfig+0x270>
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d003      	beq.n	80082f4 <UART_SetConfig+0x250>
 80082ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082f0:	d008      	beq.n	8008304 <UART_SetConfig+0x260>
 80082f2:	e00f      	b.n	8008314 <UART_SetConfig+0x270>
 80082f4:	2300      	movs	r3, #0
 80082f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082fa:	e052      	b.n	80083a2 <UART_SetConfig+0x2fe>
 80082fc:	2302      	movs	r3, #2
 80082fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008302:	e04e      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008304:	2304      	movs	r3, #4
 8008306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800830a:	e04a      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800830c:	2308      	movs	r3, #8
 800830e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008312:	e046      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008314:	2310      	movs	r3, #16
 8008316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800831a:	e042      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a17      	ldr	r2, [pc, #92]	@ (8008380 <UART_SetConfig+0x2dc>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d13a      	bne.n	800839c <UART_SetConfig+0x2f8>
 8008326:	4b18      	ldr	r3, [pc, #96]	@ (8008388 <UART_SetConfig+0x2e4>)
 8008328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800832c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008330:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008334:	d01a      	beq.n	800836c <UART_SetConfig+0x2c8>
 8008336:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800833a:	d81b      	bhi.n	8008374 <UART_SetConfig+0x2d0>
 800833c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008340:	d00c      	beq.n	800835c <UART_SetConfig+0x2b8>
 8008342:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008346:	d815      	bhi.n	8008374 <UART_SetConfig+0x2d0>
 8008348:	2b00      	cmp	r3, #0
 800834a:	d003      	beq.n	8008354 <UART_SetConfig+0x2b0>
 800834c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008350:	d008      	beq.n	8008364 <UART_SetConfig+0x2c0>
 8008352:	e00f      	b.n	8008374 <UART_SetConfig+0x2d0>
 8008354:	2300      	movs	r3, #0
 8008356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800835a:	e022      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800835c:	2302      	movs	r3, #2
 800835e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008362:	e01e      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008364:	2304      	movs	r3, #4
 8008366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800836a:	e01a      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800836c:	2308      	movs	r3, #8
 800836e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008372:	e016      	b.n	80083a2 <UART_SetConfig+0x2fe>
 8008374:	2310      	movs	r3, #16
 8008376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800837a:	e012      	b.n	80083a2 <UART_SetConfig+0x2fe>
 800837c:	cfff69f3 	.word	0xcfff69f3
 8008380:	40008000 	.word	0x40008000
 8008384:	40013800 	.word	0x40013800
 8008388:	40021000 	.word	0x40021000
 800838c:	40004400 	.word	0x40004400
 8008390:	40004800 	.word	0x40004800
 8008394:	40004c00 	.word	0x40004c00
 8008398:	40005000 	.word	0x40005000
 800839c:	2310      	movs	r3, #16
 800839e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4aae      	ldr	r2, [pc, #696]	@ (8008660 <UART_SetConfig+0x5bc>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	f040 8097 	bne.w	80084dc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80083ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80083b2:	2b08      	cmp	r3, #8
 80083b4:	d823      	bhi.n	80083fe <UART_SetConfig+0x35a>
 80083b6:	a201      	add	r2, pc, #4	@ (adr r2, 80083bc <UART_SetConfig+0x318>)
 80083b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083bc:	080083e1 	.word	0x080083e1
 80083c0:	080083ff 	.word	0x080083ff
 80083c4:	080083e9 	.word	0x080083e9
 80083c8:	080083ff 	.word	0x080083ff
 80083cc:	080083ef 	.word	0x080083ef
 80083d0:	080083ff 	.word	0x080083ff
 80083d4:	080083ff 	.word	0x080083ff
 80083d8:	080083ff 	.word	0x080083ff
 80083dc:	080083f7 	.word	0x080083f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083e0:	f7fc ffee 	bl	80053c0 <HAL_RCC_GetPCLK1Freq>
 80083e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80083e6:	e010      	b.n	800840a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80083e8:	4b9e      	ldr	r3, [pc, #632]	@ (8008664 <UART_SetConfig+0x5c0>)
 80083ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80083ec:	e00d      	b.n	800840a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083ee:	f7fc ff4f 	bl	8005290 <HAL_RCC_GetSysClockFreq>
 80083f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80083f4:	e009      	b.n	800840a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80083fc:	e005      	b.n	800840a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80083fe:	2300      	movs	r3, #0
 8008400:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008402:	2301      	movs	r3, #1
 8008404:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008408:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800840a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840c:	2b00      	cmp	r3, #0
 800840e:	f000 8130 	beq.w	8008672 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008416:	4a94      	ldr	r2, [pc, #592]	@ (8008668 <UART_SetConfig+0x5c4>)
 8008418:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800841c:	461a      	mov	r2, r3
 800841e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008420:	fbb3 f3f2 	udiv	r3, r3, r2
 8008424:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	685a      	ldr	r2, [r3, #4]
 800842a:	4613      	mov	r3, r2
 800842c:	005b      	lsls	r3, r3, #1
 800842e:	4413      	add	r3, r2
 8008430:	69ba      	ldr	r2, [r7, #24]
 8008432:	429a      	cmp	r2, r3
 8008434:	d305      	bcc.n	8008442 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800843c:	69ba      	ldr	r2, [r7, #24]
 800843e:	429a      	cmp	r2, r3
 8008440:	d903      	bls.n	800844a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008448:	e113      	b.n	8008672 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800844a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800844c:	2200      	movs	r2, #0
 800844e:	60bb      	str	r3, [r7, #8]
 8008450:	60fa      	str	r2, [r7, #12]
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008456:	4a84      	ldr	r2, [pc, #528]	@ (8008668 <UART_SetConfig+0x5c4>)
 8008458:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800845c:	b29b      	uxth	r3, r3
 800845e:	2200      	movs	r2, #0
 8008460:	603b      	str	r3, [r7, #0]
 8008462:	607a      	str	r2, [r7, #4]
 8008464:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008468:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800846c:	f7f7 ff20 	bl	80002b0 <__aeabi_uldivmod>
 8008470:	4602      	mov	r2, r0
 8008472:	460b      	mov	r3, r1
 8008474:	4610      	mov	r0, r2
 8008476:	4619      	mov	r1, r3
 8008478:	f04f 0200 	mov.w	r2, #0
 800847c:	f04f 0300 	mov.w	r3, #0
 8008480:	020b      	lsls	r3, r1, #8
 8008482:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008486:	0202      	lsls	r2, r0, #8
 8008488:	6979      	ldr	r1, [r7, #20]
 800848a:	6849      	ldr	r1, [r1, #4]
 800848c:	0849      	lsrs	r1, r1, #1
 800848e:	2000      	movs	r0, #0
 8008490:	460c      	mov	r4, r1
 8008492:	4605      	mov	r5, r0
 8008494:	eb12 0804 	adds.w	r8, r2, r4
 8008498:	eb43 0905 	adc.w	r9, r3, r5
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	469a      	mov	sl, r3
 80084a4:	4693      	mov	fp, r2
 80084a6:	4652      	mov	r2, sl
 80084a8:	465b      	mov	r3, fp
 80084aa:	4640      	mov	r0, r8
 80084ac:	4649      	mov	r1, r9
 80084ae:	f7f7 feff 	bl	80002b0 <__aeabi_uldivmod>
 80084b2:	4602      	mov	r2, r0
 80084b4:	460b      	mov	r3, r1
 80084b6:	4613      	mov	r3, r2
 80084b8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80084ba:	6a3b      	ldr	r3, [r7, #32]
 80084bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084c0:	d308      	bcc.n	80084d4 <UART_SetConfig+0x430>
 80084c2:	6a3b      	ldr	r3, [r7, #32]
 80084c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80084c8:	d204      	bcs.n	80084d4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	6a3a      	ldr	r2, [r7, #32]
 80084d0:	60da      	str	r2, [r3, #12]
 80084d2:	e0ce      	b.n	8008672 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80084d4:	2301      	movs	r3, #1
 80084d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80084da:	e0ca      	b.n	8008672 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	69db      	ldr	r3, [r3, #28]
 80084e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084e4:	d166      	bne.n	80085b4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80084e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80084ea:	2b08      	cmp	r3, #8
 80084ec:	d827      	bhi.n	800853e <UART_SetConfig+0x49a>
 80084ee:	a201      	add	r2, pc, #4	@ (adr r2, 80084f4 <UART_SetConfig+0x450>)
 80084f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084f4:	08008519 	.word	0x08008519
 80084f8:	08008521 	.word	0x08008521
 80084fc:	08008529 	.word	0x08008529
 8008500:	0800853f 	.word	0x0800853f
 8008504:	0800852f 	.word	0x0800852f
 8008508:	0800853f 	.word	0x0800853f
 800850c:	0800853f 	.word	0x0800853f
 8008510:	0800853f 	.word	0x0800853f
 8008514:	08008537 	.word	0x08008537
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008518:	f7fc ff52 	bl	80053c0 <HAL_RCC_GetPCLK1Freq>
 800851c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800851e:	e014      	b.n	800854a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008520:	f7fc ff64 	bl	80053ec <HAL_RCC_GetPCLK2Freq>
 8008524:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008526:	e010      	b.n	800854a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008528:	4b4e      	ldr	r3, [pc, #312]	@ (8008664 <UART_SetConfig+0x5c0>)
 800852a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800852c:	e00d      	b.n	800854a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800852e:	f7fc feaf 	bl	8005290 <HAL_RCC_GetSysClockFreq>
 8008532:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008534:	e009      	b.n	800854a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008536:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800853a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800853c:	e005      	b.n	800854a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800853e:	2300      	movs	r3, #0
 8008540:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008548:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800854a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800854c:	2b00      	cmp	r3, #0
 800854e:	f000 8090 	beq.w	8008672 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008556:	4a44      	ldr	r2, [pc, #272]	@ (8008668 <UART_SetConfig+0x5c4>)
 8008558:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800855c:	461a      	mov	r2, r3
 800855e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008560:	fbb3 f3f2 	udiv	r3, r3, r2
 8008564:	005a      	lsls	r2, r3, #1
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	085b      	lsrs	r3, r3, #1
 800856c:	441a      	add	r2, r3
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	fbb2 f3f3 	udiv	r3, r2, r3
 8008576:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008578:	6a3b      	ldr	r3, [r7, #32]
 800857a:	2b0f      	cmp	r3, #15
 800857c:	d916      	bls.n	80085ac <UART_SetConfig+0x508>
 800857e:	6a3b      	ldr	r3, [r7, #32]
 8008580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008584:	d212      	bcs.n	80085ac <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008586:	6a3b      	ldr	r3, [r7, #32]
 8008588:	b29b      	uxth	r3, r3
 800858a:	f023 030f 	bic.w	r3, r3, #15
 800858e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008590:	6a3b      	ldr	r3, [r7, #32]
 8008592:	085b      	lsrs	r3, r3, #1
 8008594:	b29b      	uxth	r3, r3
 8008596:	f003 0307 	and.w	r3, r3, #7
 800859a:	b29a      	uxth	r2, r3
 800859c:	8bfb      	ldrh	r3, [r7, #30]
 800859e:	4313      	orrs	r3, r2
 80085a0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	8bfa      	ldrh	r2, [r7, #30]
 80085a8:	60da      	str	r2, [r3, #12]
 80085aa:	e062      	b.n	8008672 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80085ac:	2301      	movs	r3, #1
 80085ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80085b2:	e05e      	b.n	8008672 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80085b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085b8:	2b08      	cmp	r3, #8
 80085ba:	d828      	bhi.n	800860e <UART_SetConfig+0x56a>
 80085bc:	a201      	add	r2, pc, #4	@ (adr r2, 80085c4 <UART_SetConfig+0x520>)
 80085be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c2:	bf00      	nop
 80085c4:	080085e9 	.word	0x080085e9
 80085c8:	080085f1 	.word	0x080085f1
 80085cc:	080085f9 	.word	0x080085f9
 80085d0:	0800860f 	.word	0x0800860f
 80085d4:	080085ff 	.word	0x080085ff
 80085d8:	0800860f 	.word	0x0800860f
 80085dc:	0800860f 	.word	0x0800860f
 80085e0:	0800860f 	.word	0x0800860f
 80085e4:	08008607 	.word	0x08008607
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085e8:	f7fc feea 	bl	80053c0 <HAL_RCC_GetPCLK1Freq>
 80085ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085ee:	e014      	b.n	800861a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085f0:	f7fc fefc 	bl	80053ec <HAL_RCC_GetPCLK2Freq>
 80085f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085f6:	e010      	b.n	800861a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085f8:	4b1a      	ldr	r3, [pc, #104]	@ (8008664 <UART_SetConfig+0x5c0>)
 80085fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085fc:	e00d      	b.n	800861a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085fe:	f7fc fe47 	bl	8005290 <HAL_RCC_GetSysClockFreq>
 8008602:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008604:	e009      	b.n	800861a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008606:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800860a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800860c:	e005      	b.n	800861a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800860e:	2300      	movs	r3, #0
 8008610:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008618:	bf00      	nop
    }

    if (pclk != 0U)
 800861a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861c:	2b00      	cmp	r3, #0
 800861e:	d028      	beq.n	8008672 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008624:	4a10      	ldr	r2, [pc, #64]	@ (8008668 <UART_SetConfig+0x5c4>)
 8008626:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800862a:	461a      	mov	r2, r3
 800862c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	085b      	lsrs	r3, r3, #1
 8008638:	441a      	add	r2, r3
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008642:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008644:	6a3b      	ldr	r3, [r7, #32]
 8008646:	2b0f      	cmp	r3, #15
 8008648:	d910      	bls.n	800866c <UART_SetConfig+0x5c8>
 800864a:	6a3b      	ldr	r3, [r7, #32]
 800864c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008650:	d20c      	bcs.n	800866c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008652:	6a3b      	ldr	r3, [r7, #32]
 8008654:	b29a      	uxth	r2, r3
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	60da      	str	r2, [r3, #12]
 800865c:	e009      	b.n	8008672 <UART_SetConfig+0x5ce>
 800865e:	bf00      	nop
 8008660:	40008000 	.word	0x40008000
 8008664:	00f42400 	.word	0x00f42400
 8008668:	0800a424 	.word	0x0800a424
      }
      else
      {
        ret = HAL_ERROR;
 800866c:	2301      	movs	r3, #1
 800866e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	2201      	movs	r2, #1
 8008676:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	2201      	movs	r2, #1
 800867e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	2200      	movs	r2, #0
 8008686:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	2200      	movs	r2, #0
 800868c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800868e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008692:	4618      	mov	r0, r3
 8008694:	3730      	adds	r7, #48	@ 0x30
 8008696:	46bd      	mov	sp, r7
 8008698:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800869c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086a8:	f003 0308 	and.w	r3, r3, #8
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00a      	beq.n	80086c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	430a      	orrs	r2, r1
 80086c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ca:	f003 0301 	and.w	r3, r3, #1
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d00a      	beq.n	80086e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	430a      	orrs	r2, r1
 80086e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ec:	f003 0302 	and.w	r3, r3, #2
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d00a      	beq.n	800870a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	430a      	orrs	r2, r1
 8008708:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870e:	f003 0304 	and.w	r3, r3, #4
 8008712:	2b00      	cmp	r3, #0
 8008714:	d00a      	beq.n	800872c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	430a      	orrs	r2, r1
 800872a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008730:	f003 0310 	and.w	r3, r3, #16
 8008734:	2b00      	cmp	r3, #0
 8008736:	d00a      	beq.n	800874e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	689b      	ldr	r3, [r3, #8]
 800873e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	430a      	orrs	r2, r1
 800874c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008752:	f003 0320 	and.w	r3, r3, #32
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00a      	beq.n	8008770 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	430a      	orrs	r2, r1
 800876e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008778:	2b00      	cmp	r3, #0
 800877a:	d01a      	beq.n	80087b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	430a      	orrs	r2, r1
 8008790:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008796:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800879a:	d10a      	bne.n	80087b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	430a      	orrs	r2, r1
 80087b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00a      	beq.n	80087d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	430a      	orrs	r2, r1
 80087d2:	605a      	str	r2, [r3, #4]
  }
}
 80087d4:	bf00      	nop
 80087d6:	370c      	adds	r7, #12
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b098      	sub	sp, #96	@ 0x60
 80087e4:	af02      	add	r7, sp, #8
 80087e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2200      	movs	r2, #0
 80087ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80087f0:	f7fa f86e 	bl	80028d0 <HAL_GetTick>
 80087f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f003 0308 	and.w	r3, r3, #8
 8008800:	2b08      	cmp	r3, #8
 8008802:	d12f      	bne.n	8008864 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008804:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008808:	9300      	str	r3, [sp, #0]
 800880a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800880c:	2200      	movs	r2, #0
 800880e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 f88e 	bl	8008934 <UART_WaitOnFlagUntilTimeout>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d022      	beq.n	8008864 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008826:	e853 3f00 	ldrex	r3, [r3]
 800882a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800882c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800882e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008832:	653b      	str	r3, [r7, #80]	@ 0x50
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	461a      	mov	r2, r3
 800883a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800883c:	647b      	str	r3, [r7, #68]	@ 0x44
 800883e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008840:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008842:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008844:	e841 2300 	strex	r3, r2, [r1]
 8008848:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800884a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800884c:	2b00      	cmp	r3, #0
 800884e:	d1e6      	bne.n	800881e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2220      	movs	r2, #32
 8008854:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008860:	2303      	movs	r3, #3
 8008862:	e063      	b.n	800892c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f003 0304 	and.w	r3, r3, #4
 800886e:	2b04      	cmp	r3, #4
 8008870:	d149      	bne.n	8008906 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008872:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008876:	9300      	str	r3, [sp, #0]
 8008878:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800887a:	2200      	movs	r2, #0
 800887c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 f857 	bl	8008934 <UART_WaitOnFlagUntilTimeout>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d03c      	beq.n	8008906 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008894:	e853 3f00 	ldrex	r3, [r3]
 8008898:	623b      	str	r3, [r7, #32]
   return(result);
 800889a:	6a3b      	ldr	r3, [r7, #32]
 800889c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	461a      	mov	r2, r3
 80088a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80088ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088b2:	e841 2300 	strex	r3, r2, [r1]
 80088b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1e6      	bne.n	800888c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	3308      	adds	r3, #8
 80088c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	e853 3f00 	ldrex	r3, [r3]
 80088cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f023 0301 	bic.w	r3, r3, #1
 80088d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	3308      	adds	r3, #8
 80088dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088de:	61fa      	str	r2, [r7, #28]
 80088e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e2:	69b9      	ldr	r1, [r7, #24]
 80088e4:	69fa      	ldr	r2, [r7, #28]
 80088e6:	e841 2300 	strex	r3, r2, [r1]
 80088ea:	617b      	str	r3, [r7, #20]
   return(result);
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1e5      	bne.n	80088be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2220      	movs	r2, #32
 80088f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008902:	2303      	movs	r3, #3
 8008904:	e012      	b.n	800892c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2220      	movs	r2, #32
 800890a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2220      	movs	r2, #32
 8008912:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2200      	movs	r2, #0
 8008920:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800892a:	2300      	movs	r3, #0
}
 800892c:	4618      	mov	r0, r3
 800892e:	3758      	adds	r7, #88	@ 0x58
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}

08008934 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b084      	sub	sp, #16
 8008938:	af00      	add	r7, sp, #0
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	603b      	str	r3, [r7, #0]
 8008940:	4613      	mov	r3, r2
 8008942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008944:	e04f      	b.n	80089e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800894c:	d04b      	beq.n	80089e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800894e:	f7f9 ffbf 	bl	80028d0 <HAL_GetTick>
 8008952:	4602      	mov	r2, r0
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	1ad3      	subs	r3, r2, r3
 8008958:	69ba      	ldr	r2, [r7, #24]
 800895a:	429a      	cmp	r2, r3
 800895c:	d302      	bcc.n	8008964 <UART_WaitOnFlagUntilTimeout+0x30>
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d101      	bne.n	8008968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008964:	2303      	movs	r3, #3
 8008966:	e04e      	b.n	8008a06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 0304 	and.w	r3, r3, #4
 8008972:	2b00      	cmp	r3, #0
 8008974:	d037      	beq.n	80089e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	2b80      	cmp	r3, #128	@ 0x80
 800897a:	d034      	beq.n	80089e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	2b40      	cmp	r3, #64	@ 0x40
 8008980:	d031      	beq.n	80089e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	69db      	ldr	r3, [r3, #28]
 8008988:	f003 0308 	and.w	r3, r3, #8
 800898c:	2b08      	cmp	r3, #8
 800898e:	d110      	bne.n	80089b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2208      	movs	r2, #8
 8008996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f000 f838 	bl	8008a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2208      	movs	r2, #8
 80089a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2200      	movs	r2, #0
 80089aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80089ae:	2301      	movs	r3, #1
 80089b0:	e029      	b.n	8008a06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	69db      	ldr	r3, [r3, #28]
 80089b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089c0:	d111      	bne.n	80089e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089cc:	68f8      	ldr	r0, [r7, #12]
 80089ce:	f000 f81e 	bl	8008a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2220      	movs	r2, #32
 80089d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80089e2:	2303      	movs	r3, #3
 80089e4:	e00f      	b.n	8008a06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	69da      	ldr	r2, [r3, #28]
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	4013      	ands	r3, r2
 80089f0:	68ba      	ldr	r2, [r7, #8]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	bf0c      	ite	eq
 80089f6:	2301      	moveq	r3, #1
 80089f8:	2300      	movne	r3, #0
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	461a      	mov	r2, r3
 80089fe:	79fb      	ldrb	r3, [r7, #7]
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d0a0      	beq.n	8008946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a04:	2300      	movs	r3, #0
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	3710      	adds	r7, #16
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}

08008a0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a0e:	b480      	push	{r7}
 8008a10:	b095      	sub	sp, #84	@ 0x54
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a1e:	e853 3f00 	ldrex	r3, [r3]
 8008a22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	461a      	mov	r2, r3
 8008a32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a34:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a3c:	e841 2300 	strex	r3, r2, [r1]
 8008a40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d1e6      	bne.n	8008a16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	3308      	adds	r3, #8
 8008a4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a50:	6a3b      	ldr	r3, [r7, #32]
 8008a52:	e853 3f00 	ldrex	r3, [r3]
 8008a56:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a5e:	f023 0301 	bic.w	r3, r3, #1
 8008a62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	3308      	adds	r3, #8
 8008a6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a74:	e841 2300 	strex	r3, r2, [r1]
 8008a78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1e3      	bne.n	8008a48 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a84:	2b01      	cmp	r3, #1
 8008a86:	d118      	bne.n	8008aba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	e853 3f00 	ldrex	r3, [r3]
 8008a94:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	f023 0310 	bic.w	r3, r3, #16
 8008a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008aa6:	61bb      	str	r3, [r7, #24]
 8008aa8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aaa:	6979      	ldr	r1, [r7, #20]
 8008aac:	69ba      	ldr	r2, [r7, #24]
 8008aae:	e841 2300 	strex	r3, r2, [r1]
 8008ab2:	613b      	str	r3, [r7, #16]
   return(result);
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d1e6      	bne.n	8008a88 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2220      	movs	r2, #32
 8008abe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008ace:	bf00      	nop
 8008ad0:	3754      	adds	r7, #84	@ 0x54
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr

08008ada <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008ada:	b480      	push	{r7}
 8008adc:	b085      	sub	sp, #20
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	d101      	bne.n	8008af0 <HAL_UARTEx_DisableFifoMode+0x16>
 8008aec:	2302      	movs	r3, #2
 8008aee:	e027      	b.n	8008b40 <HAL_UARTEx_DisableFifoMode+0x66>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2224      	movs	r2, #36	@ 0x24
 8008afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f022 0201 	bic.w	r2, r2, #1
 8008b16:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008b1e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2220      	movs	r2, #32
 8008b32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b3e:	2300      	movs	r3, #0
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3714      	adds	r7, #20
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr

08008b4c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b084      	sub	sp, #16
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d101      	bne.n	8008b64 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008b60:	2302      	movs	r3, #2
 8008b62:	e02d      	b.n	8008bc0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2224      	movs	r2, #36	@ 0x24
 8008b70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f022 0201 	bic.w	r2, r2, #1
 8008b8a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	689b      	ldr	r3, [r3, #8]
 8008b92:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	683a      	ldr	r2, [r7, #0]
 8008b9c:	430a      	orrs	r2, r1
 8008b9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f84f 	bl	8008c44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68fa      	ldr	r2, [r7, #12]
 8008bac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2220      	movs	r2, #32
 8008bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bbe:	2300      	movs	r3, #0
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3710      	adds	r7, #16
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d101      	bne.n	8008be0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008bdc:	2302      	movs	r3, #2
 8008bde:	e02d      	b.n	8008c3c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2201      	movs	r2, #1
 8008be4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2224      	movs	r2, #36	@ 0x24
 8008bec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f022 0201 	bic.w	r2, r2, #1
 8008c06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	683a      	ldr	r2, [r7, #0]
 8008c18:	430a      	orrs	r2, r1
 8008c1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f000 f811 	bl	8008c44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	68fa      	ldr	r2, [r7, #12]
 8008c28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2220      	movs	r2, #32
 8008c2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2200      	movs	r2, #0
 8008c36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3710      	adds	r7, #16
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008c44:	b480      	push	{r7}
 8008c46:	b085      	sub	sp, #20
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d108      	bne.n	8008c66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2201      	movs	r2, #1
 8008c58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008c64:	e031      	b.n	8008cca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008c66:	2308      	movs	r3, #8
 8008c68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008c6a:	2308      	movs	r3, #8
 8008c6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	689b      	ldr	r3, [r3, #8]
 8008c74:	0e5b      	lsrs	r3, r3, #25
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	f003 0307 	and.w	r3, r3, #7
 8008c7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	689b      	ldr	r3, [r3, #8]
 8008c84:	0f5b      	lsrs	r3, r3, #29
 8008c86:	b2db      	uxtb	r3, r3
 8008c88:	f003 0307 	and.w	r3, r3, #7
 8008c8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008c8e:	7bbb      	ldrb	r3, [r7, #14]
 8008c90:	7b3a      	ldrb	r2, [r7, #12]
 8008c92:	4911      	ldr	r1, [pc, #68]	@ (8008cd8 <UARTEx_SetNbDataToProcess+0x94>)
 8008c94:	5c8a      	ldrb	r2, [r1, r2]
 8008c96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008c9a:	7b3a      	ldrb	r2, [r7, #12]
 8008c9c:	490f      	ldr	r1, [pc, #60]	@ (8008cdc <UARTEx_SetNbDataToProcess+0x98>)
 8008c9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008ca0:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ca4:	b29a      	uxth	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cac:	7bfb      	ldrb	r3, [r7, #15]
 8008cae:	7b7a      	ldrb	r2, [r7, #13]
 8008cb0:	4909      	ldr	r1, [pc, #36]	@ (8008cd8 <UARTEx_SetNbDataToProcess+0x94>)
 8008cb2:	5c8a      	ldrb	r2, [r1, r2]
 8008cb4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008cb8:	7b7a      	ldrb	r2, [r7, #13]
 8008cba:	4908      	ldr	r1, [pc, #32]	@ (8008cdc <UARTEx_SetNbDataToProcess+0x98>)
 8008cbc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cbe:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cc2:	b29a      	uxth	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008cca:	bf00      	nop
 8008ccc:	3714      	adds	r7, #20
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr
 8008cd6:	bf00      	nop
 8008cd8:	0800a43c 	.word	0x0800a43c
 8008cdc:	0800a444 	.word	0x0800a444

08008ce0 <std>:
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	b510      	push	{r4, lr}
 8008ce4:	4604      	mov	r4, r0
 8008ce6:	e9c0 3300 	strd	r3, r3, [r0]
 8008cea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008cee:	6083      	str	r3, [r0, #8]
 8008cf0:	8181      	strh	r1, [r0, #12]
 8008cf2:	6643      	str	r3, [r0, #100]	@ 0x64
 8008cf4:	81c2      	strh	r2, [r0, #14]
 8008cf6:	6183      	str	r3, [r0, #24]
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	2208      	movs	r2, #8
 8008cfc:	305c      	adds	r0, #92	@ 0x5c
 8008cfe:	f000 f916 	bl	8008f2e <memset>
 8008d02:	4b0d      	ldr	r3, [pc, #52]	@ (8008d38 <std+0x58>)
 8008d04:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d06:	4b0d      	ldr	r3, [pc, #52]	@ (8008d3c <std+0x5c>)
 8008d08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d40 <std+0x60>)
 8008d0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d44 <std+0x64>)
 8008d10:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d12:	4b0d      	ldr	r3, [pc, #52]	@ (8008d48 <std+0x68>)
 8008d14:	6224      	str	r4, [r4, #32]
 8008d16:	429c      	cmp	r4, r3
 8008d18:	d006      	beq.n	8008d28 <std+0x48>
 8008d1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d1e:	4294      	cmp	r4, r2
 8008d20:	d002      	beq.n	8008d28 <std+0x48>
 8008d22:	33d0      	adds	r3, #208	@ 0xd0
 8008d24:	429c      	cmp	r4, r3
 8008d26:	d105      	bne.n	8008d34 <std+0x54>
 8008d28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d30:	f000 b9fa 	b.w	8009128 <__retarget_lock_init_recursive>
 8008d34:	bd10      	pop	{r4, pc}
 8008d36:	bf00      	nop
 8008d38:	08008ea9 	.word	0x08008ea9
 8008d3c:	08008ecb 	.word	0x08008ecb
 8008d40:	08008f03 	.word	0x08008f03
 8008d44:	08008f27 	.word	0x08008f27
 8008d48:	20000ccc 	.word	0x20000ccc

08008d4c <stdio_exit_handler>:
 8008d4c:	4a02      	ldr	r2, [pc, #8]	@ (8008d58 <stdio_exit_handler+0xc>)
 8008d4e:	4903      	ldr	r1, [pc, #12]	@ (8008d5c <stdio_exit_handler+0x10>)
 8008d50:	4803      	ldr	r0, [pc, #12]	@ (8008d60 <stdio_exit_handler+0x14>)
 8008d52:	f000 b869 	b.w	8008e28 <_fwalk_sglue>
 8008d56:	bf00      	nop
 8008d58:	20000024 	.word	0x20000024
 8008d5c:	08009a59 	.word	0x08009a59
 8008d60:	20000034 	.word	0x20000034

08008d64 <cleanup_stdio>:
 8008d64:	6841      	ldr	r1, [r0, #4]
 8008d66:	4b0c      	ldr	r3, [pc, #48]	@ (8008d98 <cleanup_stdio+0x34>)
 8008d68:	4299      	cmp	r1, r3
 8008d6a:	b510      	push	{r4, lr}
 8008d6c:	4604      	mov	r4, r0
 8008d6e:	d001      	beq.n	8008d74 <cleanup_stdio+0x10>
 8008d70:	f000 fe72 	bl	8009a58 <_fflush_r>
 8008d74:	68a1      	ldr	r1, [r4, #8]
 8008d76:	4b09      	ldr	r3, [pc, #36]	@ (8008d9c <cleanup_stdio+0x38>)
 8008d78:	4299      	cmp	r1, r3
 8008d7a:	d002      	beq.n	8008d82 <cleanup_stdio+0x1e>
 8008d7c:	4620      	mov	r0, r4
 8008d7e:	f000 fe6b 	bl	8009a58 <_fflush_r>
 8008d82:	68e1      	ldr	r1, [r4, #12]
 8008d84:	4b06      	ldr	r3, [pc, #24]	@ (8008da0 <cleanup_stdio+0x3c>)
 8008d86:	4299      	cmp	r1, r3
 8008d88:	d004      	beq.n	8008d94 <cleanup_stdio+0x30>
 8008d8a:	4620      	mov	r0, r4
 8008d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d90:	f000 be62 	b.w	8009a58 <_fflush_r>
 8008d94:	bd10      	pop	{r4, pc}
 8008d96:	bf00      	nop
 8008d98:	20000ccc 	.word	0x20000ccc
 8008d9c:	20000d34 	.word	0x20000d34
 8008da0:	20000d9c 	.word	0x20000d9c

08008da4 <global_stdio_init.part.0>:
 8008da4:	b510      	push	{r4, lr}
 8008da6:	4b0b      	ldr	r3, [pc, #44]	@ (8008dd4 <global_stdio_init.part.0+0x30>)
 8008da8:	4c0b      	ldr	r4, [pc, #44]	@ (8008dd8 <global_stdio_init.part.0+0x34>)
 8008daa:	4a0c      	ldr	r2, [pc, #48]	@ (8008ddc <global_stdio_init.part.0+0x38>)
 8008dac:	601a      	str	r2, [r3, #0]
 8008dae:	4620      	mov	r0, r4
 8008db0:	2200      	movs	r2, #0
 8008db2:	2104      	movs	r1, #4
 8008db4:	f7ff ff94 	bl	8008ce0 <std>
 8008db8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	2109      	movs	r1, #9
 8008dc0:	f7ff ff8e 	bl	8008ce0 <std>
 8008dc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008dc8:	2202      	movs	r2, #2
 8008dca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dce:	2112      	movs	r1, #18
 8008dd0:	f7ff bf86 	b.w	8008ce0 <std>
 8008dd4:	20000e04 	.word	0x20000e04
 8008dd8:	20000ccc 	.word	0x20000ccc
 8008ddc:	08008d4d 	.word	0x08008d4d

08008de0 <__sfp_lock_acquire>:
 8008de0:	4801      	ldr	r0, [pc, #4]	@ (8008de8 <__sfp_lock_acquire+0x8>)
 8008de2:	f000 b9a2 	b.w	800912a <__retarget_lock_acquire_recursive>
 8008de6:	bf00      	nop
 8008de8:	20000e0d 	.word	0x20000e0d

08008dec <__sfp_lock_release>:
 8008dec:	4801      	ldr	r0, [pc, #4]	@ (8008df4 <__sfp_lock_release+0x8>)
 8008dee:	f000 b99d 	b.w	800912c <__retarget_lock_release_recursive>
 8008df2:	bf00      	nop
 8008df4:	20000e0d 	.word	0x20000e0d

08008df8 <__sinit>:
 8008df8:	b510      	push	{r4, lr}
 8008dfa:	4604      	mov	r4, r0
 8008dfc:	f7ff fff0 	bl	8008de0 <__sfp_lock_acquire>
 8008e00:	6a23      	ldr	r3, [r4, #32]
 8008e02:	b11b      	cbz	r3, 8008e0c <__sinit+0x14>
 8008e04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e08:	f7ff bff0 	b.w	8008dec <__sfp_lock_release>
 8008e0c:	4b04      	ldr	r3, [pc, #16]	@ (8008e20 <__sinit+0x28>)
 8008e0e:	6223      	str	r3, [r4, #32]
 8008e10:	4b04      	ldr	r3, [pc, #16]	@ (8008e24 <__sinit+0x2c>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d1f5      	bne.n	8008e04 <__sinit+0xc>
 8008e18:	f7ff ffc4 	bl	8008da4 <global_stdio_init.part.0>
 8008e1c:	e7f2      	b.n	8008e04 <__sinit+0xc>
 8008e1e:	bf00      	nop
 8008e20:	08008d65 	.word	0x08008d65
 8008e24:	20000e04 	.word	0x20000e04

08008e28 <_fwalk_sglue>:
 8008e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e2c:	4607      	mov	r7, r0
 8008e2e:	4688      	mov	r8, r1
 8008e30:	4614      	mov	r4, r2
 8008e32:	2600      	movs	r6, #0
 8008e34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e38:	f1b9 0901 	subs.w	r9, r9, #1
 8008e3c:	d505      	bpl.n	8008e4a <_fwalk_sglue+0x22>
 8008e3e:	6824      	ldr	r4, [r4, #0]
 8008e40:	2c00      	cmp	r4, #0
 8008e42:	d1f7      	bne.n	8008e34 <_fwalk_sglue+0xc>
 8008e44:	4630      	mov	r0, r6
 8008e46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e4a:	89ab      	ldrh	r3, [r5, #12]
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d907      	bls.n	8008e60 <_fwalk_sglue+0x38>
 8008e50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e54:	3301      	adds	r3, #1
 8008e56:	d003      	beq.n	8008e60 <_fwalk_sglue+0x38>
 8008e58:	4629      	mov	r1, r5
 8008e5a:	4638      	mov	r0, r7
 8008e5c:	47c0      	blx	r8
 8008e5e:	4306      	orrs	r6, r0
 8008e60:	3568      	adds	r5, #104	@ 0x68
 8008e62:	e7e9      	b.n	8008e38 <_fwalk_sglue+0x10>

08008e64 <siprintf>:
 8008e64:	b40e      	push	{r1, r2, r3}
 8008e66:	b510      	push	{r4, lr}
 8008e68:	b09d      	sub	sp, #116	@ 0x74
 8008e6a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008e6c:	9002      	str	r0, [sp, #8]
 8008e6e:	9006      	str	r0, [sp, #24]
 8008e70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008e74:	480a      	ldr	r0, [pc, #40]	@ (8008ea0 <siprintf+0x3c>)
 8008e76:	9107      	str	r1, [sp, #28]
 8008e78:	9104      	str	r1, [sp, #16]
 8008e7a:	490a      	ldr	r1, [pc, #40]	@ (8008ea4 <siprintf+0x40>)
 8008e7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e80:	9105      	str	r1, [sp, #20]
 8008e82:	2400      	movs	r4, #0
 8008e84:	a902      	add	r1, sp, #8
 8008e86:	6800      	ldr	r0, [r0, #0]
 8008e88:	9301      	str	r3, [sp, #4]
 8008e8a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008e8c:	f000 fad8 	bl	8009440 <_svfiprintf_r>
 8008e90:	9b02      	ldr	r3, [sp, #8]
 8008e92:	701c      	strb	r4, [r3, #0]
 8008e94:	b01d      	add	sp, #116	@ 0x74
 8008e96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e9a:	b003      	add	sp, #12
 8008e9c:	4770      	bx	lr
 8008e9e:	bf00      	nop
 8008ea0:	20000030 	.word	0x20000030
 8008ea4:	ffff0208 	.word	0xffff0208

08008ea8 <__sread>:
 8008ea8:	b510      	push	{r4, lr}
 8008eaa:	460c      	mov	r4, r1
 8008eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eb0:	f000 f8ec 	bl	800908c <_read_r>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	bfab      	itete	ge
 8008eb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008eba:	89a3      	ldrhlt	r3, [r4, #12]
 8008ebc:	181b      	addge	r3, r3, r0
 8008ebe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ec2:	bfac      	ite	ge
 8008ec4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008ec6:	81a3      	strhlt	r3, [r4, #12]
 8008ec8:	bd10      	pop	{r4, pc}

08008eca <__swrite>:
 8008eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ece:	461f      	mov	r7, r3
 8008ed0:	898b      	ldrh	r3, [r1, #12]
 8008ed2:	05db      	lsls	r3, r3, #23
 8008ed4:	4605      	mov	r5, r0
 8008ed6:	460c      	mov	r4, r1
 8008ed8:	4616      	mov	r6, r2
 8008eda:	d505      	bpl.n	8008ee8 <__swrite+0x1e>
 8008edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ee0:	2302      	movs	r3, #2
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	f000 f8c0 	bl	8009068 <_lseek_r>
 8008ee8:	89a3      	ldrh	r3, [r4, #12]
 8008eea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008eee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ef2:	81a3      	strh	r3, [r4, #12]
 8008ef4:	4632      	mov	r2, r6
 8008ef6:	463b      	mov	r3, r7
 8008ef8:	4628      	mov	r0, r5
 8008efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008efe:	f000 b8d7 	b.w	80090b0 <_write_r>

08008f02 <__sseek>:
 8008f02:	b510      	push	{r4, lr}
 8008f04:	460c      	mov	r4, r1
 8008f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f0a:	f000 f8ad 	bl	8009068 <_lseek_r>
 8008f0e:	1c43      	adds	r3, r0, #1
 8008f10:	89a3      	ldrh	r3, [r4, #12]
 8008f12:	bf15      	itete	ne
 8008f14:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f1e:	81a3      	strheq	r3, [r4, #12]
 8008f20:	bf18      	it	ne
 8008f22:	81a3      	strhne	r3, [r4, #12]
 8008f24:	bd10      	pop	{r4, pc}

08008f26 <__sclose>:
 8008f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f2a:	f000 b88d 	b.w	8009048 <_close_r>

08008f2e <memset>:
 8008f2e:	4402      	add	r2, r0
 8008f30:	4603      	mov	r3, r0
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d100      	bne.n	8008f38 <memset+0xa>
 8008f36:	4770      	bx	lr
 8008f38:	f803 1b01 	strb.w	r1, [r3], #1
 8008f3c:	e7f9      	b.n	8008f32 <memset+0x4>

08008f3e <strncpy>:
 8008f3e:	b510      	push	{r4, lr}
 8008f40:	3901      	subs	r1, #1
 8008f42:	4603      	mov	r3, r0
 8008f44:	b132      	cbz	r2, 8008f54 <strncpy+0x16>
 8008f46:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008f4a:	f803 4b01 	strb.w	r4, [r3], #1
 8008f4e:	3a01      	subs	r2, #1
 8008f50:	2c00      	cmp	r4, #0
 8008f52:	d1f7      	bne.n	8008f44 <strncpy+0x6>
 8008f54:	441a      	add	r2, r3
 8008f56:	2100      	movs	r1, #0
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d100      	bne.n	8008f5e <strncpy+0x20>
 8008f5c:	bd10      	pop	{r4, pc}
 8008f5e:	f803 1b01 	strb.w	r1, [r3], #1
 8008f62:	e7f9      	b.n	8008f58 <strncpy+0x1a>

08008f64 <strtok>:
 8008f64:	4b16      	ldr	r3, [pc, #88]	@ (8008fc0 <strtok+0x5c>)
 8008f66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f6a:	681f      	ldr	r7, [r3, #0]
 8008f6c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008f6e:	4605      	mov	r5, r0
 8008f70:	460e      	mov	r6, r1
 8008f72:	b9ec      	cbnz	r4, 8008fb0 <strtok+0x4c>
 8008f74:	2050      	movs	r0, #80	@ 0x50
 8008f76:	f000 f951 	bl	800921c <malloc>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	6478      	str	r0, [r7, #68]	@ 0x44
 8008f7e:	b920      	cbnz	r0, 8008f8a <strtok+0x26>
 8008f80:	4b10      	ldr	r3, [pc, #64]	@ (8008fc4 <strtok+0x60>)
 8008f82:	4811      	ldr	r0, [pc, #68]	@ (8008fc8 <strtok+0x64>)
 8008f84:	215b      	movs	r1, #91	@ 0x5b
 8008f86:	f000 f8e1 	bl	800914c <__assert_func>
 8008f8a:	e9c0 4400 	strd	r4, r4, [r0]
 8008f8e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008f92:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008f96:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8008f9a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8008f9e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8008fa2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8008fa6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8008faa:	6184      	str	r4, [r0, #24]
 8008fac:	7704      	strb	r4, [r0, #28]
 8008fae:	6244      	str	r4, [r0, #36]	@ 0x24
 8008fb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008fb2:	4631      	mov	r1, r6
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fbc:	f000 b806 	b.w	8008fcc <__strtok_r>
 8008fc0:	20000030 	.word	0x20000030
 8008fc4:	0800a44c 	.word	0x0800a44c
 8008fc8:	0800a463 	.word	0x0800a463

08008fcc <__strtok_r>:
 8008fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fce:	4604      	mov	r4, r0
 8008fd0:	b908      	cbnz	r0, 8008fd6 <__strtok_r+0xa>
 8008fd2:	6814      	ldr	r4, [r2, #0]
 8008fd4:	b144      	cbz	r4, 8008fe8 <__strtok_r+0x1c>
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008fdc:	460f      	mov	r7, r1
 8008fde:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008fe2:	b91e      	cbnz	r6, 8008fec <__strtok_r+0x20>
 8008fe4:	b965      	cbnz	r5, 8009000 <__strtok_r+0x34>
 8008fe6:	6015      	str	r5, [r2, #0]
 8008fe8:	2000      	movs	r0, #0
 8008fea:	e005      	b.n	8008ff8 <__strtok_r+0x2c>
 8008fec:	42b5      	cmp	r5, r6
 8008fee:	d1f6      	bne.n	8008fde <__strtok_r+0x12>
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d1f0      	bne.n	8008fd6 <__strtok_r+0xa>
 8008ff4:	6014      	str	r4, [r2, #0]
 8008ff6:	7003      	strb	r3, [r0, #0]
 8008ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ffa:	461c      	mov	r4, r3
 8008ffc:	e00c      	b.n	8009018 <__strtok_r+0x4c>
 8008ffe:	b91d      	cbnz	r5, 8009008 <__strtok_r+0x3c>
 8009000:	4627      	mov	r7, r4
 8009002:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009006:	460e      	mov	r6, r1
 8009008:	f816 5b01 	ldrb.w	r5, [r6], #1
 800900c:	42ab      	cmp	r3, r5
 800900e:	d1f6      	bne.n	8008ffe <__strtok_r+0x32>
 8009010:	2b00      	cmp	r3, #0
 8009012:	d0f2      	beq.n	8008ffa <__strtok_r+0x2e>
 8009014:	2300      	movs	r3, #0
 8009016:	703b      	strb	r3, [r7, #0]
 8009018:	6014      	str	r4, [r2, #0]
 800901a:	e7ed      	b.n	8008ff8 <__strtok_r+0x2c>

0800901c <strstr>:
 800901c:	780a      	ldrb	r2, [r1, #0]
 800901e:	b570      	push	{r4, r5, r6, lr}
 8009020:	b96a      	cbnz	r2, 800903e <strstr+0x22>
 8009022:	bd70      	pop	{r4, r5, r6, pc}
 8009024:	429a      	cmp	r2, r3
 8009026:	d109      	bne.n	800903c <strstr+0x20>
 8009028:	460c      	mov	r4, r1
 800902a:	4605      	mov	r5, r0
 800902c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009030:	2b00      	cmp	r3, #0
 8009032:	d0f6      	beq.n	8009022 <strstr+0x6>
 8009034:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009038:	429e      	cmp	r6, r3
 800903a:	d0f7      	beq.n	800902c <strstr+0x10>
 800903c:	3001      	adds	r0, #1
 800903e:	7803      	ldrb	r3, [r0, #0]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d1ef      	bne.n	8009024 <strstr+0x8>
 8009044:	4618      	mov	r0, r3
 8009046:	e7ec      	b.n	8009022 <strstr+0x6>

08009048 <_close_r>:
 8009048:	b538      	push	{r3, r4, r5, lr}
 800904a:	4d06      	ldr	r5, [pc, #24]	@ (8009064 <_close_r+0x1c>)
 800904c:	2300      	movs	r3, #0
 800904e:	4604      	mov	r4, r0
 8009050:	4608      	mov	r0, r1
 8009052:	602b      	str	r3, [r5, #0]
 8009054:	f7f9 fa76 	bl	8002544 <_close>
 8009058:	1c43      	adds	r3, r0, #1
 800905a:	d102      	bne.n	8009062 <_close_r+0x1a>
 800905c:	682b      	ldr	r3, [r5, #0]
 800905e:	b103      	cbz	r3, 8009062 <_close_r+0x1a>
 8009060:	6023      	str	r3, [r4, #0]
 8009062:	bd38      	pop	{r3, r4, r5, pc}
 8009064:	20000e08 	.word	0x20000e08

08009068 <_lseek_r>:
 8009068:	b538      	push	{r3, r4, r5, lr}
 800906a:	4d07      	ldr	r5, [pc, #28]	@ (8009088 <_lseek_r+0x20>)
 800906c:	4604      	mov	r4, r0
 800906e:	4608      	mov	r0, r1
 8009070:	4611      	mov	r1, r2
 8009072:	2200      	movs	r2, #0
 8009074:	602a      	str	r2, [r5, #0]
 8009076:	461a      	mov	r2, r3
 8009078:	f7f9 fa8b 	bl	8002592 <_lseek>
 800907c:	1c43      	adds	r3, r0, #1
 800907e:	d102      	bne.n	8009086 <_lseek_r+0x1e>
 8009080:	682b      	ldr	r3, [r5, #0]
 8009082:	b103      	cbz	r3, 8009086 <_lseek_r+0x1e>
 8009084:	6023      	str	r3, [r4, #0]
 8009086:	bd38      	pop	{r3, r4, r5, pc}
 8009088:	20000e08 	.word	0x20000e08

0800908c <_read_r>:
 800908c:	b538      	push	{r3, r4, r5, lr}
 800908e:	4d07      	ldr	r5, [pc, #28]	@ (80090ac <_read_r+0x20>)
 8009090:	4604      	mov	r4, r0
 8009092:	4608      	mov	r0, r1
 8009094:	4611      	mov	r1, r2
 8009096:	2200      	movs	r2, #0
 8009098:	602a      	str	r2, [r5, #0]
 800909a:	461a      	mov	r2, r3
 800909c:	f7f9 fa19 	bl	80024d2 <_read>
 80090a0:	1c43      	adds	r3, r0, #1
 80090a2:	d102      	bne.n	80090aa <_read_r+0x1e>
 80090a4:	682b      	ldr	r3, [r5, #0]
 80090a6:	b103      	cbz	r3, 80090aa <_read_r+0x1e>
 80090a8:	6023      	str	r3, [r4, #0]
 80090aa:	bd38      	pop	{r3, r4, r5, pc}
 80090ac:	20000e08 	.word	0x20000e08

080090b0 <_write_r>:
 80090b0:	b538      	push	{r3, r4, r5, lr}
 80090b2:	4d07      	ldr	r5, [pc, #28]	@ (80090d0 <_write_r+0x20>)
 80090b4:	4604      	mov	r4, r0
 80090b6:	4608      	mov	r0, r1
 80090b8:	4611      	mov	r1, r2
 80090ba:	2200      	movs	r2, #0
 80090bc:	602a      	str	r2, [r5, #0]
 80090be:	461a      	mov	r2, r3
 80090c0:	f7f9 fa24 	bl	800250c <_write>
 80090c4:	1c43      	adds	r3, r0, #1
 80090c6:	d102      	bne.n	80090ce <_write_r+0x1e>
 80090c8:	682b      	ldr	r3, [r5, #0]
 80090ca:	b103      	cbz	r3, 80090ce <_write_r+0x1e>
 80090cc:	6023      	str	r3, [r4, #0]
 80090ce:	bd38      	pop	{r3, r4, r5, pc}
 80090d0:	20000e08 	.word	0x20000e08

080090d4 <__errno>:
 80090d4:	4b01      	ldr	r3, [pc, #4]	@ (80090dc <__errno+0x8>)
 80090d6:	6818      	ldr	r0, [r3, #0]
 80090d8:	4770      	bx	lr
 80090da:	bf00      	nop
 80090dc:	20000030 	.word	0x20000030

080090e0 <__libc_init_array>:
 80090e0:	b570      	push	{r4, r5, r6, lr}
 80090e2:	4d0d      	ldr	r5, [pc, #52]	@ (8009118 <__libc_init_array+0x38>)
 80090e4:	4c0d      	ldr	r4, [pc, #52]	@ (800911c <__libc_init_array+0x3c>)
 80090e6:	1b64      	subs	r4, r4, r5
 80090e8:	10a4      	asrs	r4, r4, #2
 80090ea:	2600      	movs	r6, #0
 80090ec:	42a6      	cmp	r6, r4
 80090ee:	d109      	bne.n	8009104 <__libc_init_array+0x24>
 80090f0:	4d0b      	ldr	r5, [pc, #44]	@ (8009120 <__libc_init_array+0x40>)
 80090f2:	4c0c      	ldr	r4, [pc, #48]	@ (8009124 <__libc_init_array+0x44>)
 80090f4:	f000 ffee 	bl	800a0d4 <_init>
 80090f8:	1b64      	subs	r4, r4, r5
 80090fa:	10a4      	asrs	r4, r4, #2
 80090fc:	2600      	movs	r6, #0
 80090fe:	42a6      	cmp	r6, r4
 8009100:	d105      	bne.n	800910e <__libc_init_array+0x2e>
 8009102:	bd70      	pop	{r4, r5, r6, pc}
 8009104:	f855 3b04 	ldr.w	r3, [r5], #4
 8009108:	4798      	blx	r3
 800910a:	3601      	adds	r6, #1
 800910c:	e7ee      	b.n	80090ec <__libc_init_array+0xc>
 800910e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009112:	4798      	blx	r3
 8009114:	3601      	adds	r6, #1
 8009116:	e7f2      	b.n	80090fe <__libc_init_array+0x1e>
 8009118:	0800a534 	.word	0x0800a534
 800911c:	0800a534 	.word	0x0800a534
 8009120:	0800a534 	.word	0x0800a534
 8009124:	0800a538 	.word	0x0800a538

08009128 <__retarget_lock_init_recursive>:
 8009128:	4770      	bx	lr

0800912a <__retarget_lock_acquire_recursive>:
 800912a:	4770      	bx	lr

0800912c <__retarget_lock_release_recursive>:
 800912c:	4770      	bx	lr

0800912e <memcpy>:
 800912e:	440a      	add	r2, r1
 8009130:	4291      	cmp	r1, r2
 8009132:	f100 33ff 	add.w	r3, r0, #4294967295
 8009136:	d100      	bne.n	800913a <memcpy+0xc>
 8009138:	4770      	bx	lr
 800913a:	b510      	push	{r4, lr}
 800913c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009140:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009144:	4291      	cmp	r1, r2
 8009146:	d1f9      	bne.n	800913c <memcpy+0xe>
 8009148:	bd10      	pop	{r4, pc}
	...

0800914c <__assert_func>:
 800914c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800914e:	4614      	mov	r4, r2
 8009150:	461a      	mov	r2, r3
 8009152:	4b09      	ldr	r3, [pc, #36]	@ (8009178 <__assert_func+0x2c>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4605      	mov	r5, r0
 8009158:	68d8      	ldr	r0, [r3, #12]
 800915a:	b14c      	cbz	r4, 8009170 <__assert_func+0x24>
 800915c:	4b07      	ldr	r3, [pc, #28]	@ (800917c <__assert_func+0x30>)
 800915e:	9100      	str	r1, [sp, #0]
 8009160:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009164:	4906      	ldr	r1, [pc, #24]	@ (8009180 <__assert_func+0x34>)
 8009166:	462b      	mov	r3, r5
 8009168:	f000 fc9e 	bl	8009aa8 <fiprintf>
 800916c:	f000 fcd8 	bl	8009b20 <abort>
 8009170:	4b04      	ldr	r3, [pc, #16]	@ (8009184 <__assert_func+0x38>)
 8009172:	461c      	mov	r4, r3
 8009174:	e7f3      	b.n	800915e <__assert_func+0x12>
 8009176:	bf00      	nop
 8009178:	20000030 	.word	0x20000030
 800917c:	0800a4bd 	.word	0x0800a4bd
 8009180:	0800a4ca 	.word	0x0800a4ca
 8009184:	0800a4f8 	.word	0x0800a4f8

08009188 <_free_r>:
 8009188:	b538      	push	{r3, r4, r5, lr}
 800918a:	4605      	mov	r5, r0
 800918c:	2900      	cmp	r1, #0
 800918e:	d041      	beq.n	8009214 <_free_r+0x8c>
 8009190:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009194:	1f0c      	subs	r4, r1, #4
 8009196:	2b00      	cmp	r3, #0
 8009198:	bfb8      	it	lt
 800919a:	18e4      	addlt	r4, r4, r3
 800919c:	f000 f8e8 	bl	8009370 <__malloc_lock>
 80091a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009218 <_free_r+0x90>)
 80091a2:	6813      	ldr	r3, [r2, #0]
 80091a4:	b933      	cbnz	r3, 80091b4 <_free_r+0x2c>
 80091a6:	6063      	str	r3, [r4, #4]
 80091a8:	6014      	str	r4, [r2, #0]
 80091aa:	4628      	mov	r0, r5
 80091ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091b0:	f000 b8e4 	b.w	800937c <__malloc_unlock>
 80091b4:	42a3      	cmp	r3, r4
 80091b6:	d908      	bls.n	80091ca <_free_r+0x42>
 80091b8:	6820      	ldr	r0, [r4, #0]
 80091ba:	1821      	adds	r1, r4, r0
 80091bc:	428b      	cmp	r3, r1
 80091be:	bf01      	itttt	eq
 80091c0:	6819      	ldreq	r1, [r3, #0]
 80091c2:	685b      	ldreq	r3, [r3, #4]
 80091c4:	1809      	addeq	r1, r1, r0
 80091c6:	6021      	streq	r1, [r4, #0]
 80091c8:	e7ed      	b.n	80091a6 <_free_r+0x1e>
 80091ca:	461a      	mov	r2, r3
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	b10b      	cbz	r3, 80091d4 <_free_r+0x4c>
 80091d0:	42a3      	cmp	r3, r4
 80091d2:	d9fa      	bls.n	80091ca <_free_r+0x42>
 80091d4:	6811      	ldr	r1, [r2, #0]
 80091d6:	1850      	adds	r0, r2, r1
 80091d8:	42a0      	cmp	r0, r4
 80091da:	d10b      	bne.n	80091f4 <_free_r+0x6c>
 80091dc:	6820      	ldr	r0, [r4, #0]
 80091de:	4401      	add	r1, r0
 80091e0:	1850      	adds	r0, r2, r1
 80091e2:	4283      	cmp	r3, r0
 80091e4:	6011      	str	r1, [r2, #0]
 80091e6:	d1e0      	bne.n	80091aa <_free_r+0x22>
 80091e8:	6818      	ldr	r0, [r3, #0]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	6053      	str	r3, [r2, #4]
 80091ee:	4408      	add	r0, r1
 80091f0:	6010      	str	r0, [r2, #0]
 80091f2:	e7da      	b.n	80091aa <_free_r+0x22>
 80091f4:	d902      	bls.n	80091fc <_free_r+0x74>
 80091f6:	230c      	movs	r3, #12
 80091f8:	602b      	str	r3, [r5, #0]
 80091fa:	e7d6      	b.n	80091aa <_free_r+0x22>
 80091fc:	6820      	ldr	r0, [r4, #0]
 80091fe:	1821      	adds	r1, r4, r0
 8009200:	428b      	cmp	r3, r1
 8009202:	bf04      	itt	eq
 8009204:	6819      	ldreq	r1, [r3, #0]
 8009206:	685b      	ldreq	r3, [r3, #4]
 8009208:	6063      	str	r3, [r4, #4]
 800920a:	bf04      	itt	eq
 800920c:	1809      	addeq	r1, r1, r0
 800920e:	6021      	streq	r1, [r4, #0]
 8009210:	6054      	str	r4, [r2, #4]
 8009212:	e7ca      	b.n	80091aa <_free_r+0x22>
 8009214:	bd38      	pop	{r3, r4, r5, pc}
 8009216:	bf00      	nop
 8009218:	20000e14 	.word	0x20000e14

0800921c <malloc>:
 800921c:	4b02      	ldr	r3, [pc, #8]	@ (8009228 <malloc+0xc>)
 800921e:	4601      	mov	r1, r0
 8009220:	6818      	ldr	r0, [r3, #0]
 8009222:	f000 b825 	b.w	8009270 <_malloc_r>
 8009226:	bf00      	nop
 8009228:	20000030 	.word	0x20000030

0800922c <sbrk_aligned>:
 800922c:	b570      	push	{r4, r5, r6, lr}
 800922e:	4e0f      	ldr	r6, [pc, #60]	@ (800926c <sbrk_aligned+0x40>)
 8009230:	460c      	mov	r4, r1
 8009232:	6831      	ldr	r1, [r6, #0]
 8009234:	4605      	mov	r5, r0
 8009236:	b911      	cbnz	r1, 800923e <sbrk_aligned+0x12>
 8009238:	f000 fc62 	bl	8009b00 <_sbrk_r>
 800923c:	6030      	str	r0, [r6, #0]
 800923e:	4621      	mov	r1, r4
 8009240:	4628      	mov	r0, r5
 8009242:	f000 fc5d 	bl	8009b00 <_sbrk_r>
 8009246:	1c43      	adds	r3, r0, #1
 8009248:	d103      	bne.n	8009252 <sbrk_aligned+0x26>
 800924a:	f04f 34ff 	mov.w	r4, #4294967295
 800924e:	4620      	mov	r0, r4
 8009250:	bd70      	pop	{r4, r5, r6, pc}
 8009252:	1cc4      	adds	r4, r0, #3
 8009254:	f024 0403 	bic.w	r4, r4, #3
 8009258:	42a0      	cmp	r0, r4
 800925a:	d0f8      	beq.n	800924e <sbrk_aligned+0x22>
 800925c:	1a21      	subs	r1, r4, r0
 800925e:	4628      	mov	r0, r5
 8009260:	f000 fc4e 	bl	8009b00 <_sbrk_r>
 8009264:	3001      	adds	r0, #1
 8009266:	d1f2      	bne.n	800924e <sbrk_aligned+0x22>
 8009268:	e7ef      	b.n	800924a <sbrk_aligned+0x1e>
 800926a:	bf00      	nop
 800926c:	20000e10 	.word	0x20000e10

08009270 <_malloc_r>:
 8009270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009274:	1ccd      	adds	r5, r1, #3
 8009276:	f025 0503 	bic.w	r5, r5, #3
 800927a:	3508      	adds	r5, #8
 800927c:	2d0c      	cmp	r5, #12
 800927e:	bf38      	it	cc
 8009280:	250c      	movcc	r5, #12
 8009282:	2d00      	cmp	r5, #0
 8009284:	4606      	mov	r6, r0
 8009286:	db01      	blt.n	800928c <_malloc_r+0x1c>
 8009288:	42a9      	cmp	r1, r5
 800928a:	d904      	bls.n	8009296 <_malloc_r+0x26>
 800928c:	230c      	movs	r3, #12
 800928e:	6033      	str	r3, [r6, #0]
 8009290:	2000      	movs	r0, #0
 8009292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009296:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800936c <_malloc_r+0xfc>
 800929a:	f000 f869 	bl	8009370 <__malloc_lock>
 800929e:	f8d8 3000 	ldr.w	r3, [r8]
 80092a2:	461c      	mov	r4, r3
 80092a4:	bb44      	cbnz	r4, 80092f8 <_malloc_r+0x88>
 80092a6:	4629      	mov	r1, r5
 80092a8:	4630      	mov	r0, r6
 80092aa:	f7ff ffbf 	bl	800922c <sbrk_aligned>
 80092ae:	1c43      	adds	r3, r0, #1
 80092b0:	4604      	mov	r4, r0
 80092b2:	d158      	bne.n	8009366 <_malloc_r+0xf6>
 80092b4:	f8d8 4000 	ldr.w	r4, [r8]
 80092b8:	4627      	mov	r7, r4
 80092ba:	2f00      	cmp	r7, #0
 80092bc:	d143      	bne.n	8009346 <_malloc_r+0xd6>
 80092be:	2c00      	cmp	r4, #0
 80092c0:	d04b      	beq.n	800935a <_malloc_r+0xea>
 80092c2:	6823      	ldr	r3, [r4, #0]
 80092c4:	4639      	mov	r1, r7
 80092c6:	4630      	mov	r0, r6
 80092c8:	eb04 0903 	add.w	r9, r4, r3
 80092cc:	f000 fc18 	bl	8009b00 <_sbrk_r>
 80092d0:	4581      	cmp	r9, r0
 80092d2:	d142      	bne.n	800935a <_malloc_r+0xea>
 80092d4:	6821      	ldr	r1, [r4, #0]
 80092d6:	1a6d      	subs	r5, r5, r1
 80092d8:	4629      	mov	r1, r5
 80092da:	4630      	mov	r0, r6
 80092dc:	f7ff ffa6 	bl	800922c <sbrk_aligned>
 80092e0:	3001      	adds	r0, #1
 80092e2:	d03a      	beq.n	800935a <_malloc_r+0xea>
 80092e4:	6823      	ldr	r3, [r4, #0]
 80092e6:	442b      	add	r3, r5
 80092e8:	6023      	str	r3, [r4, #0]
 80092ea:	f8d8 3000 	ldr.w	r3, [r8]
 80092ee:	685a      	ldr	r2, [r3, #4]
 80092f0:	bb62      	cbnz	r2, 800934c <_malloc_r+0xdc>
 80092f2:	f8c8 7000 	str.w	r7, [r8]
 80092f6:	e00f      	b.n	8009318 <_malloc_r+0xa8>
 80092f8:	6822      	ldr	r2, [r4, #0]
 80092fa:	1b52      	subs	r2, r2, r5
 80092fc:	d420      	bmi.n	8009340 <_malloc_r+0xd0>
 80092fe:	2a0b      	cmp	r2, #11
 8009300:	d917      	bls.n	8009332 <_malloc_r+0xc2>
 8009302:	1961      	adds	r1, r4, r5
 8009304:	42a3      	cmp	r3, r4
 8009306:	6025      	str	r5, [r4, #0]
 8009308:	bf18      	it	ne
 800930a:	6059      	strne	r1, [r3, #4]
 800930c:	6863      	ldr	r3, [r4, #4]
 800930e:	bf08      	it	eq
 8009310:	f8c8 1000 	streq.w	r1, [r8]
 8009314:	5162      	str	r2, [r4, r5]
 8009316:	604b      	str	r3, [r1, #4]
 8009318:	4630      	mov	r0, r6
 800931a:	f000 f82f 	bl	800937c <__malloc_unlock>
 800931e:	f104 000b 	add.w	r0, r4, #11
 8009322:	1d23      	adds	r3, r4, #4
 8009324:	f020 0007 	bic.w	r0, r0, #7
 8009328:	1ac2      	subs	r2, r0, r3
 800932a:	bf1c      	itt	ne
 800932c:	1a1b      	subne	r3, r3, r0
 800932e:	50a3      	strne	r3, [r4, r2]
 8009330:	e7af      	b.n	8009292 <_malloc_r+0x22>
 8009332:	6862      	ldr	r2, [r4, #4]
 8009334:	42a3      	cmp	r3, r4
 8009336:	bf0c      	ite	eq
 8009338:	f8c8 2000 	streq.w	r2, [r8]
 800933c:	605a      	strne	r2, [r3, #4]
 800933e:	e7eb      	b.n	8009318 <_malloc_r+0xa8>
 8009340:	4623      	mov	r3, r4
 8009342:	6864      	ldr	r4, [r4, #4]
 8009344:	e7ae      	b.n	80092a4 <_malloc_r+0x34>
 8009346:	463c      	mov	r4, r7
 8009348:	687f      	ldr	r7, [r7, #4]
 800934a:	e7b6      	b.n	80092ba <_malloc_r+0x4a>
 800934c:	461a      	mov	r2, r3
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	42a3      	cmp	r3, r4
 8009352:	d1fb      	bne.n	800934c <_malloc_r+0xdc>
 8009354:	2300      	movs	r3, #0
 8009356:	6053      	str	r3, [r2, #4]
 8009358:	e7de      	b.n	8009318 <_malloc_r+0xa8>
 800935a:	230c      	movs	r3, #12
 800935c:	6033      	str	r3, [r6, #0]
 800935e:	4630      	mov	r0, r6
 8009360:	f000 f80c 	bl	800937c <__malloc_unlock>
 8009364:	e794      	b.n	8009290 <_malloc_r+0x20>
 8009366:	6005      	str	r5, [r0, #0]
 8009368:	e7d6      	b.n	8009318 <_malloc_r+0xa8>
 800936a:	bf00      	nop
 800936c:	20000e14 	.word	0x20000e14

08009370 <__malloc_lock>:
 8009370:	4801      	ldr	r0, [pc, #4]	@ (8009378 <__malloc_lock+0x8>)
 8009372:	f7ff beda 	b.w	800912a <__retarget_lock_acquire_recursive>
 8009376:	bf00      	nop
 8009378:	20000e0c 	.word	0x20000e0c

0800937c <__malloc_unlock>:
 800937c:	4801      	ldr	r0, [pc, #4]	@ (8009384 <__malloc_unlock+0x8>)
 800937e:	f7ff bed5 	b.w	800912c <__retarget_lock_release_recursive>
 8009382:	bf00      	nop
 8009384:	20000e0c 	.word	0x20000e0c

08009388 <__ssputs_r>:
 8009388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800938c:	688e      	ldr	r6, [r1, #8]
 800938e:	461f      	mov	r7, r3
 8009390:	42be      	cmp	r6, r7
 8009392:	680b      	ldr	r3, [r1, #0]
 8009394:	4682      	mov	sl, r0
 8009396:	460c      	mov	r4, r1
 8009398:	4690      	mov	r8, r2
 800939a:	d82d      	bhi.n	80093f8 <__ssputs_r+0x70>
 800939c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80093a4:	d026      	beq.n	80093f4 <__ssputs_r+0x6c>
 80093a6:	6965      	ldr	r5, [r4, #20]
 80093a8:	6909      	ldr	r1, [r1, #16]
 80093aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093ae:	eba3 0901 	sub.w	r9, r3, r1
 80093b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093b6:	1c7b      	adds	r3, r7, #1
 80093b8:	444b      	add	r3, r9
 80093ba:	106d      	asrs	r5, r5, #1
 80093bc:	429d      	cmp	r5, r3
 80093be:	bf38      	it	cc
 80093c0:	461d      	movcc	r5, r3
 80093c2:	0553      	lsls	r3, r2, #21
 80093c4:	d527      	bpl.n	8009416 <__ssputs_r+0x8e>
 80093c6:	4629      	mov	r1, r5
 80093c8:	f7ff ff52 	bl	8009270 <_malloc_r>
 80093cc:	4606      	mov	r6, r0
 80093ce:	b360      	cbz	r0, 800942a <__ssputs_r+0xa2>
 80093d0:	6921      	ldr	r1, [r4, #16]
 80093d2:	464a      	mov	r2, r9
 80093d4:	f7ff feab 	bl	800912e <memcpy>
 80093d8:	89a3      	ldrh	r3, [r4, #12]
 80093da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80093de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093e2:	81a3      	strh	r3, [r4, #12]
 80093e4:	6126      	str	r6, [r4, #16]
 80093e6:	6165      	str	r5, [r4, #20]
 80093e8:	444e      	add	r6, r9
 80093ea:	eba5 0509 	sub.w	r5, r5, r9
 80093ee:	6026      	str	r6, [r4, #0]
 80093f0:	60a5      	str	r5, [r4, #8]
 80093f2:	463e      	mov	r6, r7
 80093f4:	42be      	cmp	r6, r7
 80093f6:	d900      	bls.n	80093fa <__ssputs_r+0x72>
 80093f8:	463e      	mov	r6, r7
 80093fa:	6820      	ldr	r0, [r4, #0]
 80093fc:	4632      	mov	r2, r6
 80093fe:	4641      	mov	r1, r8
 8009400:	f000 fb64 	bl	8009acc <memmove>
 8009404:	68a3      	ldr	r3, [r4, #8]
 8009406:	1b9b      	subs	r3, r3, r6
 8009408:	60a3      	str	r3, [r4, #8]
 800940a:	6823      	ldr	r3, [r4, #0]
 800940c:	4433      	add	r3, r6
 800940e:	6023      	str	r3, [r4, #0]
 8009410:	2000      	movs	r0, #0
 8009412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009416:	462a      	mov	r2, r5
 8009418:	f000 fb89 	bl	8009b2e <_realloc_r>
 800941c:	4606      	mov	r6, r0
 800941e:	2800      	cmp	r0, #0
 8009420:	d1e0      	bne.n	80093e4 <__ssputs_r+0x5c>
 8009422:	6921      	ldr	r1, [r4, #16]
 8009424:	4650      	mov	r0, sl
 8009426:	f7ff feaf 	bl	8009188 <_free_r>
 800942a:	230c      	movs	r3, #12
 800942c:	f8ca 3000 	str.w	r3, [sl]
 8009430:	89a3      	ldrh	r3, [r4, #12]
 8009432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009436:	81a3      	strh	r3, [r4, #12]
 8009438:	f04f 30ff 	mov.w	r0, #4294967295
 800943c:	e7e9      	b.n	8009412 <__ssputs_r+0x8a>
	...

08009440 <_svfiprintf_r>:
 8009440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009444:	4698      	mov	r8, r3
 8009446:	898b      	ldrh	r3, [r1, #12]
 8009448:	061b      	lsls	r3, r3, #24
 800944a:	b09d      	sub	sp, #116	@ 0x74
 800944c:	4607      	mov	r7, r0
 800944e:	460d      	mov	r5, r1
 8009450:	4614      	mov	r4, r2
 8009452:	d510      	bpl.n	8009476 <_svfiprintf_r+0x36>
 8009454:	690b      	ldr	r3, [r1, #16]
 8009456:	b973      	cbnz	r3, 8009476 <_svfiprintf_r+0x36>
 8009458:	2140      	movs	r1, #64	@ 0x40
 800945a:	f7ff ff09 	bl	8009270 <_malloc_r>
 800945e:	6028      	str	r0, [r5, #0]
 8009460:	6128      	str	r0, [r5, #16]
 8009462:	b930      	cbnz	r0, 8009472 <_svfiprintf_r+0x32>
 8009464:	230c      	movs	r3, #12
 8009466:	603b      	str	r3, [r7, #0]
 8009468:	f04f 30ff 	mov.w	r0, #4294967295
 800946c:	b01d      	add	sp, #116	@ 0x74
 800946e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009472:	2340      	movs	r3, #64	@ 0x40
 8009474:	616b      	str	r3, [r5, #20]
 8009476:	2300      	movs	r3, #0
 8009478:	9309      	str	r3, [sp, #36]	@ 0x24
 800947a:	2320      	movs	r3, #32
 800947c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009480:	f8cd 800c 	str.w	r8, [sp, #12]
 8009484:	2330      	movs	r3, #48	@ 0x30
 8009486:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009624 <_svfiprintf_r+0x1e4>
 800948a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800948e:	f04f 0901 	mov.w	r9, #1
 8009492:	4623      	mov	r3, r4
 8009494:	469a      	mov	sl, r3
 8009496:	f813 2b01 	ldrb.w	r2, [r3], #1
 800949a:	b10a      	cbz	r2, 80094a0 <_svfiprintf_r+0x60>
 800949c:	2a25      	cmp	r2, #37	@ 0x25
 800949e:	d1f9      	bne.n	8009494 <_svfiprintf_r+0x54>
 80094a0:	ebba 0b04 	subs.w	fp, sl, r4
 80094a4:	d00b      	beq.n	80094be <_svfiprintf_r+0x7e>
 80094a6:	465b      	mov	r3, fp
 80094a8:	4622      	mov	r2, r4
 80094aa:	4629      	mov	r1, r5
 80094ac:	4638      	mov	r0, r7
 80094ae:	f7ff ff6b 	bl	8009388 <__ssputs_r>
 80094b2:	3001      	adds	r0, #1
 80094b4:	f000 80a7 	beq.w	8009606 <_svfiprintf_r+0x1c6>
 80094b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094ba:	445a      	add	r2, fp
 80094bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80094be:	f89a 3000 	ldrb.w	r3, [sl]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	f000 809f 	beq.w	8009606 <_svfiprintf_r+0x1c6>
 80094c8:	2300      	movs	r3, #0
 80094ca:	f04f 32ff 	mov.w	r2, #4294967295
 80094ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094d2:	f10a 0a01 	add.w	sl, sl, #1
 80094d6:	9304      	str	r3, [sp, #16]
 80094d8:	9307      	str	r3, [sp, #28]
 80094da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094de:	931a      	str	r3, [sp, #104]	@ 0x68
 80094e0:	4654      	mov	r4, sl
 80094e2:	2205      	movs	r2, #5
 80094e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094e8:	484e      	ldr	r0, [pc, #312]	@ (8009624 <_svfiprintf_r+0x1e4>)
 80094ea:	f7f6 fe91 	bl	8000210 <memchr>
 80094ee:	9a04      	ldr	r2, [sp, #16]
 80094f0:	b9d8      	cbnz	r0, 800952a <_svfiprintf_r+0xea>
 80094f2:	06d0      	lsls	r0, r2, #27
 80094f4:	bf44      	itt	mi
 80094f6:	2320      	movmi	r3, #32
 80094f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094fc:	0711      	lsls	r1, r2, #28
 80094fe:	bf44      	itt	mi
 8009500:	232b      	movmi	r3, #43	@ 0x2b
 8009502:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009506:	f89a 3000 	ldrb.w	r3, [sl]
 800950a:	2b2a      	cmp	r3, #42	@ 0x2a
 800950c:	d015      	beq.n	800953a <_svfiprintf_r+0xfa>
 800950e:	9a07      	ldr	r2, [sp, #28]
 8009510:	4654      	mov	r4, sl
 8009512:	2000      	movs	r0, #0
 8009514:	f04f 0c0a 	mov.w	ip, #10
 8009518:	4621      	mov	r1, r4
 800951a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800951e:	3b30      	subs	r3, #48	@ 0x30
 8009520:	2b09      	cmp	r3, #9
 8009522:	d94b      	bls.n	80095bc <_svfiprintf_r+0x17c>
 8009524:	b1b0      	cbz	r0, 8009554 <_svfiprintf_r+0x114>
 8009526:	9207      	str	r2, [sp, #28]
 8009528:	e014      	b.n	8009554 <_svfiprintf_r+0x114>
 800952a:	eba0 0308 	sub.w	r3, r0, r8
 800952e:	fa09 f303 	lsl.w	r3, r9, r3
 8009532:	4313      	orrs	r3, r2
 8009534:	9304      	str	r3, [sp, #16]
 8009536:	46a2      	mov	sl, r4
 8009538:	e7d2      	b.n	80094e0 <_svfiprintf_r+0xa0>
 800953a:	9b03      	ldr	r3, [sp, #12]
 800953c:	1d19      	adds	r1, r3, #4
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	9103      	str	r1, [sp, #12]
 8009542:	2b00      	cmp	r3, #0
 8009544:	bfbb      	ittet	lt
 8009546:	425b      	neglt	r3, r3
 8009548:	f042 0202 	orrlt.w	r2, r2, #2
 800954c:	9307      	strge	r3, [sp, #28]
 800954e:	9307      	strlt	r3, [sp, #28]
 8009550:	bfb8      	it	lt
 8009552:	9204      	strlt	r2, [sp, #16]
 8009554:	7823      	ldrb	r3, [r4, #0]
 8009556:	2b2e      	cmp	r3, #46	@ 0x2e
 8009558:	d10a      	bne.n	8009570 <_svfiprintf_r+0x130>
 800955a:	7863      	ldrb	r3, [r4, #1]
 800955c:	2b2a      	cmp	r3, #42	@ 0x2a
 800955e:	d132      	bne.n	80095c6 <_svfiprintf_r+0x186>
 8009560:	9b03      	ldr	r3, [sp, #12]
 8009562:	1d1a      	adds	r2, r3, #4
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	9203      	str	r2, [sp, #12]
 8009568:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800956c:	3402      	adds	r4, #2
 800956e:	9305      	str	r3, [sp, #20]
 8009570:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009634 <_svfiprintf_r+0x1f4>
 8009574:	7821      	ldrb	r1, [r4, #0]
 8009576:	2203      	movs	r2, #3
 8009578:	4650      	mov	r0, sl
 800957a:	f7f6 fe49 	bl	8000210 <memchr>
 800957e:	b138      	cbz	r0, 8009590 <_svfiprintf_r+0x150>
 8009580:	9b04      	ldr	r3, [sp, #16]
 8009582:	eba0 000a 	sub.w	r0, r0, sl
 8009586:	2240      	movs	r2, #64	@ 0x40
 8009588:	4082      	lsls	r2, r0
 800958a:	4313      	orrs	r3, r2
 800958c:	3401      	adds	r4, #1
 800958e:	9304      	str	r3, [sp, #16]
 8009590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009594:	4824      	ldr	r0, [pc, #144]	@ (8009628 <_svfiprintf_r+0x1e8>)
 8009596:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800959a:	2206      	movs	r2, #6
 800959c:	f7f6 fe38 	bl	8000210 <memchr>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	d036      	beq.n	8009612 <_svfiprintf_r+0x1d2>
 80095a4:	4b21      	ldr	r3, [pc, #132]	@ (800962c <_svfiprintf_r+0x1ec>)
 80095a6:	bb1b      	cbnz	r3, 80095f0 <_svfiprintf_r+0x1b0>
 80095a8:	9b03      	ldr	r3, [sp, #12]
 80095aa:	3307      	adds	r3, #7
 80095ac:	f023 0307 	bic.w	r3, r3, #7
 80095b0:	3308      	adds	r3, #8
 80095b2:	9303      	str	r3, [sp, #12]
 80095b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095b6:	4433      	add	r3, r6
 80095b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80095ba:	e76a      	b.n	8009492 <_svfiprintf_r+0x52>
 80095bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80095c0:	460c      	mov	r4, r1
 80095c2:	2001      	movs	r0, #1
 80095c4:	e7a8      	b.n	8009518 <_svfiprintf_r+0xd8>
 80095c6:	2300      	movs	r3, #0
 80095c8:	3401      	adds	r4, #1
 80095ca:	9305      	str	r3, [sp, #20]
 80095cc:	4619      	mov	r1, r3
 80095ce:	f04f 0c0a 	mov.w	ip, #10
 80095d2:	4620      	mov	r0, r4
 80095d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095d8:	3a30      	subs	r2, #48	@ 0x30
 80095da:	2a09      	cmp	r2, #9
 80095dc:	d903      	bls.n	80095e6 <_svfiprintf_r+0x1a6>
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d0c6      	beq.n	8009570 <_svfiprintf_r+0x130>
 80095e2:	9105      	str	r1, [sp, #20]
 80095e4:	e7c4      	b.n	8009570 <_svfiprintf_r+0x130>
 80095e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80095ea:	4604      	mov	r4, r0
 80095ec:	2301      	movs	r3, #1
 80095ee:	e7f0      	b.n	80095d2 <_svfiprintf_r+0x192>
 80095f0:	ab03      	add	r3, sp, #12
 80095f2:	9300      	str	r3, [sp, #0]
 80095f4:	462a      	mov	r2, r5
 80095f6:	4b0e      	ldr	r3, [pc, #56]	@ (8009630 <_svfiprintf_r+0x1f0>)
 80095f8:	a904      	add	r1, sp, #16
 80095fa:	4638      	mov	r0, r7
 80095fc:	f3af 8000 	nop.w
 8009600:	1c42      	adds	r2, r0, #1
 8009602:	4606      	mov	r6, r0
 8009604:	d1d6      	bne.n	80095b4 <_svfiprintf_r+0x174>
 8009606:	89ab      	ldrh	r3, [r5, #12]
 8009608:	065b      	lsls	r3, r3, #25
 800960a:	f53f af2d 	bmi.w	8009468 <_svfiprintf_r+0x28>
 800960e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009610:	e72c      	b.n	800946c <_svfiprintf_r+0x2c>
 8009612:	ab03      	add	r3, sp, #12
 8009614:	9300      	str	r3, [sp, #0]
 8009616:	462a      	mov	r2, r5
 8009618:	4b05      	ldr	r3, [pc, #20]	@ (8009630 <_svfiprintf_r+0x1f0>)
 800961a:	a904      	add	r1, sp, #16
 800961c:	4638      	mov	r0, r7
 800961e:	f000 f879 	bl	8009714 <_printf_i>
 8009622:	e7ed      	b.n	8009600 <_svfiprintf_r+0x1c0>
 8009624:	0800a4f9 	.word	0x0800a4f9
 8009628:	0800a503 	.word	0x0800a503
 800962c:	00000000 	.word	0x00000000
 8009630:	08009389 	.word	0x08009389
 8009634:	0800a4ff 	.word	0x0800a4ff

08009638 <_printf_common>:
 8009638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800963c:	4616      	mov	r6, r2
 800963e:	4698      	mov	r8, r3
 8009640:	688a      	ldr	r2, [r1, #8]
 8009642:	690b      	ldr	r3, [r1, #16]
 8009644:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009648:	4293      	cmp	r3, r2
 800964a:	bfb8      	it	lt
 800964c:	4613      	movlt	r3, r2
 800964e:	6033      	str	r3, [r6, #0]
 8009650:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009654:	4607      	mov	r7, r0
 8009656:	460c      	mov	r4, r1
 8009658:	b10a      	cbz	r2, 800965e <_printf_common+0x26>
 800965a:	3301      	adds	r3, #1
 800965c:	6033      	str	r3, [r6, #0]
 800965e:	6823      	ldr	r3, [r4, #0]
 8009660:	0699      	lsls	r1, r3, #26
 8009662:	bf42      	ittt	mi
 8009664:	6833      	ldrmi	r3, [r6, #0]
 8009666:	3302      	addmi	r3, #2
 8009668:	6033      	strmi	r3, [r6, #0]
 800966a:	6825      	ldr	r5, [r4, #0]
 800966c:	f015 0506 	ands.w	r5, r5, #6
 8009670:	d106      	bne.n	8009680 <_printf_common+0x48>
 8009672:	f104 0a19 	add.w	sl, r4, #25
 8009676:	68e3      	ldr	r3, [r4, #12]
 8009678:	6832      	ldr	r2, [r6, #0]
 800967a:	1a9b      	subs	r3, r3, r2
 800967c:	42ab      	cmp	r3, r5
 800967e:	dc26      	bgt.n	80096ce <_printf_common+0x96>
 8009680:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009684:	6822      	ldr	r2, [r4, #0]
 8009686:	3b00      	subs	r3, #0
 8009688:	bf18      	it	ne
 800968a:	2301      	movne	r3, #1
 800968c:	0692      	lsls	r2, r2, #26
 800968e:	d42b      	bmi.n	80096e8 <_printf_common+0xb0>
 8009690:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009694:	4641      	mov	r1, r8
 8009696:	4638      	mov	r0, r7
 8009698:	47c8      	blx	r9
 800969a:	3001      	adds	r0, #1
 800969c:	d01e      	beq.n	80096dc <_printf_common+0xa4>
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	6922      	ldr	r2, [r4, #16]
 80096a2:	f003 0306 	and.w	r3, r3, #6
 80096a6:	2b04      	cmp	r3, #4
 80096a8:	bf02      	ittt	eq
 80096aa:	68e5      	ldreq	r5, [r4, #12]
 80096ac:	6833      	ldreq	r3, [r6, #0]
 80096ae:	1aed      	subeq	r5, r5, r3
 80096b0:	68a3      	ldr	r3, [r4, #8]
 80096b2:	bf0c      	ite	eq
 80096b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80096b8:	2500      	movne	r5, #0
 80096ba:	4293      	cmp	r3, r2
 80096bc:	bfc4      	itt	gt
 80096be:	1a9b      	subgt	r3, r3, r2
 80096c0:	18ed      	addgt	r5, r5, r3
 80096c2:	2600      	movs	r6, #0
 80096c4:	341a      	adds	r4, #26
 80096c6:	42b5      	cmp	r5, r6
 80096c8:	d11a      	bne.n	8009700 <_printf_common+0xc8>
 80096ca:	2000      	movs	r0, #0
 80096cc:	e008      	b.n	80096e0 <_printf_common+0xa8>
 80096ce:	2301      	movs	r3, #1
 80096d0:	4652      	mov	r2, sl
 80096d2:	4641      	mov	r1, r8
 80096d4:	4638      	mov	r0, r7
 80096d6:	47c8      	blx	r9
 80096d8:	3001      	adds	r0, #1
 80096da:	d103      	bne.n	80096e4 <_printf_common+0xac>
 80096dc:	f04f 30ff 	mov.w	r0, #4294967295
 80096e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096e4:	3501      	adds	r5, #1
 80096e6:	e7c6      	b.n	8009676 <_printf_common+0x3e>
 80096e8:	18e1      	adds	r1, r4, r3
 80096ea:	1c5a      	adds	r2, r3, #1
 80096ec:	2030      	movs	r0, #48	@ 0x30
 80096ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80096f2:	4422      	add	r2, r4
 80096f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80096f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80096fc:	3302      	adds	r3, #2
 80096fe:	e7c7      	b.n	8009690 <_printf_common+0x58>
 8009700:	2301      	movs	r3, #1
 8009702:	4622      	mov	r2, r4
 8009704:	4641      	mov	r1, r8
 8009706:	4638      	mov	r0, r7
 8009708:	47c8      	blx	r9
 800970a:	3001      	adds	r0, #1
 800970c:	d0e6      	beq.n	80096dc <_printf_common+0xa4>
 800970e:	3601      	adds	r6, #1
 8009710:	e7d9      	b.n	80096c6 <_printf_common+0x8e>
	...

08009714 <_printf_i>:
 8009714:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009718:	7e0f      	ldrb	r7, [r1, #24]
 800971a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800971c:	2f78      	cmp	r7, #120	@ 0x78
 800971e:	4691      	mov	r9, r2
 8009720:	4680      	mov	r8, r0
 8009722:	460c      	mov	r4, r1
 8009724:	469a      	mov	sl, r3
 8009726:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800972a:	d807      	bhi.n	800973c <_printf_i+0x28>
 800972c:	2f62      	cmp	r7, #98	@ 0x62
 800972e:	d80a      	bhi.n	8009746 <_printf_i+0x32>
 8009730:	2f00      	cmp	r7, #0
 8009732:	f000 80d1 	beq.w	80098d8 <_printf_i+0x1c4>
 8009736:	2f58      	cmp	r7, #88	@ 0x58
 8009738:	f000 80b8 	beq.w	80098ac <_printf_i+0x198>
 800973c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009740:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009744:	e03a      	b.n	80097bc <_printf_i+0xa8>
 8009746:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800974a:	2b15      	cmp	r3, #21
 800974c:	d8f6      	bhi.n	800973c <_printf_i+0x28>
 800974e:	a101      	add	r1, pc, #4	@ (adr r1, 8009754 <_printf_i+0x40>)
 8009750:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009754:	080097ad 	.word	0x080097ad
 8009758:	080097c1 	.word	0x080097c1
 800975c:	0800973d 	.word	0x0800973d
 8009760:	0800973d 	.word	0x0800973d
 8009764:	0800973d 	.word	0x0800973d
 8009768:	0800973d 	.word	0x0800973d
 800976c:	080097c1 	.word	0x080097c1
 8009770:	0800973d 	.word	0x0800973d
 8009774:	0800973d 	.word	0x0800973d
 8009778:	0800973d 	.word	0x0800973d
 800977c:	0800973d 	.word	0x0800973d
 8009780:	080098bf 	.word	0x080098bf
 8009784:	080097eb 	.word	0x080097eb
 8009788:	08009879 	.word	0x08009879
 800978c:	0800973d 	.word	0x0800973d
 8009790:	0800973d 	.word	0x0800973d
 8009794:	080098e1 	.word	0x080098e1
 8009798:	0800973d 	.word	0x0800973d
 800979c:	080097eb 	.word	0x080097eb
 80097a0:	0800973d 	.word	0x0800973d
 80097a4:	0800973d 	.word	0x0800973d
 80097a8:	08009881 	.word	0x08009881
 80097ac:	6833      	ldr	r3, [r6, #0]
 80097ae:	1d1a      	adds	r2, r3, #4
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	6032      	str	r2, [r6, #0]
 80097b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80097bc:	2301      	movs	r3, #1
 80097be:	e09c      	b.n	80098fa <_printf_i+0x1e6>
 80097c0:	6833      	ldr	r3, [r6, #0]
 80097c2:	6820      	ldr	r0, [r4, #0]
 80097c4:	1d19      	adds	r1, r3, #4
 80097c6:	6031      	str	r1, [r6, #0]
 80097c8:	0606      	lsls	r6, r0, #24
 80097ca:	d501      	bpl.n	80097d0 <_printf_i+0xbc>
 80097cc:	681d      	ldr	r5, [r3, #0]
 80097ce:	e003      	b.n	80097d8 <_printf_i+0xc4>
 80097d0:	0645      	lsls	r5, r0, #25
 80097d2:	d5fb      	bpl.n	80097cc <_printf_i+0xb8>
 80097d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80097d8:	2d00      	cmp	r5, #0
 80097da:	da03      	bge.n	80097e4 <_printf_i+0xd0>
 80097dc:	232d      	movs	r3, #45	@ 0x2d
 80097de:	426d      	negs	r5, r5
 80097e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097e4:	4858      	ldr	r0, [pc, #352]	@ (8009948 <_printf_i+0x234>)
 80097e6:	230a      	movs	r3, #10
 80097e8:	e011      	b.n	800980e <_printf_i+0xfa>
 80097ea:	6821      	ldr	r1, [r4, #0]
 80097ec:	6833      	ldr	r3, [r6, #0]
 80097ee:	0608      	lsls	r0, r1, #24
 80097f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80097f4:	d402      	bmi.n	80097fc <_printf_i+0xe8>
 80097f6:	0649      	lsls	r1, r1, #25
 80097f8:	bf48      	it	mi
 80097fa:	b2ad      	uxthmi	r5, r5
 80097fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80097fe:	4852      	ldr	r0, [pc, #328]	@ (8009948 <_printf_i+0x234>)
 8009800:	6033      	str	r3, [r6, #0]
 8009802:	bf14      	ite	ne
 8009804:	230a      	movne	r3, #10
 8009806:	2308      	moveq	r3, #8
 8009808:	2100      	movs	r1, #0
 800980a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800980e:	6866      	ldr	r6, [r4, #4]
 8009810:	60a6      	str	r6, [r4, #8]
 8009812:	2e00      	cmp	r6, #0
 8009814:	db05      	blt.n	8009822 <_printf_i+0x10e>
 8009816:	6821      	ldr	r1, [r4, #0]
 8009818:	432e      	orrs	r6, r5
 800981a:	f021 0104 	bic.w	r1, r1, #4
 800981e:	6021      	str	r1, [r4, #0]
 8009820:	d04b      	beq.n	80098ba <_printf_i+0x1a6>
 8009822:	4616      	mov	r6, r2
 8009824:	fbb5 f1f3 	udiv	r1, r5, r3
 8009828:	fb03 5711 	mls	r7, r3, r1, r5
 800982c:	5dc7      	ldrb	r7, [r0, r7]
 800982e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009832:	462f      	mov	r7, r5
 8009834:	42bb      	cmp	r3, r7
 8009836:	460d      	mov	r5, r1
 8009838:	d9f4      	bls.n	8009824 <_printf_i+0x110>
 800983a:	2b08      	cmp	r3, #8
 800983c:	d10b      	bne.n	8009856 <_printf_i+0x142>
 800983e:	6823      	ldr	r3, [r4, #0]
 8009840:	07df      	lsls	r7, r3, #31
 8009842:	d508      	bpl.n	8009856 <_printf_i+0x142>
 8009844:	6923      	ldr	r3, [r4, #16]
 8009846:	6861      	ldr	r1, [r4, #4]
 8009848:	4299      	cmp	r1, r3
 800984a:	bfde      	ittt	le
 800984c:	2330      	movle	r3, #48	@ 0x30
 800984e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009852:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009856:	1b92      	subs	r2, r2, r6
 8009858:	6122      	str	r2, [r4, #16]
 800985a:	f8cd a000 	str.w	sl, [sp]
 800985e:	464b      	mov	r3, r9
 8009860:	aa03      	add	r2, sp, #12
 8009862:	4621      	mov	r1, r4
 8009864:	4640      	mov	r0, r8
 8009866:	f7ff fee7 	bl	8009638 <_printf_common>
 800986a:	3001      	adds	r0, #1
 800986c:	d14a      	bne.n	8009904 <_printf_i+0x1f0>
 800986e:	f04f 30ff 	mov.w	r0, #4294967295
 8009872:	b004      	add	sp, #16
 8009874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009878:	6823      	ldr	r3, [r4, #0]
 800987a:	f043 0320 	orr.w	r3, r3, #32
 800987e:	6023      	str	r3, [r4, #0]
 8009880:	4832      	ldr	r0, [pc, #200]	@ (800994c <_printf_i+0x238>)
 8009882:	2778      	movs	r7, #120	@ 0x78
 8009884:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009888:	6823      	ldr	r3, [r4, #0]
 800988a:	6831      	ldr	r1, [r6, #0]
 800988c:	061f      	lsls	r7, r3, #24
 800988e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009892:	d402      	bmi.n	800989a <_printf_i+0x186>
 8009894:	065f      	lsls	r7, r3, #25
 8009896:	bf48      	it	mi
 8009898:	b2ad      	uxthmi	r5, r5
 800989a:	6031      	str	r1, [r6, #0]
 800989c:	07d9      	lsls	r1, r3, #31
 800989e:	bf44      	itt	mi
 80098a0:	f043 0320 	orrmi.w	r3, r3, #32
 80098a4:	6023      	strmi	r3, [r4, #0]
 80098a6:	b11d      	cbz	r5, 80098b0 <_printf_i+0x19c>
 80098a8:	2310      	movs	r3, #16
 80098aa:	e7ad      	b.n	8009808 <_printf_i+0xf4>
 80098ac:	4826      	ldr	r0, [pc, #152]	@ (8009948 <_printf_i+0x234>)
 80098ae:	e7e9      	b.n	8009884 <_printf_i+0x170>
 80098b0:	6823      	ldr	r3, [r4, #0]
 80098b2:	f023 0320 	bic.w	r3, r3, #32
 80098b6:	6023      	str	r3, [r4, #0]
 80098b8:	e7f6      	b.n	80098a8 <_printf_i+0x194>
 80098ba:	4616      	mov	r6, r2
 80098bc:	e7bd      	b.n	800983a <_printf_i+0x126>
 80098be:	6833      	ldr	r3, [r6, #0]
 80098c0:	6825      	ldr	r5, [r4, #0]
 80098c2:	6961      	ldr	r1, [r4, #20]
 80098c4:	1d18      	adds	r0, r3, #4
 80098c6:	6030      	str	r0, [r6, #0]
 80098c8:	062e      	lsls	r6, r5, #24
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	d501      	bpl.n	80098d2 <_printf_i+0x1be>
 80098ce:	6019      	str	r1, [r3, #0]
 80098d0:	e002      	b.n	80098d8 <_printf_i+0x1c4>
 80098d2:	0668      	lsls	r0, r5, #25
 80098d4:	d5fb      	bpl.n	80098ce <_printf_i+0x1ba>
 80098d6:	8019      	strh	r1, [r3, #0]
 80098d8:	2300      	movs	r3, #0
 80098da:	6123      	str	r3, [r4, #16]
 80098dc:	4616      	mov	r6, r2
 80098de:	e7bc      	b.n	800985a <_printf_i+0x146>
 80098e0:	6833      	ldr	r3, [r6, #0]
 80098e2:	1d1a      	adds	r2, r3, #4
 80098e4:	6032      	str	r2, [r6, #0]
 80098e6:	681e      	ldr	r6, [r3, #0]
 80098e8:	6862      	ldr	r2, [r4, #4]
 80098ea:	2100      	movs	r1, #0
 80098ec:	4630      	mov	r0, r6
 80098ee:	f7f6 fc8f 	bl	8000210 <memchr>
 80098f2:	b108      	cbz	r0, 80098f8 <_printf_i+0x1e4>
 80098f4:	1b80      	subs	r0, r0, r6
 80098f6:	6060      	str	r0, [r4, #4]
 80098f8:	6863      	ldr	r3, [r4, #4]
 80098fa:	6123      	str	r3, [r4, #16]
 80098fc:	2300      	movs	r3, #0
 80098fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009902:	e7aa      	b.n	800985a <_printf_i+0x146>
 8009904:	6923      	ldr	r3, [r4, #16]
 8009906:	4632      	mov	r2, r6
 8009908:	4649      	mov	r1, r9
 800990a:	4640      	mov	r0, r8
 800990c:	47d0      	blx	sl
 800990e:	3001      	adds	r0, #1
 8009910:	d0ad      	beq.n	800986e <_printf_i+0x15a>
 8009912:	6823      	ldr	r3, [r4, #0]
 8009914:	079b      	lsls	r3, r3, #30
 8009916:	d413      	bmi.n	8009940 <_printf_i+0x22c>
 8009918:	68e0      	ldr	r0, [r4, #12]
 800991a:	9b03      	ldr	r3, [sp, #12]
 800991c:	4298      	cmp	r0, r3
 800991e:	bfb8      	it	lt
 8009920:	4618      	movlt	r0, r3
 8009922:	e7a6      	b.n	8009872 <_printf_i+0x15e>
 8009924:	2301      	movs	r3, #1
 8009926:	4632      	mov	r2, r6
 8009928:	4649      	mov	r1, r9
 800992a:	4640      	mov	r0, r8
 800992c:	47d0      	blx	sl
 800992e:	3001      	adds	r0, #1
 8009930:	d09d      	beq.n	800986e <_printf_i+0x15a>
 8009932:	3501      	adds	r5, #1
 8009934:	68e3      	ldr	r3, [r4, #12]
 8009936:	9903      	ldr	r1, [sp, #12]
 8009938:	1a5b      	subs	r3, r3, r1
 800993a:	42ab      	cmp	r3, r5
 800993c:	dcf2      	bgt.n	8009924 <_printf_i+0x210>
 800993e:	e7eb      	b.n	8009918 <_printf_i+0x204>
 8009940:	2500      	movs	r5, #0
 8009942:	f104 0619 	add.w	r6, r4, #25
 8009946:	e7f5      	b.n	8009934 <_printf_i+0x220>
 8009948:	0800a50a 	.word	0x0800a50a
 800994c:	0800a51b 	.word	0x0800a51b

08009950 <__sflush_r>:
 8009950:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009958:	0716      	lsls	r6, r2, #28
 800995a:	4605      	mov	r5, r0
 800995c:	460c      	mov	r4, r1
 800995e:	d454      	bmi.n	8009a0a <__sflush_r+0xba>
 8009960:	684b      	ldr	r3, [r1, #4]
 8009962:	2b00      	cmp	r3, #0
 8009964:	dc02      	bgt.n	800996c <__sflush_r+0x1c>
 8009966:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009968:	2b00      	cmp	r3, #0
 800996a:	dd48      	ble.n	80099fe <__sflush_r+0xae>
 800996c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800996e:	2e00      	cmp	r6, #0
 8009970:	d045      	beq.n	80099fe <__sflush_r+0xae>
 8009972:	2300      	movs	r3, #0
 8009974:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009978:	682f      	ldr	r7, [r5, #0]
 800997a:	6a21      	ldr	r1, [r4, #32]
 800997c:	602b      	str	r3, [r5, #0]
 800997e:	d030      	beq.n	80099e2 <__sflush_r+0x92>
 8009980:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009982:	89a3      	ldrh	r3, [r4, #12]
 8009984:	0759      	lsls	r1, r3, #29
 8009986:	d505      	bpl.n	8009994 <__sflush_r+0x44>
 8009988:	6863      	ldr	r3, [r4, #4]
 800998a:	1ad2      	subs	r2, r2, r3
 800998c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800998e:	b10b      	cbz	r3, 8009994 <__sflush_r+0x44>
 8009990:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009992:	1ad2      	subs	r2, r2, r3
 8009994:	2300      	movs	r3, #0
 8009996:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009998:	6a21      	ldr	r1, [r4, #32]
 800999a:	4628      	mov	r0, r5
 800999c:	47b0      	blx	r6
 800999e:	1c43      	adds	r3, r0, #1
 80099a0:	89a3      	ldrh	r3, [r4, #12]
 80099a2:	d106      	bne.n	80099b2 <__sflush_r+0x62>
 80099a4:	6829      	ldr	r1, [r5, #0]
 80099a6:	291d      	cmp	r1, #29
 80099a8:	d82b      	bhi.n	8009a02 <__sflush_r+0xb2>
 80099aa:	4a2a      	ldr	r2, [pc, #168]	@ (8009a54 <__sflush_r+0x104>)
 80099ac:	40ca      	lsrs	r2, r1
 80099ae:	07d6      	lsls	r6, r2, #31
 80099b0:	d527      	bpl.n	8009a02 <__sflush_r+0xb2>
 80099b2:	2200      	movs	r2, #0
 80099b4:	6062      	str	r2, [r4, #4]
 80099b6:	04d9      	lsls	r1, r3, #19
 80099b8:	6922      	ldr	r2, [r4, #16]
 80099ba:	6022      	str	r2, [r4, #0]
 80099bc:	d504      	bpl.n	80099c8 <__sflush_r+0x78>
 80099be:	1c42      	adds	r2, r0, #1
 80099c0:	d101      	bne.n	80099c6 <__sflush_r+0x76>
 80099c2:	682b      	ldr	r3, [r5, #0]
 80099c4:	b903      	cbnz	r3, 80099c8 <__sflush_r+0x78>
 80099c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80099c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099ca:	602f      	str	r7, [r5, #0]
 80099cc:	b1b9      	cbz	r1, 80099fe <__sflush_r+0xae>
 80099ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099d2:	4299      	cmp	r1, r3
 80099d4:	d002      	beq.n	80099dc <__sflush_r+0x8c>
 80099d6:	4628      	mov	r0, r5
 80099d8:	f7ff fbd6 	bl	8009188 <_free_r>
 80099dc:	2300      	movs	r3, #0
 80099de:	6363      	str	r3, [r4, #52]	@ 0x34
 80099e0:	e00d      	b.n	80099fe <__sflush_r+0xae>
 80099e2:	2301      	movs	r3, #1
 80099e4:	4628      	mov	r0, r5
 80099e6:	47b0      	blx	r6
 80099e8:	4602      	mov	r2, r0
 80099ea:	1c50      	adds	r0, r2, #1
 80099ec:	d1c9      	bne.n	8009982 <__sflush_r+0x32>
 80099ee:	682b      	ldr	r3, [r5, #0]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d0c6      	beq.n	8009982 <__sflush_r+0x32>
 80099f4:	2b1d      	cmp	r3, #29
 80099f6:	d001      	beq.n	80099fc <__sflush_r+0xac>
 80099f8:	2b16      	cmp	r3, #22
 80099fa:	d11e      	bne.n	8009a3a <__sflush_r+0xea>
 80099fc:	602f      	str	r7, [r5, #0]
 80099fe:	2000      	movs	r0, #0
 8009a00:	e022      	b.n	8009a48 <__sflush_r+0xf8>
 8009a02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a06:	b21b      	sxth	r3, r3
 8009a08:	e01b      	b.n	8009a42 <__sflush_r+0xf2>
 8009a0a:	690f      	ldr	r7, [r1, #16]
 8009a0c:	2f00      	cmp	r7, #0
 8009a0e:	d0f6      	beq.n	80099fe <__sflush_r+0xae>
 8009a10:	0793      	lsls	r3, r2, #30
 8009a12:	680e      	ldr	r6, [r1, #0]
 8009a14:	bf08      	it	eq
 8009a16:	694b      	ldreq	r3, [r1, #20]
 8009a18:	600f      	str	r7, [r1, #0]
 8009a1a:	bf18      	it	ne
 8009a1c:	2300      	movne	r3, #0
 8009a1e:	eba6 0807 	sub.w	r8, r6, r7
 8009a22:	608b      	str	r3, [r1, #8]
 8009a24:	f1b8 0f00 	cmp.w	r8, #0
 8009a28:	dde9      	ble.n	80099fe <__sflush_r+0xae>
 8009a2a:	6a21      	ldr	r1, [r4, #32]
 8009a2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a2e:	4643      	mov	r3, r8
 8009a30:	463a      	mov	r2, r7
 8009a32:	4628      	mov	r0, r5
 8009a34:	47b0      	blx	r6
 8009a36:	2800      	cmp	r0, #0
 8009a38:	dc08      	bgt.n	8009a4c <__sflush_r+0xfc>
 8009a3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a42:	81a3      	strh	r3, [r4, #12]
 8009a44:	f04f 30ff 	mov.w	r0, #4294967295
 8009a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a4c:	4407      	add	r7, r0
 8009a4e:	eba8 0800 	sub.w	r8, r8, r0
 8009a52:	e7e7      	b.n	8009a24 <__sflush_r+0xd4>
 8009a54:	20400001 	.word	0x20400001

08009a58 <_fflush_r>:
 8009a58:	b538      	push	{r3, r4, r5, lr}
 8009a5a:	690b      	ldr	r3, [r1, #16]
 8009a5c:	4605      	mov	r5, r0
 8009a5e:	460c      	mov	r4, r1
 8009a60:	b913      	cbnz	r3, 8009a68 <_fflush_r+0x10>
 8009a62:	2500      	movs	r5, #0
 8009a64:	4628      	mov	r0, r5
 8009a66:	bd38      	pop	{r3, r4, r5, pc}
 8009a68:	b118      	cbz	r0, 8009a72 <_fflush_r+0x1a>
 8009a6a:	6a03      	ldr	r3, [r0, #32]
 8009a6c:	b90b      	cbnz	r3, 8009a72 <_fflush_r+0x1a>
 8009a6e:	f7ff f9c3 	bl	8008df8 <__sinit>
 8009a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d0f3      	beq.n	8009a62 <_fflush_r+0xa>
 8009a7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009a7c:	07d0      	lsls	r0, r2, #31
 8009a7e:	d404      	bmi.n	8009a8a <_fflush_r+0x32>
 8009a80:	0599      	lsls	r1, r3, #22
 8009a82:	d402      	bmi.n	8009a8a <_fflush_r+0x32>
 8009a84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a86:	f7ff fb50 	bl	800912a <__retarget_lock_acquire_recursive>
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	4621      	mov	r1, r4
 8009a8e:	f7ff ff5f 	bl	8009950 <__sflush_r>
 8009a92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a94:	07da      	lsls	r2, r3, #31
 8009a96:	4605      	mov	r5, r0
 8009a98:	d4e4      	bmi.n	8009a64 <_fflush_r+0xc>
 8009a9a:	89a3      	ldrh	r3, [r4, #12]
 8009a9c:	059b      	lsls	r3, r3, #22
 8009a9e:	d4e1      	bmi.n	8009a64 <_fflush_r+0xc>
 8009aa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009aa2:	f7ff fb43 	bl	800912c <__retarget_lock_release_recursive>
 8009aa6:	e7dd      	b.n	8009a64 <_fflush_r+0xc>

08009aa8 <fiprintf>:
 8009aa8:	b40e      	push	{r1, r2, r3}
 8009aaa:	b503      	push	{r0, r1, lr}
 8009aac:	4601      	mov	r1, r0
 8009aae:	ab03      	add	r3, sp, #12
 8009ab0:	4805      	ldr	r0, [pc, #20]	@ (8009ac8 <fiprintf+0x20>)
 8009ab2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ab6:	6800      	ldr	r0, [r0, #0]
 8009ab8:	9301      	str	r3, [sp, #4]
 8009aba:	f000 f88f 	bl	8009bdc <_vfiprintf_r>
 8009abe:	b002      	add	sp, #8
 8009ac0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ac4:	b003      	add	sp, #12
 8009ac6:	4770      	bx	lr
 8009ac8:	20000030 	.word	0x20000030

08009acc <memmove>:
 8009acc:	4288      	cmp	r0, r1
 8009ace:	b510      	push	{r4, lr}
 8009ad0:	eb01 0402 	add.w	r4, r1, r2
 8009ad4:	d902      	bls.n	8009adc <memmove+0x10>
 8009ad6:	4284      	cmp	r4, r0
 8009ad8:	4623      	mov	r3, r4
 8009ada:	d807      	bhi.n	8009aec <memmove+0x20>
 8009adc:	1e43      	subs	r3, r0, #1
 8009ade:	42a1      	cmp	r1, r4
 8009ae0:	d008      	beq.n	8009af4 <memmove+0x28>
 8009ae2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ae6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009aea:	e7f8      	b.n	8009ade <memmove+0x12>
 8009aec:	4402      	add	r2, r0
 8009aee:	4601      	mov	r1, r0
 8009af0:	428a      	cmp	r2, r1
 8009af2:	d100      	bne.n	8009af6 <memmove+0x2a>
 8009af4:	bd10      	pop	{r4, pc}
 8009af6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009afa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009afe:	e7f7      	b.n	8009af0 <memmove+0x24>

08009b00 <_sbrk_r>:
 8009b00:	b538      	push	{r3, r4, r5, lr}
 8009b02:	4d06      	ldr	r5, [pc, #24]	@ (8009b1c <_sbrk_r+0x1c>)
 8009b04:	2300      	movs	r3, #0
 8009b06:	4604      	mov	r4, r0
 8009b08:	4608      	mov	r0, r1
 8009b0a:	602b      	str	r3, [r5, #0]
 8009b0c:	f7f8 fd4e 	bl	80025ac <_sbrk>
 8009b10:	1c43      	adds	r3, r0, #1
 8009b12:	d102      	bne.n	8009b1a <_sbrk_r+0x1a>
 8009b14:	682b      	ldr	r3, [r5, #0]
 8009b16:	b103      	cbz	r3, 8009b1a <_sbrk_r+0x1a>
 8009b18:	6023      	str	r3, [r4, #0]
 8009b1a:	bd38      	pop	{r3, r4, r5, pc}
 8009b1c:	20000e08 	.word	0x20000e08

08009b20 <abort>:
 8009b20:	b508      	push	{r3, lr}
 8009b22:	2006      	movs	r0, #6
 8009b24:	f000 fa2e 	bl	8009f84 <raise>
 8009b28:	2001      	movs	r0, #1
 8009b2a:	f7f8 fcc7 	bl	80024bc <_exit>

08009b2e <_realloc_r>:
 8009b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b32:	4607      	mov	r7, r0
 8009b34:	4614      	mov	r4, r2
 8009b36:	460d      	mov	r5, r1
 8009b38:	b921      	cbnz	r1, 8009b44 <_realloc_r+0x16>
 8009b3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b3e:	4611      	mov	r1, r2
 8009b40:	f7ff bb96 	b.w	8009270 <_malloc_r>
 8009b44:	b92a      	cbnz	r2, 8009b52 <_realloc_r+0x24>
 8009b46:	f7ff fb1f 	bl	8009188 <_free_r>
 8009b4a:	4625      	mov	r5, r4
 8009b4c:	4628      	mov	r0, r5
 8009b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b52:	f000 fa33 	bl	8009fbc <_malloc_usable_size_r>
 8009b56:	4284      	cmp	r4, r0
 8009b58:	4606      	mov	r6, r0
 8009b5a:	d802      	bhi.n	8009b62 <_realloc_r+0x34>
 8009b5c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b60:	d8f4      	bhi.n	8009b4c <_realloc_r+0x1e>
 8009b62:	4621      	mov	r1, r4
 8009b64:	4638      	mov	r0, r7
 8009b66:	f7ff fb83 	bl	8009270 <_malloc_r>
 8009b6a:	4680      	mov	r8, r0
 8009b6c:	b908      	cbnz	r0, 8009b72 <_realloc_r+0x44>
 8009b6e:	4645      	mov	r5, r8
 8009b70:	e7ec      	b.n	8009b4c <_realloc_r+0x1e>
 8009b72:	42b4      	cmp	r4, r6
 8009b74:	4622      	mov	r2, r4
 8009b76:	4629      	mov	r1, r5
 8009b78:	bf28      	it	cs
 8009b7a:	4632      	movcs	r2, r6
 8009b7c:	f7ff fad7 	bl	800912e <memcpy>
 8009b80:	4629      	mov	r1, r5
 8009b82:	4638      	mov	r0, r7
 8009b84:	f7ff fb00 	bl	8009188 <_free_r>
 8009b88:	e7f1      	b.n	8009b6e <_realloc_r+0x40>

08009b8a <__sfputc_r>:
 8009b8a:	6893      	ldr	r3, [r2, #8]
 8009b8c:	3b01      	subs	r3, #1
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	b410      	push	{r4}
 8009b92:	6093      	str	r3, [r2, #8]
 8009b94:	da08      	bge.n	8009ba8 <__sfputc_r+0x1e>
 8009b96:	6994      	ldr	r4, [r2, #24]
 8009b98:	42a3      	cmp	r3, r4
 8009b9a:	db01      	blt.n	8009ba0 <__sfputc_r+0x16>
 8009b9c:	290a      	cmp	r1, #10
 8009b9e:	d103      	bne.n	8009ba8 <__sfputc_r+0x1e>
 8009ba0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ba4:	f000 b932 	b.w	8009e0c <__swbuf_r>
 8009ba8:	6813      	ldr	r3, [r2, #0]
 8009baa:	1c58      	adds	r0, r3, #1
 8009bac:	6010      	str	r0, [r2, #0]
 8009bae:	7019      	strb	r1, [r3, #0]
 8009bb0:	4608      	mov	r0, r1
 8009bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <__sfputs_r>:
 8009bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bba:	4606      	mov	r6, r0
 8009bbc:	460f      	mov	r7, r1
 8009bbe:	4614      	mov	r4, r2
 8009bc0:	18d5      	adds	r5, r2, r3
 8009bc2:	42ac      	cmp	r4, r5
 8009bc4:	d101      	bne.n	8009bca <__sfputs_r+0x12>
 8009bc6:	2000      	movs	r0, #0
 8009bc8:	e007      	b.n	8009bda <__sfputs_r+0x22>
 8009bca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bce:	463a      	mov	r2, r7
 8009bd0:	4630      	mov	r0, r6
 8009bd2:	f7ff ffda 	bl	8009b8a <__sfputc_r>
 8009bd6:	1c43      	adds	r3, r0, #1
 8009bd8:	d1f3      	bne.n	8009bc2 <__sfputs_r+0xa>
 8009bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009bdc <_vfiprintf_r>:
 8009bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be0:	460d      	mov	r5, r1
 8009be2:	b09d      	sub	sp, #116	@ 0x74
 8009be4:	4614      	mov	r4, r2
 8009be6:	4698      	mov	r8, r3
 8009be8:	4606      	mov	r6, r0
 8009bea:	b118      	cbz	r0, 8009bf4 <_vfiprintf_r+0x18>
 8009bec:	6a03      	ldr	r3, [r0, #32]
 8009bee:	b90b      	cbnz	r3, 8009bf4 <_vfiprintf_r+0x18>
 8009bf0:	f7ff f902 	bl	8008df8 <__sinit>
 8009bf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bf6:	07d9      	lsls	r1, r3, #31
 8009bf8:	d405      	bmi.n	8009c06 <_vfiprintf_r+0x2a>
 8009bfa:	89ab      	ldrh	r3, [r5, #12]
 8009bfc:	059a      	lsls	r2, r3, #22
 8009bfe:	d402      	bmi.n	8009c06 <_vfiprintf_r+0x2a>
 8009c00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c02:	f7ff fa92 	bl	800912a <__retarget_lock_acquire_recursive>
 8009c06:	89ab      	ldrh	r3, [r5, #12]
 8009c08:	071b      	lsls	r3, r3, #28
 8009c0a:	d501      	bpl.n	8009c10 <_vfiprintf_r+0x34>
 8009c0c:	692b      	ldr	r3, [r5, #16]
 8009c0e:	b99b      	cbnz	r3, 8009c38 <_vfiprintf_r+0x5c>
 8009c10:	4629      	mov	r1, r5
 8009c12:	4630      	mov	r0, r6
 8009c14:	f000 f938 	bl	8009e88 <__swsetup_r>
 8009c18:	b170      	cbz	r0, 8009c38 <_vfiprintf_r+0x5c>
 8009c1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c1c:	07dc      	lsls	r4, r3, #31
 8009c1e:	d504      	bpl.n	8009c2a <_vfiprintf_r+0x4e>
 8009c20:	f04f 30ff 	mov.w	r0, #4294967295
 8009c24:	b01d      	add	sp, #116	@ 0x74
 8009c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2a:	89ab      	ldrh	r3, [r5, #12]
 8009c2c:	0598      	lsls	r0, r3, #22
 8009c2e:	d4f7      	bmi.n	8009c20 <_vfiprintf_r+0x44>
 8009c30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c32:	f7ff fa7b 	bl	800912c <__retarget_lock_release_recursive>
 8009c36:	e7f3      	b.n	8009c20 <_vfiprintf_r+0x44>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c3c:	2320      	movs	r3, #32
 8009c3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c42:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c46:	2330      	movs	r3, #48	@ 0x30
 8009c48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009df8 <_vfiprintf_r+0x21c>
 8009c4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c50:	f04f 0901 	mov.w	r9, #1
 8009c54:	4623      	mov	r3, r4
 8009c56:	469a      	mov	sl, r3
 8009c58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c5c:	b10a      	cbz	r2, 8009c62 <_vfiprintf_r+0x86>
 8009c5e:	2a25      	cmp	r2, #37	@ 0x25
 8009c60:	d1f9      	bne.n	8009c56 <_vfiprintf_r+0x7a>
 8009c62:	ebba 0b04 	subs.w	fp, sl, r4
 8009c66:	d00b      	beq.n	8009c80 <_vfiprintf_r+0xa4>
 8009c68:	465b      	mov	r3, fp
 8009c6a:	4622      	mov	r2, r4
 8009c6c:	4629      	mov	r1, r5
 8009c6e:	4630      	mov	r0, r6
 8009c70:	f7ff ffa2 	bl	8009bb8 <__sfputs_r>
 8009c74:	3001      	adds	r0, #1
 8009c76:	f000 80a7 	beq.w	8009dc8 <_vfiprintf_r+0x1ec>
 8009c7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c7c:	445a      	add	r2, fp
 8009c7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c80:	f89a 3000 	ldrb.w	r3, [sl]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	f000 809f 	beq.w	8009dc8 <_vfiprintf_r+0x1ec>
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c94:	f10a 0a01 	add.w	sl, sl, #1
 8009c98:	9304      	str	r3, [sp, #16]
 8009c9a:	9307      	str	r3, [sp, #28]
 8009c9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ca0:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ca2:	4654      	mov	r4, sl
 8009ca4:	2205      	movs	r2, #5
 8009ca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009caa:	4853      	ldr	r0, [pc, #332]	@ (8009df8 <_vfiprintf_r+0x21c>)
 8009cac:	f7f6 fab0 	bl	8000210 <memchr>
 8009cb0:	9a04      	ldr	r2, [sp, #16]
 8009cb2:	b9d8      	cbnz	r0, 8009cec <_vfiprintf_r+0x110>
 8009cb4:	06d1      	lsls	r1, r2, #27
 8009cb6:	bf44      	itt	mi
 8009cb8:	2320      	movmi	r3, #32
 8009cba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cbe:	0713      	lsls	r3, r2, #28
 8009cc0:	bf44      	itt	mi
 8009cc2:	232b      	movmi	r3, #43	@ 0x2b
 8009cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cc8:	f89a 3000 	ldrb.w	r3, [sl]
 8009ccc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cce:	d015      	beq.n	8009cfc <_vfiprintf_r+0x120>
 8009cd0:	9a07      	ldr	r2, [sp, #28]
 8009cd2:	4654      	mov	r4, sl
 8009cd4:	2000      	movs	r0, #0
 8009cd6:	f04f 0c0a 	mov.w	ip, #10
 8009cda:	4621      	mov	r1, r4
 8009cdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ce0:	3b30      	subs	r3, #48	@ 0x30
 8009ce2:	2b09      	cmp	r3, #9
 8009ce4:	d94b      	bls.n	8009d7e <_vfiprintf_r+0x1a2>
 8009ce6:	b1b0      	cbz	r0, 8009d16 <_vfiprintf_r+0x13a>
 8009ce8:	9207      	str	r2, [sp, #28]
 8009cea:	e014      	b.n	8009d16 <_vfiprintf_r+0x13a>
 8009cec:	eba0 0308 	sub.w	r3, r0, r8
 8009cf0:	fa09 f303 	lsl.w	r3, r9, r3
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	9304      	str	r3, [sp, #16]
 8009cf8:	46a2      	mov	sl, r4
 8009cfa:	e7d2      	b.n	8009ca2 <_vfiprintf_r+0xc6>
 8009cfc:	9b03      	ldr	r3, [sp, #12]
 8009cfe:	1d19      	adds	r1, r3, #4
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	9103      	str	r1, [sp, #12]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	bfbb      	ittet	lt
 8009d08:	425b      	neglt	r3, r3
 8009d0a:	f042 0202 	orrlt.w	r2, r2, #2
 8009d0e:	9307      	strge	r3, [sp, #28]
 8009d10:	9307      	strlt	r3, [sp, #28]
 8009d12:	bfb8      	it	lt
 8009d14:	9204      	strlt	r2, [sp, #16]
 8009d16:	7823      	ldrb	r3, [r4, #0]
 8009d18:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d1a:	d10a      	bne.n	8009d32 <_vfiprintf_r+0x156>
 8009d1c:	7863      	ldrb	r3, [r4, #1]
 8009d1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d20:	d132      	bne.n	8009d88 <_vfiprintf_r+0x1ac>
 8009d22:	9b03      	ldr	r3, [sp, #12]
 8009d24:	1d1a      	adds	r2, r3, #4
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	9203      	str	r2, [sp, #12]
 8009d2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d2e:	3402      	adds	r4, #2
 8009d30:	9305      	str	r3, [sp, #20]
 8009d32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009e08 <_vfiprintf_r+0x22c>
 8009d36:	7821      	ldrb	r1, [r4, #0]
 8009d38:	2203      	movs	r2, #3
 8009d3a:	4650      	mov	r0, sl
 8009d3c:	f7f6 fa68 	bl	8000210 <memchr>
 8009d40:	b138      	cbz	r0, 8009d52 <_vfiprintf_r+0x176>
 8009d42:	9b04      	ldr	r3, [sp, #16]
 8009d44:	eba0 000a 	sub.w	r0, r0, sl
 8009d48:	2240      	movs	r2, #64	@ 0x40
 8009d4a:	4082      	lsls	r2, r0
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	3401      	adds	r4, #1
 8009d50:	9304      	str	r3, [sp, #16]
 8009d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d56:	4829      	ldr	r0, [pc, #164]	@ (8009dfc <_vfiprintf_r+0x220>)
 8009d58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d5c:	2206      	movs	r2, #6
 8009d5e:	f7f6 fa57 	bl	8000210 <memchr>
 8009d62:	2800      	cmp	r0, #0
 8009d64:	d03f      	beq.n	8009de6 <_vfiprintf_r+0x20a>
 8009d66:	4b26      	ldr	r3, [pc, #152]	@ (8009e00 <_vfiprintf_r+0x224>)
 8009d68:	bb1b      	cbnz	r3, 8009db2 <_vfiprintf_r+0x1d6>
 8009d6a:	9b03      	ldr	r3, [sp, #12]
 8009d6c:	3307      	adds	r3, #7
 8009d6e:	f023 0307 	bic.w	r3, r3, #7
 8009d72:	3308      	adds	r3, #8
 8009d74:	9303      	str	r3, [sp, #12]
 8009d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d78:	443b      	add	r3, r7
 8009d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d7c:	e76a      	b.n	8009c54 <_vfiprintf_r+0x78>
 8009d7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d82:	460c      	mov	r4, r1
 8009d84:	2001      	movs	r0, #1
 8009d86:	e7a8      	b.n	8009cda <_vfiprintf_r+0xfe>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	3401      	adds	r4, #1
 8009d8c:	9305      	str	r3, [sp, #20]
 8009d8e:	4619      	mov	r1, r3
 8009d90:	f04f 0c0a 	mov.w	ip, #10
 8009d94:	4620      	mov	r0, r4
 8009d96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d9a:	3a30      	subs	r2, #48	@ 0x30
 8009d9c:	2a09      	cmp	r2, #9
 8009d9e:	d903      	bls.n	8009da8 <_vfiprintf_r+0x1cc>
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d0c6      	beq.n	8009d32 <_vfiprintf_r+0x156>
 8009da4:	9105      	str	r1, [sp, #20]
 8009da6:	e7c4      	b.n	8009d32 <_vfiprintf_r+0x156>
 8009da8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dac:	4604      	mov	r4, r0
 8009dae:	2301      	movs	r3, #1
 8009db0:	e7f0      	b.n	8009d94 <_vfiprintf_r+0x1b8>
 8009db2:	ab03      	add	r3, sp, #12
 8009db4:	9300      	str	r3, [sp, #0]
 8009db6:	462a      	mov	r2, r5
 8009db8:	4b12      	ldr	r3, [pc, #72]	@ (8009e04 <_vfiprintf_r+0x228>)
 8009dba:	a904      	add	r1, sp, #16
 8009dbc:	4630      	mov	r0, r6
 8009dbe:	f3af 8000 	nop.w
 8009dc2:	4607      	mov	r7, r0
 8009dc4:	1c78      	adds	r0, r7, #1
 8009dc6:	d1d6      	bne.n	8009d76 <_vfiprintf_r+0x19a>
 8009dc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dca:	07d9      	lsls	r1, r3, #31
 8009dcc:	d405      	bmi.n	8009dda <_vfiprintf_r+0x1fe>
 8009dce:	89ab      	ldrh	r3, [r5, #12]
 8009dd0:	059a      	lsls	r2, r3, #22
 8009dd2:	d402      	bmi.n	8009dda <_vfiprintf_r+0x1fe>
 8009dd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dd6:	f7ff f9a9 	bl	800912c <__retarget_lock_release_recursive>
 8009dda:	89ab      	ldrh	r3, [r5, #12]
 8009ddc:	065b      	lsls	r3, r3, #25
 8009dde:	f53f af1f 	bmi.w	8009c20 <_vfiprintf_r+0x44>
 8009de2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009de4:	e71e      	b.n	8009c24 <_vfiprintf_r+0x48>
 8009de6:	ab03      	add	r3, sp, #12
 8009de8:	9300      	str	r3, [sp, #0]
 8009dea:	462a      	mov	r2, r5
 8009dec:	4b05      	ldr	r3, [pc, #20]	@ (8009e04 <_vfiprintf_r+0x228>)
 8009dee:	a904      	add	r1, sp, #16
 8009df0:	4630      	mov	r0, r6
 8009df2:	f7ff fc8f 	bl	8009714 <_printf_i>
 8009df6:	e7e4      	b.n	8009dc2 <_vfiprintf_r+0x1e6>
 8009df8:	0800a4f9 	.word	0x0800a4f9
 8009dfc:	0800a503 	.word	0x0800a503
 8009e00:	00000000 	.word	0x00000000
 8009e04:	08009bb9 	.word	0x08009bb9
 8009e08:	0800a4ff 	.word	0x0800a4ff

08009e0c <__swbuf_r>:
 8009e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0e:	460e      	mov	r6, r1
 8009e10:	4614      	mov	r4, r2
 8009e12:	4605      	mov	r5, r0
 8009e14:	b118      	cbz	r0, 8009e1e <__swbuf_r+0x12>
 8009e16:	6a03      	ldr	r3, [r0, #32]
 8009e18:	b90b      	cbnz	r3, 8009e1e <__swbuf_r+0x12>
 8009e1a:	f7fe ffed 	bl	8008df8 <__sinit>
 8009e1e:	69a3      	ldr	r3, [r4, #24]
 8009e20:	60a3      	str	r3, [r4, #8]
 8009e22:	89a3      	ldrh	r3, [r4, #12]
 8009e24:	071a      	lsls	r2, r3, #28
 8009e26:	d501      	bpl.n	8009e2c <__swbuf_r+0x20>
 8009e28:	6923      	ldr	r3, [r4, #16]
 8009e2a:	b943      	cbnz	r3, 8009e3e <__swbuf_r+0x32>
 8009e2c:	4621      	mov	r1, r4
 8009e2e:	4628      	mov	r0, r5
 8009e30:	f000 f82a 	bl	8009e88 <__swsetup_r>
 8009e34:	b118      	cbz	r0, 8009e3e <__swbuf_r+0x32>
 8009e36:	f04f 37ff 	mov.w	r7, #4294967295
 8009e3a:	4638      	mov	r0, r7
 8009e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e3e:	6823      	ldr	r3, [r4, #0]
 8009e40:	6922      	ldr	r2, [r4, #16]
 8009e42:	1a98      	subs	r0, r3, r2
 8009e44:	6963      	ldr	r3, [r4, #20]
 8009e46:	b2f6      	uxtb	r6, r6
 8009e48:	4283      	cmp	r3, r0
 8009e4a:	4637      	mov	r7, r6
 8009e4c:	dc05      	bgt.n	8009e5a <__swbuf_r+0x4e>
 8009e4e:	4621      	mov	r1, r4
 8009e50:	4628      	mov	r0, r5
 8009e52:	f7ff fe01 	bl	8009a58 <_fflush_r>
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d1ed      	bne.n	8009e36 <__swbuf_r+0x2a>
 8009e5a:	68a3      	ldr	r3, [r4, #8]
 8009e5c:	3b01      	subs	r3, #1
 8009e5e:	60a3      	str	r3, [r4, #8]
 8009e60:	6823      	ldr	r3, [r4, #0]
 8009e62:	1c5a      	adds	r2, r3, #1
 8009e64:	6022      	str	r2, [r4, #0]
 8009e66:	701e      	strb	r6, [r3, #0]
 8009e68:	6962      	ldr	r2, [r4, #20]
 8009e6a:	1c43      	adds	r3, r0, #1
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d004      	beq.n	8009e7a <__swbuf_r+0x6e>
 8009e70:	89a3      	ldrh	r3, [r4, #12]
 8009e72:	07db      	lsls	r3, r3, #31
 8009e74:	d5e1      	bpl.n	8009e3a <__swbuf_r+0x2e>
 8009e76:	2e0a      	cmp	r6, #10
 8009e78:	d1df      	bne.n	8009e3a <__swbuf_r+0x2e>
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	f7ff fdeb 	bl	8009a58 <_fflush_r>
 8009e82:	2800      	cmp	r0, #0
 8009e84:	d0d9      	beq.n	8009e3a <__swbuf_r+0x2e>
 8009e86:	e7d6      	b.n	8009e36 <__swbuf_r+0x2a>

08009e88 <__swsetup_r>:
 8009e88:	b538      	push	{r3, r4, r5, lr}
 8009e8a:	4b29      	ldr	r3, [pc, #164]	@ (8009f30 <__swsetup_r+0xa8>)
 8009e8c:	4605      	mov	r5, r0
 8009e8e:	6818      	ldr	r0, [r3, #0]
 8009e90:	460c      	mov	r4, r1
 8009e92:	b118      	cbz	r0, 8009e9c <__swsetup_r+0x14>
 8009e94:	6a03      	ldr	r3, [r0, #32]
 8009e96:	b90b      	cbnz	r3, 8009e9c <__swsetup_r+0x14>
 8009e98:	f7fe ffae 	bl	8008df8 <__sinit>
 8009e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ea0:	0719      	lsls	r1, r3, #28
 8009ea2:	d422      	bmi.n	8009eea <__swsetup_r+0x62>
 8009ea4:	06da      	lsls	r2, r3, #27
 8009ea6:	d407      	bmi.n	8009eb8 <__swsetup_r+0x30>
 8009ea8:	2209      	movs	r2, #9
 8009eaa:	602a      	str	r2, [r5, #0]
 8009eac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009eb0:	81a3      	strh	r3, [r4, #12]
 8009eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb6:	e033      	b.n	8009f20 <__swsetup_r+0x98>
 8009eb8:	0758      	lsls	r0, r3, #29
 8009eba:	d512      	bpl.n	8009ee2 <__swsetup_r+0x5a>
 8009ebc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ebe:	b141      	cbz	r1, 8009ed2 <__swsetup_r+0x4a>
 8009ec0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ec4:	4299      	cmp	r1, r3
 8009ec6:	d002      	beq.n	8009ece <__swsetup_r+0x46>
 8009ec8:	4628      	mov	r0, r5
 8009eca:	f7ff f95d 	bl	8009188 <_free_r>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ed2:	89a3      	ldrh	r3, [r4, #12]
 8009ed4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ed8:	81a3      	strh	r3, [r4, #12]
 8009eda:	2300      	movs	r3, #0
 8009edc:	6063      	str	r3, [r4, #4]
 8009ede:	6923      	ldr	r3, [r4, #16]
 8009ee0:	6023      	str	r3, [r4, #0]
 8009ee2:	89a3      	ldrh	r3, [r4, #12]
 8009ee4:	f043 0308 	orr.w	r3, r3, #8
 8009ee8:	81a3      	strh	r3, [r4, #12]
 8009eea:	6923      	ldr	r3, [r4, #16]
 8009eec:	b94b      	cbnz	r3, 8009f02 <__swsetup_r+0x7a>
 8009eee:	89a3      	ldrh	r3, [r4, #12]
 8009ef0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ef4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ef8:	d003      	beq.n	8009f02 <__swsetup_r+0x7a>
 8009efa:	4621      	mov	r1, r4
 8009efc:	4628      	mov	r0, r5
 8009efe:	f000 f88b 	bl	800a018 <__smakebuf_r>
 8009f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f06:	f013 0201 	ands.w	r2, r3, #1
 8009f0a:	d00a      	beq.n	8009f22 <__swsetup_r+0x9a>
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	60a2      	str	r2, [r4, #8]
 8009f10:	6962      	ldr	r2, [r4, #20]
 8009f12:	4252      	negs	r2, r2
 8009f14:	61a2      	str	r2, [r4, #24]
 8009f16:	6922      	ldr	r2, [r4, #16]
 8009f18:	b942      	cbnz	r2, 8009f2c <__swsetup_r+0xa4>
 8009f1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009f1e:	d1c5      	bne.n	8009eac <__swsetup_r+0x24>
 8009f20:	bd38      	pop	{r3, r4, r5, pc}
 8009f22:	0799      	lsls	r1, r3, #30
 8009f24:	bf58      	it	pl
 8009f26:	6962      	ldrpl	r2, [r4, #20]
 8009f28:	60a2      	str	r2, [r4, #8]
 8009f2a:	e7f4      	b.n	8009f16 <__swsetup_r+0x8e>
 8009f2c:	2000      	movs	r0, #0
 8009f2e:	e7f7      	b.n	8009f20 <__swsetup_r+0x98>
 8009f30:	20000030 	.word	0x20000030

08009f34 <_raise_r>:
 8009f34:	291f      	cmp	r1, #31
 8009f36:	b538      	push	{r3, r4, r5, lr}
 8009f38:	4605      	mov	r5, r0
 8009f3a:	460c      	mov	r4, r1
 8009f3c:	d904      	bls.n	8009f48 <_raise_r+0x14>
 8009f3e:	2316      	movs	r3, #22
 8009f40:	6003      	str	r3, [r0, #0]
 8009f42:	f04f 30ff 	mov.w	r0, #4294967295
 8009f46:	bd38      	pop	{r3, r4, r5, pc}
 8009f48:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009f4a:	b112      	cbz	r2, 8009f52 <_raise_r+0x1e>
 8009f4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f50:	b94b      	cbnz	r3, 8009f66 <_raise_r+0x32>
 8009f52:	4628      	mov	r0, r5
 8009f54:	f000 f830 	bl	8009fb8 <_getpid_r>
 8009f58:	4622      	mov	r2, r4
 8009f5a:	4601      	mov	r1, r0
 8009f5c:	4628      	mov	r0, r5
 8009f5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f62:	f000 b817 	b.w	8009f94 <_kill_r>
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d00a      	beq.n	8009f80 <_raise_r+0x4c>
 8009f6a:	1c59      	adds	r1, r3, #1
 8009f6c:	d103      	bne.n	8009f76 <_raise_r+0x42>
 8009f6e:	2316      	movs	r3, #22
 8009f70:	6003      	str	r3, [r0, #0]
 8009f72:	2001      	movs	r0, #1
 8009f74:	e7e7      	b.n	8009f46 <_raise_r+0x12>
 8009f76:	2100      	movs	r1, #0
 8009f78:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009f7c:	4620      	mov	r0, r4
 8009f7e:	4798      	blx	r3
 8009f80:	2000      	movs	r0, #0
 8009f82:	e7e0      	b.n	8009f46 <_raise_r+0x12>

08009f84 <raise>:
 8009f84:	4b02      	ldr	r3, [pc, #8]	@ (8009f90 <raise+0xc>)
 8009f86:	4601      	mov	r1, r0
 8009f88:	6818      	ldr	r0, [r3, #0]
 8009f8a:	f7ff bfd3 	b.w	8009f34 <_raise_r>
 8009f8e:	bf00      	nop
 8009f90:	20000030 	.word	0x20000030

08009f94 <_kill_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	4d07      	ldr	r5, [pc, #28]	@ (8009fb4 <_kill_r+0x20>)
 8009f98:	2300      	movs	r3, #0
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	4608      	mov	r0, r1
 8009f9e:	4611      	mov	r1, r2
 8009fa0:	602b      	str	r3, [r5, #0]
 8009fa2:	f7f8 fa7b 	bl	800249c <_kill>
 8009fa6:	1c43      	adds	r3, r0, #1
 8009fa8:	d102      	bne.n	8009fb0 <_kill_r+0x1c>
 8009faa:	682b      	ldr	r3, [r5, #0]
 8009fac:	b103      	cbz	r3, 8009fb0 <_kill_r+0x1c>
 8009fae:	6023      	str	r3, [r4, #0]
 8009fb0:	bd38      	pop	{r3, r4, r5, pc}
 8009fb2:	bf00      	nop
 8009fb4:	20000e08 	.word	0x20000e08

08009fb8 <_getpid_r>:
 8009fb8:	f7f8 ba68 	b.w	800248c <_getpid>

08009fbc <_malloc_usable_size_r>:
 8009fbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fc0:	1f18      	subs	r0, r3, #4
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	bfbc      	itt	lt
 8009fc6:	580b      	ldrlt	r3, [r1, r0]
 8009fc8:	18c0      	addlt	r0, r0, r3
 8009fca:	4770      	bx	lr

08009fcc <__swhatbuf_r>:
 8009fcc:	b570      	push	{r4, r5, r6, lr}
 8009fce:	460c      	mov	r4, r1
 8009fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fd4:	2900      	cmp	r1, #0
 8009fd6:	b096      	sub	sp, #88	@ 0x58
 8009fd8:	4615      	mov	r5, r2
 8009fda:	461e      	mov	r6, r3
 8009fdc:	da0d      	bge.n	8009ffa <__swhatbuf_r+0x2e>
 8009fde:	89a3      	ldrh	r3, [r4, #12]
 8009fe0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009fe4:	f04f 0100 	mov.w	r1, #0
 8009fe8:	bf14      	ite	ne
 8009fea:	2340      	movne	r3, #64	@ 0x40
 8009fec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ff0:	2000      	movs	r0, #0
 8009ff2:	6031      	str	r1, [r6, #0]
 8009ff4:	602b      	str	r3, [r5, #0]
 8009ff6:	b016      	add	sp, #88	@ 0x58
 8009ff8:	bd70      	pop	{r4, r5, r6, pc}
 8009ffa:	466a      	mov	r2, sp
 8009ffc:	f000 f848 	bl	800a090 <_fstat_r>
 800a000:	2800      	cmp	r0, #0
 800a002:	dbec      	blt.n	8009fde <__swhatbuf_r+0x12>
 800a004:	9901      	ldr	r1, [sp, #4]
 800a006:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a00a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a00e:	4259      	negs	r1, r3
 800a010:	4159      	adcs	r1, r3
 800a012:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a016:	e7eb      	b.n	8009ff0 <__swhatbuf_r+0x24>

0800a018 <__smakebuf_r>:
 800a018:	898b      	ldrh	r3, [r1, #12]
 800a01a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a01c:	079d      	lsls	r5, r3, #30
 800a01e:	4606      	mov	r6, r0
 800a020:	460c      	mov	r4, r1
 800a022:	d507      	bpl.n	800a034 <__smakebuf_r+0x1c>
 800a024:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a028:	6023      	str	r3, [r4, #0]
 800a02a:	6123      	str	r3, [r4, #16]
 800a02c:	2301      	movs	r3, #1
 800a02e:	6163      	str	r3, [r4, #20]
 800a030:	b003      	add	sp, #12
 800a032:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a034:	ab01      	add	r3, sp, #4
 800a036:	466a      	mov	r2, sp
 800a038:	f7ff ffc8 	bl	8009fcc <__swhatbuf_r>
 800a03c:	9f00      	ldr	r7, [sp, #0]
 800a03e:	4605      	mov	r5, r0
 800a040:	4639      	mov	r1, r7
 800a042:	4630      	mov	r0, r6
 800a044:	f7ff f914 	bl	8009270 <_malloc_r>
 800a048:	b948      	cbnz	r0, 800a05e <__smakebuf_r+0x46>
 800a04a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a04e:	059a      	lsls	r2, r3, #22
 800a050:	d4ee      	bmi.n	800a030 <__smakebuf_r+0x18>
 800a052:	f023 0303 	bic.w	r3, r3, #3
 800a056:	f043 0302 	orr.w	r3, r3, #2
 800a05a:	81a3      	strh	r3, [r4, #12]
 800a05c:	e7e2      	b.n	800a024 <__smakebuf_r+0xc>
 800a05e:	89a3      	ldrh	r3, [r4, #12]
 800a060:	6020      	str	r0, [r4, #0]
 800a062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a066:	81a3      	strh	r3, [r4, #12]
 800a068:	9b01      	ldr	r3, [sp, #4]
 800a06a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a06e:	b15b      	cbz	r3, 800a088 <__smakebuf_r+0x70>
 800a070:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a074:	4630      	mov	r0, r6
 800a076:	f000 f81d 	bl	800a0b4 <_isatty_r>
 800a07a:	b128      	cbz	r0, 800a088 <__smakebuf_r+0x70>
 800a07c:	89a3      	ldrh	r3, [r4, #12]
 800a07e:	f023 0303 	bic.w	r3, r3, #3
 800a082:	f043 0301 	orr.w	r3, r3, #1
 800a086:	81a3      	strh	r3, [r4, #12]
 800a088:	89a3      	ldrh	r3, [r4, #12]
 800a08a:	431d      	orrs	r5, r3
 800a08c:	81a5      	strh	r5, [r4, #12]
 800a08e:	e7cf      	b.n	800a030 <__smakebuf_r+0x18>

0800a090 <_fstat_r>:
 800a090:	b538      	push	{r3, r4, r5, lr}
 800a092:	4d07      	ldr	r5, [pc, #28]	@ (800a0b0 <_fstat_r+0x20>)
 800a094:	2300      	movs	r3, #0
 800a096:	4604      	mov	r4, r0
 800a098:	4608      	mov	r0, r1
 800a09a:	4611      	mov	r1, r2
 800a09c:	602b      	str	r3, [r5, #0]
 800a09e:	f7f8 fa5d 	bl	800255c <_fstat>
 800a0a2:	1c43      	adds	r3, r0, #1
 800a0a4:	d102      	bne.n	800a0ac <_fstat_r+0x1c>
 800a0a6:	682b      	ldr	r3, [r5, #0]
 800a0a8:	b103      	cbz	r3, 800a0ac <_fstat_r+0x1c>
 800a0aa:	6023      	str	r3, [r4, #0]
 800a0ac:	bd38      	pop	{r3, r4, r5, pc}
 800a0ae:	bf00      	nop
 800a0b0:	20000e08 	.word	0x20000e08

0800a0b4 <_isatty_r>:
 800a0b4:	b538      	push	{r3, r4, r5, lr}
 800a0b6:	4d06      	ldr	r5, [pc, #24]	@ (800a0d0 <_isatty_r+0x1c>)
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	4604      	mov	r4, r0
 800a0bc:	4608      	mov	r0, r1
 800a0be:	602b      	str	r3, [r5, #0]
 800a0c0:	f7f8 fa5c 	bl	800257c <_isatty>
 800a0c4:	1c43      	adds	r3, r0, #1
 800a0c6:	d102      	bne.n	800a0ce <_isatty_r+0x1a>
 800a0c8:	682b      	ldr	r3, [r5, #0]
 800a0ca:	b103      	cbz	r3, 800a0ce <_isatty_r+0x1a>
 800a0cc:	6023      	str	r3, [r4, #0]
 800a0ce:	bd38      	pop	{r3, r4, r5, pc}
 800a0d0:	20000e08 	.word	0x20000e08

0800a0d4 <_init>:
 800a0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0d6:	bf00      	nop
 800a0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0da:	bc08      	pop	{r3}
 800a0dc:	469e      	mov	lr, r3
 800a0de:	4770      	bx	lr

0800a0e0 <_fini>:
 800a0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e2:	bf00      	nop
 800a0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0e6:	bc08      	pop	{r3}
 800a0e8:	469e      	mov	lr, r3
 800a0ea:	4770      	bx	lr
