/* $Id: $
 * 
 * $Copyright: Copyright 2015 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 * 
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 * search for 'sw_state_cbs_t' for the root of the struct
 */

#ifndef _SHR_SW_STATE_DPP_SOC_ARAD_TM_ARAD_EGR_PORTS_ACCESS_H_
#define _SHR_SW_STATE_DPP_SOC_ARAD_TM_ARAD_EGR_PORTS_ACCESS_H_

/********************************* access calbacks definitions *************************************/
/* this set of callbacks, are the callbacks used in the access calbacks struct 'sw_state_cbs_t' to */
/* access the data in 'sw_state_t'.                                                                */
/* the calbacks are inserted into the access struct by 'sw_state_access_cb_init'.                  */
/***************************************************************************************************/

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_set_cb)(
    int _unit, CONST ARAD_DEV_EGR_PORTS *arad_egr_ports);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_get_cb)(
    int _unit, ARAD_DEV_EGR_PORTS *arad_egr_ports);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_alloc */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_alloc_cb)(
    int _unit);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_is_allocated */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_is_allocated_cb)(
    int _unit, uint8 *is_allocated);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_free */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_free_cb)(
    int _unit);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_set_cb)(
    int _unit, int port_reserved_reassembly_context_idx, uint32 port_reserved_reassembly_context);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_get_cb)(
    int _unit, int port_reserved_reassembly_context_idx, uint32 *port_reserved_reassembly_context);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_set_cb)(
    int _unit, int port_priority_cal_idx, CONST ARAD_SW_DB_DEV_EGR_PORT_PRIORITY *port_priority_cal);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_get_cb)(
    int _unit, int port_priority_cal_idx, ARAD_SW_DB_DEV_EGR_PORT_PRIORITY *port_priority_cal);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_set_cb)(
    int _unit, int port_priority_cal_idx, int queue_rate_idx, CONST ARAD_SW_DB_DEV_RATE *queue_rate);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_get_cb)(
    int _unit, int port_priority_cal_idx, int queue_rate_idx, ARAD_SW_DB_DEV_RATE *queue_rate);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_set_cb)(
    int _unit, int port_priority_cal_idx, int queue_rate_idx, uint8 valid);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_get_cb)(
    int _unit, int port_priority_cal_idx, int queue_rate_idx, uint8 *valid);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_set_cb)(
    int _unit, int port_priority_cal_idx, int queue_rate_idx, uint32 egq_rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_get_cb)(
    int _unit, int port_priority_cal_idx, int queue_rate_idx, uint32 *egq_rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_set_cb)(
    int _unit, int port_priority_cal_idx, int queue_rate_idx, uint32 egq_bursts);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_get_cb)(
    int _unit, int port_priority_cal_idx, int queue_rate_idx, uint32 *egq_bursts);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_set_cb)(
    int _unit, int tcg_cal_idx, CONST ARAD_SW_DB_DEV_EGR_TCG *tcg_cal);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_get_cb)(
    int _unit, int tcg_cal_idx, ARAD_SW_DB_DEV_EGR_TCG *tcg_cal);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_set_cb)(
    int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, CONST ARAD_SW_DB_DEV_RATE *tcg_rate);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_get_cb)(
    int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, ARAD_SW_DB_DEV_RATE *tcg_rate);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_set_cb)(
    int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint8 valid);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_get_cb)(
    int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint8 *valid);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_set_cb)(
    int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint32 egq_rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_get_cb)(
    int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint32 *egq_rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_set_cb)(
    int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint32 egq_bursts);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_get_cb)(
    int _unit, int tcg_cal_idx, int tcg_rate_idx_0, int tcg_rate_idx_1, uint32 *egq_bursts);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_set_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, CONST ARAD_SW_DB_DEV_EGR_RATE *rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_get_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, ARAD_SW_DB_DEV_EGR_RATE *rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_set_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, uint8 valid);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_get_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, uint8 *valid);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_set_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, uint32 sch_rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_get_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, uint32 *sch_rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_set_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, uint32 egq_rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_get_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, uint32 *egq_rates);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_set_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, uint32 egq_bursts);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_get_cb)(
    int _unit, int rates_idx_0, int rates_idx_1, uint32 *egq_bursts);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_set_cb)(
    int _unit, int port_priority_idx_0, int port_priority_idx_1, CONST ARAD_SW_DB_DEV_EGR_SCH_PORT_PRIORITY_SHAPER *port_priority);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_get_cb)(
    int _unit, int port_priority_idx_0, int port_priority_idx_1, ARAD_SW_DB_DEV_EGR_SCH_PORT_PRIORITY_SHAPER *port_priority);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_set_cb)(
    int _unit, int port_priority_idx_0, int port_priority_idx_1, int priority_shaper_rate);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_get_cb)(
    int _unit, int port_priority_idx_0, int port_priority_idx_1, int *priority_shaper_rate);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_set_cb)(
    int _unit, int port_priority_idx_0, int port_priority_idx_1, uint8 valid);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_get_cb)(
    int _unit, int port_priority_idx_0, int port_priority_idx_1, uint8 *valid);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_set_cb)(
    int _unit, int chan_arb_idx_0, int chan_arb_idx_1, CONST ARAD_SW_DB_DEV_EGR_CHAN_ARB *chan_arb);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_get_cb)(
    int _unit, int chan_arb_idx_0, int chan_arb_idx_1, ARAD_SW_DB_DEV_EGR_CHAN_ARB *chan_arb);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_set_cb)(
    int _unit, int chan_arb_idx_0, int chan_arb_idx_1, uint32 nof_calcal_instances);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_get_cb)(
    int _unit, int chan_arb_idx_0, int chan_arb_idx_1, uint32 *nof_calcal_instances);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_set_cb)(
    int _unit, int calcal_length_idx, uint32 calcal_length);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_get_cb)(
    int _unit, int calcal_length_idx, uint32 *calcal_length);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_set_cb)(
    int _unit, uint8 egq_tcg_qpair_shaper_enable);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_get_cb)(
    int _unit, uint8 *egq_tcg_qpair_shaper_enable);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_set_cb)(
    int _unit, int erp_interface_id_idx, ARAD_INTERFACE_ID erp_interface_id);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_get_cb)(
    int _unit, int erp_interface_id_idx, ARAD_INTERFACE_ID *erp_interface_id);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_set_cb)(
    int _unit, int ports_prog_editor_profile_idx, ARAD_EGR_PROG_TM_PORT_PROFILE ports_prog_editor_profile);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_get_cb)(
    int _unit, int ports_prog_editor_profile_idx, ARAD_EGR_PROG_TM_PORT_PROFILE *ports_prog_editor_profile);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_set_cb)(
    int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, CONST ARAD_SW_DB_DEV_EGR_SCH_TCG_SHAPER *tcg_shaper);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_get_cb)(
    int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, ARAD_SW_DB_DEV_EGR_SCH_TCG_SHAPER *tcg_shaper);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_set_cb)(
    int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, int tcg_shaper_rate);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_get_cb)(
    int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, int *tcg_shaper_rate);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_set */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_set_cb)(
    int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, uint8 valid);

/* implemented by: sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_get */
typedef int (*sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_get_cb)(
    int _unit, int tcg_shaper_idx_0, int tcg_shaper_idx_1, uint8 *valid);

/*********************************** access calbacks struct ****************************************/
/* this set of structs, rooted at 'sw_state_cbs_t' define the access layer for the entire SW state.*/
/* use this tree to alloc/free/set/get fields in the sw state rooted at 'sw_state_t'.              */
/* NOTE: 'sw_state_t' data should not be accessed directly.                                        */
/***************************************************************************************************/

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_get_cb get;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_valid_cbs_t valid;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_rates_cbs_t egq_rates;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_egq_bursts_cbs_t egq_bursts;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_get_cb get;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_queue_rate_cbs_t queue_rate;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_get_cb get;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_valid_cbs_t valid;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_rates_cbs_t egq_rates;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_egq_bursts_cbs_t egq_bursts;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_get_cb get;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_tcg_rate_cbs_t tcg_rate;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_get_cb get;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_valid_cbs_t valid;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_sch_rates_cbs_t sch_rates;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_rates_cbs_t egq_rates;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_egq_bursts_cbs_t egq_bursts;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_get_cb get;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_priority_shaper_rate_cbs_t priority_shaper_rate;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_valid_cbs_t valid;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_get_cb get;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_nof_calcal_instances_cbs_t nof_calcal_instances;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_get_cb get;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_get_cb get;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_tcg_shaper_rate_cbs_t tcg_shaper_rate;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_valid_cbs_t valid;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_cbs_t;

typedef struct sw_state_dpp_soc_arad_tm_arad_egr_ports_cbs_s {
    sw_state_dpp_soc_arad_tm_arad_egr_ports_set_cb set;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_get_cb get;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_alloc_cb alloc;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_is_allocated_cb is_allocated;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_free_cb free;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_reserved_reassembly_context_cbs_t port_reserved_reassembly_context;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cal_cbs_t port_priority_cal;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_cal_cbs_t tcg_cal;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_rates_cbs_t rates;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_port_priority_cbs_t port_priority;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_chan_arb_cbs_t chan_arb;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_calcal_length_cbs_t calcal_length;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_egq_tcg_qpair_shaper_enable_cbs_t egq_tcg_qpair_shaper_enable;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_erp_interface_id_cbs_t erp_interface_id;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_ports_prog_editor_profile_cbs_t ports_prog_editor_profile;
    sw_state_dpp_soc_arad_tm_arad_egr_ports_tcg_shaper_cbs_t tcg_shaper;
} sw_state_dpp_soc_arad_tm_arad_egr_ports_cbs_t;


int sw_state_dpp_soc_arad_tm_arad_egr_ports_access_cb_init(int _unit);

#endif /* _SHR_SW_STATE_DPP_SOC_ARAD_TM_ARAD_EGR_PORTS_ACCESS_H_ */
