<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: alu</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a> | <a href="hvp.CVA6 Verification Master Plan.html" ><b>hvp</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_alu'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_alu')">alu</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod19.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod19.html#Cond" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('cva6/core/alu.sv')">/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/12/riscv/nonsecure/cva6/core/alu.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod19.html#inst_tag_27"  onclick="showContent('inst_tag_27')">uvmt_cva6_tb.cva6_dut_wrap.cva6_tb_wrapper_i.cva6_only_pipeline.i_cva6_pipeline.ex_stage_i.alu_i</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod19.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod19.html#Cond" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_alu'>
<hr>
<a name="inst_tag_27"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_27" >uvmt_cva6_tb.cva6_dut_wrap.cva6_tb_wrapper_i.cva6_only_pipeline.i_cva6_pipeline.ex_stage_i.alu_i</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod19.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod19.html#Cond" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod40.html#inst_tag_153" >ex_stage_i</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_21" id="tag_urg_inst_21">gen_bitmanip.i_clz_64b</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_alu'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod19.html" >alu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>53</td><td>53</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>188</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>295</td><td>34</td><td>34</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
77                        always_comb begin
78         1/1              operand_a_bitmanip = fu_data_i.operand_a;
79                      
80         1/1              if (CVA6Cfg.RVB) begin
81         1/1                if (CVA6Cfg.IS_XLEN64) begin
82         <font color = "grey">unreachable  </font>        unique case (fu_data_i.operation)
83         <font color = "grey">unreachable  </font>          SH1ADDUW:           operand_a_bitmanip = fu_data_i.operand_a[31:0] &lt;&lt; 1;
84         <font color = "grey">unreachable  </font>          SH2ADDUW:           operand_a_bitmanip = fu_data_i.operand_a[31:0] &lt;&lt; 2;
85         <font color = "grey">unreachable  </font>          SH3ADDUW:           operand_a_bitmanip = fu_data_i.operand_a[31:0] &lt;&lt; 3;
86         <font color = "grey">unreachable  </font>          CTZW:               operand_a_bitmanip = operand_a_rev32;
87         <font color = "grey">unreachable  </font>          ADDUW, CPOPW, CLZW: operand_a_bitmanip = fu_data_i.operand_a[31:0];
88         <font color = "grey">unreachable  </font>          default:            ;
89                              endcase
90                            end
                        MISSING_ELSE
91         1/1                unique case (fu_data_i.operation)
92         1/1                  SH1ADD:  operand_a_bitmanip = fu_data_i.operand_a &lt;&lt; 1;
93         1/1                  SH2ADD:  operand_a_bitmanip = fu_data_i.operand_a &lt;&lt; 2;
94         1/1                  SH3ADD:  operand_a_bitmanip = fu_data_i.operand_a &lt;&lt; 3;
95         1/1                  CTZ:     operand_a_bitmanip = operand_a_rev;
96         1/1                  default: ;
97                            endcase
98                          end
                   <font color = "red">==>  MISSING_ELSE</font>
99                        end
100                     
101                       // prepare operand a
102                       assign adder_in_a         = {operand_a_bitmanip, 1'b1};
103                     
104                       // prepare operand b
105                       assign operand_b_neg      = {fu_data_i.operand_b, 1'b0} ^ {CVA6Cfg.XLEN + 1{adder_op_b_negate}};
106                       assign adder_in_b         = operand_b_neg;
107                     
108                       // actual adder
109                       assign adder_result_ext_o = adder_in_a + adder_in_b;
110                       assign adder_result       = adder_result_ext_o[CVA6Cfg.XLEN:1];
111                       assign adder_z_flag       = ~|adder_result;
112                     
113                       // get the right branch comparison result
114                       if (HasBranch) begin
115                         always_comb begin : branch_resolve
116                           // set comparison by default
117        1/1                case (fu_data_i.operation)
118        1/1                  EQ:       alu_branch_res_o = adder_z_flag;
119        1/1                  NE:       alu_branch_res_o = ~adder_z_flag;
120        1/1                  LTS, LTU: alu_branch_res_o = less;
121        1/1                  GES, GEU: alu_branch_res_o = ~less;
122        1/1                  default:  alu_branch_res_o = 1'b1;
123                           endcase
124                         end
125                       end else begin
126                         assign alu_branch_res_o = 1'b0;
127                       end
128                     
129                       // ---------
130                       // Shifts
131                       // ---------
132                     
133                       logic                    shift_left;  // should we shift left
134                       logic                    shift_arithmetic;
135                     
136                       logic [CVA6Cfg.XLEN-1:0] shift_amt;  // amount of shift, to the right
137                       logic [CVA6Cfg.XLEN-1:0] shift_op_a;  // input of the shifter
138                       logic [            31:0] shift_op_a32;  // input to the 32 bit shift operation
139                     
140                       logic [CVA6Cfg.XLEN-1:0] shift_result;
141                       logic [            31:0] shift_result32;
142                     
143                       logic [  CVA6Cfg.XLEN:0] shift_right_result;
144                       logic [            32:0] shift_right_result32;
145                     
146                       logic [CVA6Cfg.XLEN-1:0] shift_left_result;
147                       logic [            31:0] shift_left_result32;
148                     
149                       assign shift_amt = fu_data_i.operand_b;
150                     
151                       assign shift_left = (fu_data_i.operation == SLL) | (CVA6Cfg.IS_XLEN64 &amp;&amp; fu_data_i.operation == SLLW);
152                     
153                       assign shift_arithmetic = (fu_data_i.operation == SRA) | (CVA6Cfg.IS_XLEN64 &amp;&amp; fu_data_i.operation == SRAW);
154                     
155                       // right shifts, we let the synthesizer optimize this
156                       logic [CVA6Cfg.XLEN:0] shift_op_a_64;
157                       logic [32:0] shift_op_a_32;
158                     
159                       // choose the bit reversed or the normal input for shift operand a
160                       assign shift_op_a           = shift_left ? operand_a_rev : fu_data_i.operand_a;
161                       assign shift_op_a32         = shift_left ? operand_a_rev32 : fu_data_i.operand_a[31:0];
162                     
163                       assign shift_op_a_64        = {shift_arithmetic &amp; shift_op_a[CVA6Cfg.XLEN-1], shift_op_a};
164                       assign shift_op_a_32        = {shift_arithmetic &amp; shift_op_a[31], shift_op_a32};
165                     
166                       assign shift_right_result   = $unsigned($signed(shift_op_a_64) &gt;&gt;&gt; shift_amt[5:0]);
167                     
168                       assign shift_right_result32 = $unsigned($signed(shift_op_a_32) &gt;&gt;&gt; shift_amt[4:0]);
169                       // bit reverse the shift_right_result for left shifts
170                       genvar j;
171                       generate
172                         for (j = 0; j &lt; CVA6Cfg.XLEN; j++)
173                           assign shift_left_result[j] = shift_right_result[CVA6Cfg.XLEN-1-j];
174                     
175                         for (j = 0; j &lt; 32; j++) assign shift_left_result32[j] = shift_right_result32[31-j];
176                     
177                       endgenerate
178                     
179                       assign shift_result   = shift_left ? shift_left_result : shift_right_result[CVA6Cfg.XLEN-1:0];
180                       assign shift_result32 = shift_left ? shift_left_result32 : shift_right_result32[31:0];
181                     
182                       // ------------
183                       // Comparisons
184                       // ------------
185                     
186                       always_comb begin
187                         logic sgn;
188        1/1              sgn = 1'b0;
189                     
190        1/1              if ((fu_data_i.operation == SLTS) ||
191                                 (fu_data_i.operation == LTS)  ||
192                                 (fu_data_i.operation == GES)  ||
193                                 (fu_data_i.operation == MAX)  ||
194                                 (fu_data_i.operation == MIN))
195        1/1                sgn = 1'b1;
                        MISSING_ELSE
196                     
197        1/1              less = ($signed({sgn &amp; fu_data_i.operand_a[CVA6Cfg.XLEN-1], fu_data_i.operand_a}) &lt;
198                                 $signed({sgn &amp; fu_data_i.operand_b[CVA6Cfg.XLEN-1], fu_data_i.operand_b}));
199                       end
200                     
201                       if (CVA6Cfg.RVB) begin : gen_bitmanip
202                         // Count Population + Count population Word
203                     
204                         popcount #(
205                             .INPUT_WIDTH(CVA6Cfg.XLEN)
206                         ) i_cpop_count (
207                             .data_i    (operand_a_bitmanip),
208                             .popcount_o(cpop)
209                         );
210                     
211                         // Count Leading/Trailing Zeros
212                         // 64b
213                         lzc #(
214                             .WIDTH(CVA6Cfg.XLEN),
215                             .MODE (1)
216                         ) i_clz_64b (
217                             .in_i(operand_a_bitmanip),
218                             .cnt_o(lz_tz_count),
219                             .empty_o(lz_tz_empty)
220                         );
221                         if (CVA6Cfg.IS_XLEN64) begin
222                           //32b
223                           lzc #(
224                               .WIDTH(32),
225                               .MODE (1)
226                           ) i_clz_32b (
227                               .in_i(operand_a_bitmanip[31:0]),
228                               .cnt_o(lz_tz_wcount),
229                               .empty_o(lz_tz_wempty)
230                           );
231                         end
232                       end
233                     
234                       if (CVA6Cfg.RVB) begin : gen_orcbw_rev8w_results
235                         assign orcbw = {
236                           {8{|fu_data_i.operand_a[31:24]}},
237                           {8{|fu_data_i.operand_a[23:16]}},
238                           {8{|fu_data_i.operand_a[15:8]}},
239                           {8{|fu_data_i.operand_a[7:0]}}
240                         };
241                         assign rev8w = {
242                           {fu_data_i.operand_a[7:0]},
243                           {fu_data_i.operand_a[15:8]},
244                           {fu_data_i.operand_a[23:16]},
245                           {fu_data_i.operand_a[31:24]}
246                         };
247                         if (CVA6Cfg.IS_XLEN64) begin : gen_64b
248                           assign orcbw_result = {
249                             {8{|fu_data_i.operand_a[63:56]}},
250                             {8{|fu_data_i.operand_a[55:48]}},
251                             {8{|fu_data_i.operand_a[47:40]}},
252                             {8{|fu_data_i.operand_a[39:32]}},
253                             orcbw
254                           };
255                           assign rev8w_result = {
256                             rev8w,
257                             {fu_data_i.operand_a[39:32]},
258                             {fu_data_i.operand_a[47:40]},
259                             {fu_data_i.operand_a[55:48]},
260                             {fu_data_i.operand_a[63:56]}
261                           };
262                         end else begin : gen_32b
263                           assign orcbw_result = orcbw;
264                           assign rev8w_result = rev8w;
265                         end
266                       end
267                     
268                       // ZKN gen block
269                       if (CVA6Cfg.ZKN &amp;&amp; CVA6Cfg.RVB) begin : zkn_gen_block
270                         genvar i, m, n;
271                         // Generate brev8_reversed by reversing bits within each byte
272                         for (i = 0; i &lt; (CVA6Cfg.XLEN / 8); i++) begin : brev8_gen
273                           for (m = 0; m &lt; 8; m++) begin : reverse_bits
274                             // Reversing the order of bits within a single byte
275                             assign brev8_reversed[(i&lt;&lt;3)+m] = fu_data_i.operand_a[(i&lt;&lt;3)+(7-m)];
276                           end
277                         end
278                         // Generate zip and unzip results
279                         if (CVA6Cfg.IS_XLEN32) begin
280                           for (n = 0; n &lt; 16; n++) begin : zip_unzip_gen
281                             // Assigning lower and upper half of operand into the even and odd positions of result
282                             assign zip_gen[n&lt;&lt;1] = fu_data_i.operand_a[n];
283                             assign zip_gen[(n&lt;&lt;1)+1] = fu_data_i.operand_a[n+16];
284                             // Assigning even and odd bits of operand into lower and upper halves of result
285                             assign unzip_gen[n] = fu_data_i.operand_a[n&lt;&lt;1];
286                             assign unzip_gen[n+16] = fu_data_i.operand_a[(n&lt;&lt;1)+1];
287                           end
288                         end
289                       end
290                     
291                       // -----------
292                       // Result MUX
293                       // -----------
294                       always_comb begin
295        1/1              result_o = '0;
296        1/1              if (CVA6Cfg.IS_XLEN64) begin
297        <font color = "grey">unreachable  </font>      unique case (fu_data_i.operation)
298                             // Add word: Ignore the upper bits and sign extend to 64 bit
299        <font color = "grey">unreachable  </font>        ADDW, SUBW: result_o = {{CVA6Cfg.XLEN - 32{adder_result[31]}}, adder_result[31:0]};
300        <font color = "grey">unreachable  </font>        SH1ADDUW, SH2ADDUW, SH3ADDUW: result_o = adder_result;
301                             // Shifts 32 bit
302                             SLLW, SRLW, SRAW:
303        <font color = "grey">unreachable  </font>        result_o = {{CVA6Cfg.XLEN - 32{shift_result32[31]}}, shift_result32[31:0]};
304        <font color = "grey">unreachable  </font>        default: ;
305                           endcase
306                         end
                        MISSING_ELSE
307        1/1              unique case (fu_data_i.operation)
308                           // Standard Operations
309        1/1                ANDL, ANDN: result_o = fu_data_i.operand_a &amp; operand_b_neg[CVA6Cfg.XLEN:1];
310        1/1                ORL, ORN: result_o = fu_data_i.operand_a | operand_b_neg[CVA6Cfg.XLEN:1];
311        1/1                XORL, XNOR: result_o = fu_data_i.operand_a ^ operand_b_neg[CVA6Cfg.XLEN:1];
312                           // Adder Operations
313        1/1                ADD, SUB, ADDUW, SH1ADD, SH2ADD, SH3ADD: result_o = adder_result;
314                           // Shift Operations
315        1/1                SLL, SRL, SRA: result_o = (CVA6Cfg.IS_XLEN64) ? shift_result : shift_result32;
316                           // Comparison Operations
317        1/1                SLTS, SLTU: result_o = {{CVA6Cfg.XLEN - 1{1'b0}}, less};
318        1/1                default: ;  // default case to suppress unique warning
319                         endcase
320                     
321        1/1              if (CVA6Cfg.RVB) begin
322                           // Index for Bitwise Rotation
323        1/1                bit_indx = 1 &lt;&lt; (fu_data_i.operand_b &amp; (CVA6Cfg.XLEN - 1));
324        1/1                if (CVA6Cfg.IS_XLEN64) begin
325                             // rolw, roriw, rorw
326        <font color = "grey">unreachable  </font>        rolw = ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} &lt;&lt; fu_data_i.operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} &gt;&gt; (CVA6Cfg.XLEN-32-fu_data_i.operand_b[4:0]));
327        <font color = "grey">unreachable  </font>        rorw = ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} &gt;&gt; fu_data_i.operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} &lt;&lt; (CVA6Cfg.XLEN-32-fu_data_i.operand_b[4:0]));
328        <font color = "grey">unreachable  </font>        unique case (fu_data_i.operation)
329                               CLZW, CTZW:
330        <font color = "grey">unreachable  </font>          result_o = (lz_tz_wempty) ? 32 : {{CVA6Cfg.XLEN - 5{1'b0}}, lz_tz_wcount};  // change
331        <font color = "grey">unreachable  </font>          ROLW: result_o = {{CVA6Cfg.XLEN - 32{rolw[31]}}, rolw};
332        <font color = "grey">unreachable  </font>          RORW, RORIW: result_o = {{CVA6Cfg.XLEN - 32{rorw[31]}}, rorw};
333        <font color = "grey">unreachable  </font>          default: ;
334                             endcase
335                           end
                        MISSING_ELSE
336        1/1                unique case (fu_data_i.operation)
337                             // Integer minimum/maximum
338        1/1                  MAX:  result_o = less ? fu_data_i.operand_b : fu_data_i.operand_a;
339        1/1                  MAXU: result_o = less ? fu_data_i.operand_b : fu_data_i.operand_a;
340        1/1                  MIN:  result_o = ~less ? fu_data_i.operand_b : fu_data_i.operand_a;
341        1/1                  MINU: result_o = ~less ? fu_data_i.operand_b : fu_data_i.operand_a;
342                     
343                             // Single bit instructions operations
344        1/1                  BCLR, BCLRI: result_o = fu_data_i.operand_a &amp; ~bit_indx;
345        1/1                  BEXT, BEXTI: result_o = {{CVA6Cfg.XLEN - 1{1'b0}}, |(fu_data_i.operand_a &amp; bit_indx)};
346        1/1                  BINV, BINVI: result_o = fu_data_i.operand_a ^ bit_indx;
347        1/1                  BSET, BSETI: result_o = fu_data_i.operand_a | bit_indx;
348                     
349                             // Count Leading/Trailing Zeros
350                             CLZ, CTZ:
351        1/1                  result_o = (lz_tz_empty) ? ({{CVA6Cfg.XLEN - $clog2(CVA6Cfg.XLEN) {1'b0}}, lz_tz_count} + 1)
352                                 : {{CVA6Cfg.XLEN - $clog2(CVA6Cfg.XLEN) {1'b0}}, lz_tz_count};
353                     
354                             // Count population
355        1/1                  CPOP, CPOPW: result_o = {{(CVA6Cfg.XLEN - ($clog2(CVA6Cfg.XLEN) + 1)) {1'b0}}, cpop};
356                     
357                             // Sign and Zero Extend
358        1/1                  SEXTB: result_o = {{CVA6Cfg.XLEN - 8{fu_data_i.operand_a[7]}}, fu_data_i.operand_a[7:0]};
359        1/1                  SEXTH: result_o = {{CVA6Cfg.XLEN - 16{fu_data_i.operand_a[15]}}, fu_data_i.operand_a[15:0]};
360        1/1                  ZEXTH: result_o = {{CVA6Cfg.XLEN - 16{1'b0}}, fu_data_i.operand_a[15:0]};
361                     
362                             // Bitwise Rotation
363                             ROL:
364        1/1                  result_o = (CVA6Cfg.IS_XLEN64) ? ((fu_data_i.operand_a &lt;&lt; fu_data_i.operand_b[5:0]) | (fu_data_i.operand_a &gt;&gt; (CVA6Cfg.XLEN-fu_data_i.operand_b[5:0]))) : ((fu_data_i.operand_a &lt;&lt; fu_data_i.operand_b[4:0]) | (fu_data_i.operand_a &gt;&gt; (CVA6Cfg.XLEN-fu_data_i.operand_b[4:0])));
365                     
366                             ROR, RORI:
367        1/1                  result_o = (CVA6Cfg.IS_XLEN64) ? ((fu_data_i.operand_a &gt;&gt; fu_data_i.operand_b[5:0]) | (fu_data_i.operand_a &lt;&lt; (CVA6Cfg.XLEN-fu_data_i.operand_b[5:0]))) : ((fu_data_i.operand_a &gt;&gt; fu_data_i.operand_b[4:0]) | (fu_data_i.operand_a &lt;&lt; (CVA6Cfg.XLEN-fu_data_i.operand_b[4:0])));
368                     
369        1/1                  ORCB: result_o = orcbw_result;
370        1/1                  REV8: result_o = rev8w_result;
371                     
372                             default:
373        1/1                  if (fu_data_i.operation == SLLIUW &amp;&amp; CVA6Cfg.IS_XLEN64)
374        <font color = "grey">unreachable  </font>          result_o = {{CVA6Cfg.XLEN-32{1'b0}}, fu_data_i.operand_a[31:0]} &lt;&lt; fu_data_i.operand_b[5:0];  // Left Shift 32 bit unsigned
                        MISSING_ELSE
375                           endcase
376                         end
                   <font color = "red">==>  MISSING_ELSE</font>
377        1/1              if (CVA6Cfg.RVZiCond) begin
378        <font color = "grey">unreachable  </font>      unique case (fu_data_i.operation)
379                             CZERO_EQZ:
380        <font color = "grey">unreachable  </font>        result_o = (|fu_data_i.operand_b) ? fu_data_i.operand_a : '0;  // move zero to rd if rs2 is equal to zero else rs1
381                             CZERO_NEZ:
382        <font color = "grey">unreachable  </font>        result_o = (|fu_data_i.operand_b) ? '0 : fu_data_i.operand_a; // move zero to rd if rs2 is nonzero else rs1
383        <font color = "grey">unreachable  </font>        default: ;  // default case to suppress unique warning
384                           endcase
385                         end
                        MISSING_ELSE
386                         // ZKN instructions
387        1/1              if (CVA6Cfg.ZKN &amp;&amp; CVA6Cfg.RVB) begin
388        <font color = "grey">unreachable  </font>      unique case (fu_data_i.operation)
389                             PACK:
390        <font color = "grey">unreachable  </font>        result_o = (CVA6Cfg.IS_XLEN32) ? ({fu_data_i.operand_b[15:0], fu_data_i.operand_a[15:0]}) : ({fu_data_i.operand_b[31:0], fu_data_i.operand_a[31:0]});
391                             PACK_H:
392        <font color = "grey">unreachable  </font>        result_o = (CVA6Cfg.IS_XLEN32) ? ({16'b0, fu_data_i.operand_b[7:0], fu_data_i.operand_a[7:0]}) : ({48'b0, fu_data_i.operand_b[7:0], fu_data_i.operand_a[7:0]});
393        <font color = "grey">unreachable  </font>        BREV8: result_o = brev8_reversed;
394        <font color = "grey">unreachable  </font>        default: ;
395                           endcase
396        <font color = "grey">unreachable  </font>      if (fu_data_i.operation == PACK_W &amp;&amp; CVA6Cfg.IS_XLEN64)
397        <font color = "grey">unreachable  </font>        result_o = {
                   <font color = "red">==>  MISSING_ELSE</font>
398                               {32{fu_data_i.operand_b[15]}}, {fu_data_i.operand_b[15:0]}, {fu_data_i.operand_a[15:0]}
399                             };
400        <font color = "grey">unreachable  </font>      if (fu_data_i.operation == UNZIP &amp;&amp; CVA6Cfg.IS_XLEN32) result_o = unzip_gen;
                   <font color = "red">==>  MISSING_ELSE</font>
401        <font color = "grey">unreachable  </font>      if (fu_data_i.operation == ZIP &amp;&amp; CVA6Cfg.IS_XLEN32) result_o = zip_gen;
                   <font color = "red">==>  MISSING_ELSE</font>
402                         end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod19.html" >alu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151
 EXPRESSION ((fu_data_i.operation == SLL) | ((1'b0 &amp;&amp; (fu_data_i.operation == SLLW))))
             --------------1-------------   --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151
 SUB-EXPRESSION (fu_data_i.operation == SLL)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153
 EXPRESSION ((fu_data_i.operation == SRA) | ((1'b0 &amp;&amp; (fu_data_i.operation == SRAW))))
             --------------1-------------   --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153
 SUB-EXPRESSION (fu_data_i.operation == SRA)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       160
 EXPRESSION (shift_left ? operand_a_rev : fu_data_i.operand_a)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       161
 EXPRESSION (shift_left ? operand_a_rev32 : fu_data_i.operand_a[31:0])
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163
 SUB-EXPRESSION (shift_arithmetic &amp; shift_op_a[(32'b00000000000000000000000000100000 - 1)])
                 --------1-------   ---------------------------2--------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       164
 SUB-EXPRESSION (shift_arithmetic &amp; shift_op_a[31])
                 --------1-------   -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (shift_left ? shift_left_result : shift_right_result[32'b00000000000000000000000000011111:0])
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       180
 EXPRESSION (shift_left ? shift_left_result32 : shift_right_result32[31:0])
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       190
 EXPRESSION 
 Number  Term
      1  (fu_data_i.operation == SLTS) || 
      2  (fu_data_i.operation == LTS) || 
      3  (fu_data_i.operation == GES) || 
      4  (fu_data_i.operation == MAX) || 
      5  (fu_data_i.operation == MIN))
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       190
 SUB-EXPRESSION (fu_data_i.operation == SLTS)
                --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       190
 SUB-EXPRESSION (fu_data_i.operation == LTS)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       190
 SUB-EXPRESSION (fu_data_i.operation == GES)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       190
 SUB-EXPRESSION (fu_data_i.operation == MAX)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       190
 SUB-EXPRESSION (fu_data_i.operation == MIN)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       330
 EXPRESSION (lz_tz_wempty ? 32 : ({{(32'b00000000000000000000000000100000 - 5) {1'b0}}, lz_tz_wcount}))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       338
 EXPRESSION (less ? fu_data_i.operand_b : fu_data_i.operand_a)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       339
 EXPRESSION (less ? fu_data_i.operand_b : fu_data_i.operand_a)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       340
 EXPRESSION (((~less)) ? fu_data_i.operand_b : fu_data_i.operand_a)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       341
 EXPRESSION (((~less)) ? fu_data_i.operand_b : fu_data_i.operand_a)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       351
 EXPRESSION (lz_tz_empty ? (({{32'b00000000000000000000000000011011 {1'b0}}, lz_tz_count} + 1)) : ({{32'b00000000000000000000000000011011 {1'b0}}, lz_tz_count}))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       380
 EXPRESSION (((|fu_data_i.operand_b)) ? fu_data_i.operand_a : '0)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       382
 EXPRESSION (((|fu_data_i.operand_b)) ? '0 : fu_data_i.operand_a)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       400
 EXPRESSION ((fu_data_i.operation == UNZIP) &amp;&amp; 1'b1)
             ---------------1--------------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>-</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       400
 SUB-EXPRESSION (fu_data_i.operation == UNZIP)
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       401
 EXPRESSION ((fu_data_i.operation == ZIP) &amp;&amp; 1'b1)
             --------------1-------------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>-</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       401
 SUB-EXPRESSION (fu_data_i.operation == ZIP)
                --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_27">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
  <ul name="tag_alu">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
