<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1208" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1208{left:594px;bottom:68px;letter-spacing:0.11px;}
#t2_1208{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1208{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1208{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1208{left:359px;bottom:743px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_1208{left:69px;bottom:581px;letter-spacing:0.13px;}
#t7_1208{left:69px;bottom:557px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t8_1208{left:69px;bottom:540px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_1208{left:69px;bottom:523px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#ta_1208{left:218px;bottom:530px;}
#tb_1208{left:233px;bottom:523px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#tc_1208{left:69px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_1208{left:69px;bottom:482px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#te_1208{left:69px;bottom:465px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_1208{left:69px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tg_1208{left:69px;bottom:424px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_1208{left:69px;bottom:400px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#ti_1208{left:69px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tj_1208{left:69px;bottom:366px;letter-spacing:-0.15px;}
#tk_1208{left:69px;bottom:342px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tl_1208{left:69px;bottom:325px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tm_1208{left:69px;bottom:308px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#tn_1208{left:69px;bottom:291px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#to_1208{left:69px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tp_1208{left:69px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_1208{left:69px;bottom:225px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_1208{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_1208{left:69px;bottom:186px;letter-spacing:-0.14px;word-spacing:-1px;}
#tt_1208{left:69px;bottom:169px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_1208{left:69px;bottom:152px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tv_1208{left:74px;bottom:1030px;letter-spacing:-0.12px;}
#tw_1208{left:74px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.26px;}
#tx_1208{left:396px;bottom:1030px;}
#ty_1208{left:434px;bottom:1030px;letter-spacing:-0.11px;}
#tz_1208{left:507px;bottom:1030px;letter-spacing:-0.17px;}
#t10_1208{left:507px;bottom:1013px;letter-spacing:-0.16px;}
#t11_1208{left:588px;bottom:1030px;letter-spacing:-0.12px;}
#t12_1208{left:588px;bottom:1013px;letter-spacing:-0.13px;}
#t13_1208{left:588px;bottom:996px;letter-spacing:-0.12px;}
#t14_1208{left:74px;bottom:973px;letter-spacing:-0.12px;}
#t15_1208{left:74px;bottom:956px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t16_1208{left:396px;bottom:973px;}
#t17_1208{left:434px;bottom:973px;letter-spacing:-0.11px;}
#t18_1208{left:507px;bottom:973px;letter-spacing:-0.17px;}
#t19_1208{left:507px;bottom:956px;letter-spacing:-0.16px;}
#t1a_1208{left:588px;bottom:973px;letter-spacing:-0.12px;}
#t1b_1208{left:588px;bottom:956px;letter-spacing:-0.13px;}
#t1c_1208{left:588px;bottom:940px;letter-spacing:-0.12px;}
#t1d_1208{left:74px;bottom:917px;letter-spacing:-0.12px;}
#t1e_1208{left:74px;bottom:900px;letter-spacing:-0.13px;}
#t1f_1208{left:396px;bottom:917px;}
#t1g_1208{left:434px;bottom:917px;letter-spacing:-0.12px;}
#t1h_1208{left:507px;bottom:917px;letter-spacing:-0.16px;}
#t1i_1208{left:588px;bottom:917px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_1208{left:588px;bottom:900px;letter-spacing:-0.13px;}
#t1k_1208{left:588px;bottom:883px;letter-spacing:-0.13px;}
#t1l_1208{left:70px;bottom:854px;letter-spacing:-0.14px;}
#t1m_1208{left:69px;bottom:835px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_1208{left:650px;bottom:842px;}
#t1o_1208{left:665px;bottom:835px;letter-spacing:-0.12px;}
#t1p_1208{left:84px;bottom:818px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1q_1208{left:84px;bottom:801px;letter-spacing:-0.1px;}
#t1r_1208{left:189px;bottom:808px;}
#t1s_1208{left:204px;bottom:801px;letter-spacing:-0.12px;}
#t1t_1208{left:81px;bottom:722px;letter-spacing:-0.14px;}
#t1u_1208{left:152px;bottom:722px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1v_1208{left:280px;bottom:722px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1w_1208{left:428px;bottom:722px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1x_1208{left:583px;bottom:722px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1y_1208{left:740px;bottom:722px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1z_1208{left:96px;bottom:698px;}
#t20_1208{left:175px;bottom:698px;letter-spacing:-0.13px;}
#t21_1208{left:263px;bottom:698px;letter-spacing:-0.12px;}
#t22_1208{left:419px;bottom:698px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_1208{left:604px;bottom:698px;letter-spacing:-0.18px;}
#t24_1208{left:761px;bottom:698px;letter-spacing:-0.12px;}
#t25_1208{left:96px;bottom:673px;}
#t26_1208{left:175px;bottom:673px;letter-spacing:-0.12px;}
#t27_1208{left:269px;bottom:673px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_1208{left:424px;bottom:673px;letter-spacing:-0.12px;}
#t29_1208{left:574px;bottom:673px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_1208{left:761px;bottom:673px;letter-spacing:-0.12px;}
#t2b_1208{left:96px;bottom:649px;}
#t2c_1208{left:161px;bottom:649px;letter-spacing:-0.12px;}
#t2d_1208{left:269px;bottom:649px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_1208{left:420px;bottom:649px;letter-spacing:-0.11px;}
#t2f_1208{left:574px;bottom:649px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_1208{left:761px;bottom:649px;letter-spacing:-0.12px;}
#t2h_1208{left:96px;bottom:624px;}
#t2i_1208{left:176px;bottom:624px;letter-spacing:-0.12px;}
#t2j_1208{left:269px;bottom:624px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2k_1208{left:420px;bottom:624px;letter-spacing:-0.12px;}
#t2l_1208{left:574px;bottom:624px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_1208{left:761px;bottom:624px;letter-spacing:-0.12px;}
#t2n_1208{left:74px;bottom:1083px;letter-spacing:-0.14px;}
#t2o_1208{left:74px;bottom:1068px;letter-spacing:-0.12px;}
#t2p_1208{left:396px;bottom:1083px;letter-spacing:-0.11px;}
#t2q_1208{left:396px;bottom:1068px;letter-spacing:-0.09px;}
#t2r_1208{left:434px;bottom:1083px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t2s_1208{left:434px;bottom:1068px;letter-spacing:-0.13px;}
#t2t_1208{left:434px;bottom:1053px;letter-spacing:-0.15px;}
#t2u_1208{left:507px;bottom:1083px;letter-spacing:-0.12px;}
#t2v_1208{left:507px;bottom:1068px;letter-spacing:-0.12px;}
#t2w_1208{left:507px;bottom:1053px;letter-spacing:-0.12px;}
#t2x_1208{left:588px;bottom:1083px;letter-spacing:-0.12px;}

.s1_1208{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1208{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1208{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1208{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_1208{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s6_1208{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1208{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s8_1208{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1208" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1208Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1208" style="-webkit-user-select: none;"><object width="935" height="1210" data="1208/1208.svg" type="image/svg+xml" id="pdf1208" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1208" class="t s1_1208">PSUBB/PSUBW/PSUBD—Subtract Packed Integers </span>
<span id="t2_1208" class="t s2_1208">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1208" class="t s1_1208">4-474 </span><span id="t4_1208" class="t s1_1208">Vol. 2B </span>
<span id="t5_1208" class="t s3_1208">Instruction Operand Encoding </span>
<span id="t6_1208" class="t s3_1208">Description </span>
<span id="t7_1208" class="t s4_1208">Performs a SIMD subtract of the packed integers of the source operand (second operand) from the packed integers </span>
<span id="t8_1208" class="t s4_1208">of the destination operand (first operand), and stores the packed integer results in the destination operand. See </span>
<span id="t9_1208" class="t s4_1208">Figure 9-4 in the Intel </span>
<span id="ta_1208" class="t s5_1208">® </span>
<span id="tb_1208" class="t s4_1208">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a </span>
<span id="tc_1208" class="t s4_1208">SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs. </span>
<span id="td_1208" class="t s4_1208">The (V)PSUBB instruction subtracts packed byte integers. When an individual result is too large or too small to be </span>
<span id="te_1208" class="t s4_1208">represented in a byte, the result is wrapped around and the low 8 bits are written to the destination element. </span>
<span id="tf_1208" class="t s4_1208">The (V)PSUBW instruction subtracts packed word integers. When an individual result is too large or too small to be </span>
<span id="tg_1208" class="t s4_1208">represented in a word, the result is wrapped around and the low 16 bits are written to the destination element. </span>
<span id="th_1208" class="t s4_1208">The (V)PSUBD instruction subtracts packed doubleword integers. When an individual result is too large or too small </span>
<span id="ti_1208" class="t s4_1208">to be represented in a doubleword, the result is wrapped around and the low 32 bits are written to the destination </span>
<span id="tj_1208" class="t s4_1208">element. </span>
<span id="tk_1208" class="t s4_1208">Note that the (V)PSUBB, (V)PSUBW, and (V)PSUBD instructions can operate on either unsigned or signed (two's </span>
<span id="tl_1208" class="t s4_1208">complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow </span>
<span id="tm_1208" class="t s4_1208">and/or a carry. To prevent undetected overflow conditions, software must control the ranges of values upon which </span>
<span id="tn_1208" class="t s4_1208">it operates. </span>
<span id="to_1208" class="t s4_1208">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="tp_1208" class="t s4_1208">access additional registers (XMM8-XMM15). </span>
<span id="tq_1208" class="t s4_1208">Legacy SSE version 64-bit operand: The destination operand must be an MMX technology register and the source </span>
<span id="tr_1208" class="t s4_1208">operand can be either an MMX technology register or a 64-bit memory location. </span>
<span id="ts_1208" class="t s4_1208">128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first </span>
<span id="tt_1208" class="t s4_1208">source operand and destination operands are XMM registers. Bits (MAXVL-1:128) of the corresponding YMM desti- </span>
<span id="tu_1208" class="t s4_1208">nation register remain unchanged. </span>
<span id="tv_1208" class="t s6_1208">EVEX.128.66.0F.W0 FA /r </span>
<span id="tw_1208" class="t s6_1208">VPSUBD xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst </span>
<span id="tx_1208" class="t s6_1208">D </span><span id="ty_1208" class="t s6_1208">V/V </span><span id="tz_1208" class="t s6_1208">AVX512VL </span>
<span id="t10_1208" class="t s6_1208">AVX512F </span>
<span id="t11_1208" class="t s6_1208">Subtract packed doubleword integers in </span>
<span id="t12_1208" class="t s6_1208">xmm3/m128/m32bcst from xmm2 and store </span>
<span id="t13_1208" class="t s6_1208">in xmm1 using writemask k1. </span>
<span id="t14_1208" class="t s6_1208">EVEX.256.66.0F.W0 FA /r </span>
<span id="t15_1208" class="t s6_1208">VPSUBD ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst </span>
<span id="t16_1208" class="t s6_1208">D </span><span id="t17_1208" class="t s6_1208">V/V </span><span id="t18_1208" class="t s6_1208">AVX512VL </span>
<span id="t19_1208" class="t s6_1208">AVX512F </span>
<span id="t1a_1208" class="t s6_1208">Subtract packed doubleword integers in </span>
<span id="t1b_1208" class="t s6_1208">ymm3/m256/m32bcst from ymm2 and store </span>
<span id="t1c_1208" class="t s6_1208">in ymm1 using writemask k1. </span>
<span id="t1d_1208" class="t s6_1208">EVEX.512.66.0F.W0 FA /r </span>
<span id="t1e_1208" class="t s6_1208">VPSUBD zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst </span>
<span id="t1f_1208" class="t s6_1208">D </span><span id="t1g_1208" class="t s6_1208">V/V </span><span id="t1h_1208" class="t s6_1208">AVX512F </span><span id="t1i_1208" class="t s6_1208">Subtract packed doubleword integers in </span>
<span id="t1j_1208" class="t s6_1208">zmm3/m512/m32bcst from zmm2 and store </span>
<span id="t1k_1208" class="t s6_1208">in zmm1 using writemask k1 </span>
<span id="t1l_1208" class="t s7_1208">NOTES: </span>
<span id="t1m_1208" class="t s6_1208">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t1n_1208" class="t s5_1208">® </span>
<span id="t1o_1208" class="t s6_1208">64 and IA-32 Architectures Soft- </span>
<span id="t1p_1208" class="t s6_1208">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="t1q_1208" class="t s6_1208">isters,” in the Intel </span>
<span id="t1r_1208" class="t s5_1208">® </span>
<span id="t1s_1208" class="t s6_1208">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t1t_1208" class="t s8_1208">Op/En </span><span id="t1u_1208" class="t s8_1208">Tuple Type </span><span id="t1v_1208" class="t s8_1208">Operand 1 </span><span id="t1w_1208" class="t s8_1208">Operand 2 </span><span id="t1x_1208" class="t s8_1208">Operand 3 </span><span id="t1y_1208" class="t s8_1208">Operand 4 </span>
<span id="t1z_1208" class="t s6_1208">A </span><span id="t20_1208" class="t s6_1208">N/A </span><span id="t21_1208" class="t s6_1208">ModRM:reg (r, w) </span><span id="t22_1208" class="t s6_1208">ModRM:r/m (r) </span><span id="t23_1208" class="t s6_1208">N/A </span><span id="t24_1208" class="t s6_1208">N/A </span>
<span id="t25_1208" class="t s6_1208">B </span><span id="t26_1208" class="t s6_1208">N/A </span><span id="t27_1208" class="t s6_1208">ModRM:reg (w) </span><span id="t28_1208" class="t s6_1208">VEX.vvvv (r) </span><span id="t29_1208" class="t s6_1208">ModRM:r/m (r) </span><span id="t2a_1208" class="t s6_1208">N/A </span>
<span id="t2b_1208" class="t s6_1208">C </span><span id="t2c_1208" class="t s6_1208">Full Mem </span><span id="t2d_1208" class="t s6_1208">ModRM:reg (w) </span><span id="t2e_1208" class="t s6_1208">EVEX.vvvv (r) </span><span id="t2f_1208" class="t s6_1208">ModRM:r/m (r) </span><span id="t2g_1208" class="t s6_1208">N/A </span>
<span id="t2h_1208" class="t s6_1208">D </span><span id="t2i_1208" class="t s6_1208">Full </span><span id="t2j_1208" class="t s6_1208">ModRM:reg (w) </span><span id="t2k_1208" class="t s6_1208">EVEX.vvvv (r) </span><span id="t2l_1208" class="t s6_1208">ModRM:r/m (r) </span><span id="t2m_1208" class="t s6_1208">N/A </span>
<span id="t2n_1208" class="t s8_1208">Opcode/ </span>
<span id="t2o_1208" class="t s8_1208">Instruction </span>
<span id="t2p_1208" class="t s8_1208">Op/ </span>
<span id="t2q_1208" class="t s8_1208">En </span>
<span id="t2r_1208" class="t s8_1208">64/32 bit </span>
<span id="t2s_1208" class="t s8_1208">Mode </span>
<span id="t2t_1208" class="t s8_1208">Support </span>
<span id="t2u_1208" class="t s8_1208">CPUID </span>
<span id="t2v_1208" class="t s8_1208">Feature </span>
<span id="t2w_1208" class="t s8_1208">Flag </span>
<span id="t2x_1208" class="t s8_1208">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
