Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sim_1/new/tb_cpu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_alu_out' [/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/rv32i_cpu.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.tdpram_4096x32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ir_decoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bits_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
