{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687292133002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687292133003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:15:32 2023 " "Processing started: Tue Jun 20 23:15:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687292133003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292133003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hazard -c hazard " "Command: quartus_map --read_settings_files=on --write_settings_files=off hazard -c hazard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292133003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687292133243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687292133243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "hexto7seg.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hexto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpath.v 1 1 " "Found 1 design units, including 1 entities, in source file dpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpath " "Found entity 1: dpath" {  } { { "dpath.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_sync_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file register_sync_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_sync_rw " "Found entity 1: Register_sync_rw" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "Register_simple.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "Mux_16to1.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "Decoder_4to16.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/nekilic/Desktop/46/project/hazard/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "better_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file better_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 better_extender " "Found entity 1: better_extender" {  } { { "better_extender.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/better_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunitv.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunitv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnitv.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/HazardUnitv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687292137635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137635 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(24) " "Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/ALU.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687292137637 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shifter shifter.v(13) " "Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module \"shifter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shifter.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/shifter.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687292137638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687292137655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 DE1_SOC.v(67) " "Verilog HDL assignment warning at DE1_SOC.v(67): truncated value with size 3 to match size of target (2)" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687292137656 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] DE1_SOC.v(19) " "Output port \"LEDR\[9..8\]\" at DE1_SOC.v(19) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1687292137656 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7seg hexto7seg:hex_0 " "Elaborating entity \"hexto7seg\" for hierarchy \"hexto7seg:hex_0\"" {  } { { "DE1_SOC.v" "hex_0" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:my_computer " "Elaborating entity \"hazard\" for hierarchy \"hazard:my_computer\"" {  } { { "DE1_SOC.v" "my_computer" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpath hazard:my_computer\|dpath:dp " "Elaborating entity \"dpath\" for hierarchy \"hazard:my_computer\|dpath:dp\"" {  } { { "hazard.v" "dp" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hazard.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 dpath.v(148) " "Verilog HDL assignment warning at dpath.v(148): truncated value with size 64 to match size of target (32)" {  } { { "dpath.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687292137662 "|DE1_SOC|hazard:my_computer|dpath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 dpath.v(159) " "Verilog HDL assignment warning at dpath.v(159): truncated value with size 64 to match size of target (32)" {  } { { "dpath.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687292137662 "|DE1_SOC|hazard:my_computer|dpath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw hazard:my_computer\|dpath:dp\|Register_sync_rw:PC_REG " "Elaborating entity \"Register_sync_rw\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_sync_rw:PC_REG\"" {  } { { "dpath.v" "PC_REG" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 hazard:my_computer\|dpath:dp\|Mux_2to1:PC_INPUT_MUX " "Elaborating entity \"Mux_2to1\" for hierarchy \"hazard:my_computer\|dpath:dp\|Mux_2to1:PC_INPUT_MUX\"" {  } { { "dpath.v" "PC_INPUT_MUX" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder hazard:my_computer\|dpath:dp\|Adder:PC_ADDER " "Elaborating entity \"Adder\" for hierarchy \"hazard:my_computer\|dpath:dp\|Adder:PC_ADDER\"" {  } { { "dpath.v" "PC_ADDER" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory hazard:my_computer\|dpath:dp\|Instruction_memory:INST_MEM " "Elaborating entity \"Instruction_memory\" for hierarchy \"hazard:my_computer\|dpath:dp\|Instruction_memory:INST_MEM\"" {  } { { "dpath.v" "INST_MEM" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 hazard:my_computer\|dpath:dp\|Mux_2to1:A1_MUX " "Elaborating entity \"Mux_2to1\" for hierarchy \"hazard:my_computer\|dpath:dp\|Mux_2to1:A1_MUX\"" {  } { { "dpath.v" "A1_MUX" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file hazard:my_computer\|dpath:dp\|Register_file:REG_FILE " "Elaborating entity \"Register_file\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\"" {  } { { "dpath.v" "REG_FILE" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137668 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_Out\[15\] 0 Register_file.v(30) " "Net \"Reg_Out\[15\]\" at Register_file.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Register_file.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_file.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687292137670 "|DE1_SOC|hazard:my_computer|dpath:dp|Register_file:REG_FILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4to16 hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\|Decoder_4to16:dec " "Elaborating entity \"Decoder_4to16\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\|Decoder_4to16:dec\"" {  } { { "Register_file.v" "dec" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_file.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16to1 hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\|Mux_16to1:mux_0 " "Elaborating entity \"Mux_16to1\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\|Mux_16to1:mux_0\"" {  } { { "Register_file.v" "mux_0" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_file.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "better_extender hazard:my_computer\|dpath:dp\|better_extender:EXTENDER " "Elaborating entity \"better_extender\" for hierarchy \"hazard:my_computer\|dpath:dp\|better_extender:EXTENDER\"" {  } { { "dpath.v" "EXTENDER" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender hazard:my_computer\|dpath:dp\|better_extender:EXTENDER\|Extender:worse_extender " "Elaborating entity \"Extender\" for hierarchy \"hazard:my_computer\|dpath:dp\|better_extender:EXTENDER\|Extender:worse_extender\"" {  } { { "better_extender.v" "worse_extender" { Text "C:/Users/nekilic/Desktop/46/project/hazard/better_extender.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple hazard:my_computer\|dpath:dp\|Register_simple:DECODE_REG0 " "Elaborating entity \"Register_simple\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_simple:DECODE_REG0\"" {  } { { "dpath.v" "DECODE_REG0" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple hazard:my_computer\|dpath:dp\|Register_simple:DECODE_REG2 " "Elaborating entity \"Register_simple\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_simple:DECODE_REG2\"" {  } { { "dpath.v" "DECODE_REG2" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 hazard:my_computer\|dpath:dp\|Mux_4to1:FORWARD_MUX_A " "Elaborating entity \"Mux_4to1\" for hierarchy \"hazard:my_computer\|dpath:dp\|Mux_4to1:FORWARD_MUX_A\"" {  } { { "dpath.v" "FORWARD_MUX_A" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU hazard:my_computer\|dpath:dp\|ALU:ALU_MODULE " "Elaborating entity \"ALU\" for hierarchy \"hazard:my_computer\|dpath:dp\|ALU:ALU_MODULE\"" {  } { { "dpath.v" "ALU_MODULE" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory hazard:my_computer\|dpath:dp\|Memory:MEMORY_MODULE " "Elaborating entity \"Memory\" for hierarchy \"hazard:my_computer\|dpath:dp\|Memory:MEMORY_MODULE\"" {  } { { "dpath.v" "MEMORY_MODULE" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller hazard:my_computer\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"hazard:my_computer\|controller:cont\"" {  } { { "hazard.v" "cont" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hazard.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137684 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(131) " "Verilog HDL Case Statement warning at controller.v(131): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1687292137684 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrcD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"RegSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137684 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoRegD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"MemtoRegD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137684 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWriteD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"RegWriteD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWriteD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"MemWriteD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"ALUSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BranchD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"BranchD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrcD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"ImmSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControlD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"ALUControlD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_enable controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"shift_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rotate_immediate_enable controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"rotate_immediate_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rotate_immediate_enable controller.v(105) " "Inferred latch for \"rotate_immediate_enable\" at controller.v(105)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_enable controller.v(105) " "Inferred latch for \"shift_enable\" at controller.v(105)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrcD\[0\] controller.v(192) " "Inferred latch for \"ImmSrcD\[0\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrcD\[1\] controller.v(192) " "Inferred latch for \"ImmSrcD\[1\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrcD\[0\] controller.v(192) " "Inferred latch for \"RegSrcD\[0\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrcD\[1\] controller.v(192) " "Inferred latch for \"RegSrcD\[1\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcD controller.v(192) " "Inferred latch for \"ALUSrcD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[0\] controller.v(192) " "Inferred latch for \"ALUControlD\[0\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[1\] controller.v(192) " "Inferred latch for \"ALUControlD\[1\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[2\] controller.v(192) " "Inferred latch for \"ALUControlD\[2\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[3\] controller.v(192) " "Inferred latch for \"ALUControlD\[3\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoRegD controller.v(192) " "Inferred latch for \"MemtoRegD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWriteD controller.v(192) " "Inferred latch for \"MemWriteD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteD controller.v(192) " "Inferred latch for \"RegWriteD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchD controller.v(192) " "Inferred latch for \"BranchD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit hazard:my_computer\|HazardUnit:hu " "Elaborating entity \"HazardUnit\" for hierarchy \"hazard:my_computer\|HazardUnit:hu\"" {  } { { "hazard.v" "hu" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hazard.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292137685 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[7\] " "Net \"reg_out\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[7\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687292137781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[6\] " "Net \"reg_out\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[6\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687292137781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[5\] " "Net \"reg_out\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[5\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687292137781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[4\] " "Net \"reg_out\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[4\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687292137781 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1687292137781 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[7\] " "Net \"reg_out\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[7\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687292137781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[6\] " "Net \"reg_out\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[6\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687292137781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[5\] " "Net \"reg_out\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[5\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687292137781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[4\] " "Net \"reg_out\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[4\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687292137781 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1687292137781 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687292138920 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hazard:my_computer\|controller:cont\|BranchD hazard:my_computer\|controller:cont\|RegSrcD\[0\] " "Duplicate LATCH primitive \"hazard:my_computer\|controller:cont\|BranchD\" merged with LATCH primitive \"hazard:my_computer\|controller:cont\|RegSrcD\[0\]\"" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1687292138938 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1687292138938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|RegSrcD\[0\] " "Latch hazard:my_computer\|controller:cont\|RegSrcD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[27\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[27\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|RegSrcD\[1\] " "Latch hazard:my_computer\|controller:cont\|RegSrcD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|RegWriteD " "Latch hazard:my_computer\|controller:cont\|RegWriteD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[27\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[27\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|MemtoRegD " "Latch hazard:my_computer\|controller:cont\|MemtoRegD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUControlD\[2\] " "Latch hazard:my_computer\|controller:cont\|ALUControlD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUControlD\[3\] " "Latch hazard:my_computer\|controller:cont\|ALUControlD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|shift_enable " "Latch hazard:my_computer\|controller:cont\|shift_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ImmSrcD\[0\] " "Latch hazard:my_computer\|controller:cont\|ImmSrcD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ImmSrcD\[1\] " "Latch hazard:my_computer\|controller:cont\|ImmSrcD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|rotate_immediate_enable " "Latch hazard:my_computer\|controller:cont\|rotate_immediate_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUSrcD " "Latch hazard:my_computer\|controller:cont\|ALUSrcD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUControlD\[0\] " "Latch hazard:my_computer\|controller:cont\|ALUControlD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUControlD\[1\] " "Latch hazard:my_computer\|controller:cont\|ALUControlD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|MemWriteD " "Latch hazard:my_computer\|controller:cont\|MemWriteD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687292138939 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687292138939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687292140294 "|DE1_SOC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687292140294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687292140396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687292143189 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687292143189 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687292143421 "|DE1_SOC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687292143421 "|DE1_SOC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687292143421 "|DE1_SOC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687292143421 "|DE1_SOC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687292143421 "|DE1_SOC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687292143421 "|DE1_SOC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687292143421 "|DE1_SOC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687292143421 "|DE1_SOC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687292143421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2666 " "Implemented 2666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687292143431 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687292143431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2600 " "Implemented 2600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687292143431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687292143431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687292143464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:15:43 2023 " "Processing ended: Tue Jun 20 23:15:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687292143464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687292143464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687292143464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687292143464 ""}
