<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xiicps_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xiicps_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains the hardware definition for an IIC device. It includes register definitions and interface functions to read/write the registers.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who 	Date     Changes
 ----- ------  -------- -----------------------------------------------
 1.00a drg/jz  01/30/10 First release
 1.04a kpc		11/07/13 Added function prototype. 
 </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Register Map</h2></td></tr>
<tr><td colspan="2">Register offsets for the IIC. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#6e5a5692d7203cae763e68264dc664de">XIICPS_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#5359eb67ab8317a7a489b7ba33d1eeea">XIICPS_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#cdfe9dfe0fc90e7a69d41332efc6435d">XIICPS_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#2bfe08197514008beccbc9915f6ffd9e">XIICPS_DATA_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#fd2d02fe1ea2b486c69181242ce82c6e">XIICPS_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#93f3c7ac6b459e0012b658e6e8e481c5">XIICPS_TRANS_SIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#5f335721c218fd387b9a5128986d5290">XIICPS_SLV_PAUSE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ee7ce7f18580d985adc30a5be89a9520">XIICPS_TIME_OUT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ea3b9c49c1b9320a44b6577cea1c7ed3">XIICPS_IMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#58347bff207fad3c1a59d411a039971c">XIICPS_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#20ce4ec3a867f593f95685debdea2e40">XIICPS_IDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>

<tr><td colspan="2"><br><h2>Control Register</h2></td></tr>
<tr><td colspan="2">This register contains various control bits that affects the operation of the IIC controller. Read/Write. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#1eba72b2c80880757221a172ab83f46c">XIICPS_CR_DIV_A_MASK</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#3d6b9df202df78f4252b6e3e6c1a964d">XIICPS_CR_DIV_A_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#cdcf6e64986b6d30186d6c762bf315d8">XIICPS_DIV_A_MAX</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#41ca4bfc9b3efb32b0e8ef2183a05e97">XIICPS_CR_DIV_B_MASK</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#d3ddddbb4f5d0fa69c944fb2ca672210">XIICPS_CR_DIV_B_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a8293431565f36697bf4290bb80ab439">XIICPS_CR_CLR_FIFO_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#bf19b3e9c04468c0966c69bb011e4381">XIICPS_CR_SLVMON_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#bf99c6bb84763701abd8a3883ec07a30">XIICPS_CR_HOLD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#e4779eddc69679156f61933771874fa4">XIICPS_CR_ACKEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#d1462fea48e9124c8d94c2b4a53a2047">XIICPS_CR_NEA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#e1a9bf8a5e484ba0af1f3d665a886ae7">XIICPS_CR_MS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#c18a7fc7568b9876205a7be4df12367b">XIICPS_CR_RD_WR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#433be5cf77615b31c1b0d617f8afebdd">XIICPS_CR_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td colspan="2"><br><h2>IIC Status Register</h2></td></tr>
<tr><td colspan="2">This register is used to indicate status of the IIC controller. Read only <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#6f6c7ed117a0e88e310fd30ca4d05f2b">XIICPS_SR_BA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#62e556f3b31ba293a246b402955395db">XIICPS_SR_RXOVF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#0e5cd881f91a022e3b091ee4f10de558">XIICPS_SR_TXDV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#5cab2ae2d68d7b7317124e7d79057604">XIICPS_SR_RXDV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#46afba8eacd655c3fb79820ed58694cd">XIICPS_SR_RXRW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td colspan="2"><br><h2>IIC Address Register</h2></td></tr>
<tr><td colspan="2">Normal addressing mode uses add[6:0]. Extended addressing mode uses add[9:0]. A write access to this register always initiates a transfer if the IIC is in master mode. Read/Write <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ab8e69c0ce7e5f3364688fc5e82b89a9">XIICPS_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x000003FF</td></tr>

<tr><td colspan="2"><br><h2>IIC Data Register</h2></td></tr>
<tr><td colspan="2">When written to, the data register sets data to transmit. When read from, the data register reads the last received byte of data. Read/Write <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#6c2ae0eca2b9fb3aa61d25dbdceab409">XIICPS_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>IIC Interrupt Registers</h2></td></tr>
<tr><td colspan="2"><b>IIC Interrupt Status Register</b><p>
This register holds the interrupt status flags for the IIC controller. Some of the flags are level triggered<ul>
<li>i.e. are set as long as the interrupt condition exists. Other flags are edge triggered, which means they are set one the interrupt condition occurs then remain set until they are cleared by software. The interrupts are cleared by writing a one to the interrupt bit position in the Interrupt Status Register. Read/Write.</li></ul>
<p>
<b>IIC Interrupt Enable Register</b><p>
This register is used to enable interrupt sources for the IIC controller. Writing a '1' to a bit in this register clears the corresponding bit in the IIC Interrupt Mask register. Write only.<p>
<b>IIC Interrupt Disable Register </b><p>
This register is used to disable interrupt sources for the IIC controller. Writing a '1' to a bit in this register sets the corresponding bit in the IIC Interrupt Mask register. Write only.<p>
<b>IIC Interrupt Mask Register</b><p>
This register shows the enabled/disabled status of each IIC controller interrupt source. A bit set to 1 will ignore the corresponding interrupt in the status register. A bit set to 0 means the interrupt is enabled. All mask bits are set and all interrupts are disabled after reset. Read only.<p>
All four registers have the same bit definitions. They are only defined once for each of the Interrupt Enable Register, Interrupt Disable Register, Interrupt Mask Register, and Interrupt Status Register <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#b42b6d2cbe398e3778dd85bb9ee9eadf">XIICPS_IXR_ARB_LOST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#dc48b0ca3619651c6ec66e4d40b8f6c0">XIICPS_IXR_RX_UNF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#8685f226076a26e3cdf99565e5a22452">XIICPS_IXR_TX_OVR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#1252ab228787e1015f5aee742953306f">XIICPS_IXR_RX_OVR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a5501b07bafa567b6e7b2465617aa47f">XIICPS_IXR_SLV_RDY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#3d23fe56536835b9ac4d37f43d00ef97">XIICPS_IXR_TO_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#4dfd72433c087e77e031bc14667b1fea">XIICPS_IXR_NACK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#461f18d2a378ec60b04975c4ecbb274c">XIICPS_IXR_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#3778cf9e2418c900031cc8f06b9d9177">XIICPS_IXR_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#32da9f231efc4c9fe341480f409c5943">XIICPS_IXR_DEFAULT_MASK</a>&nbsp;&nbsp;&nbsp;0x000002FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#714c2f40c1ee51eca6e0cddc87474ce3">XIICPS_IXR_ALL_INTR_MASK</a>&nbsp;&nbsp;&nbsp;0x000002FF</td></tr>

<tr><td colspan="2"><br><h2>IIC Transfer Size Register</h2></td></tr>
<tr><td colspan="2">The register's meaning varies according to the operating mode as follows:<ul>
<li>Master transmitter mode: number of data bytes still not transmitted minus one</li><li>Master receiver mode: number of data bytes that are still expected to be received</li><li>Slave transmitter mode: number of bytes remaining in the FIFO after the master terminates the transfer</li><li>Slave receiver mode: number of valid data bytes in the FIFO</li></ul>
<p>
This register is cleared if CLR_FIFO bit in the control register is set. Read/Write <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#b4013aa851a7d39db905ca802ece46d0">XIICPS_TRANS_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#04807dbc6ea896240b48cda7665c379d">XIICPS_FIFO_DEPTH</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#6dceb495508760d480f1bc95c79a75a4">XIICPS_DATA_INTR_DEPTH</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td colspan="2"><br><h2>IIC Slave Monitor Pause Register</h2></td></tr>
<tr><td colspan="2">This register is associated with the slave monitor mode of the I2C interface. It is meaningful only when the module is in master mode and bit SLVMON in the control register is set.<p>
This register defines the pause interval between consecutive attempts to address the slave once a write to an I2C address register is done by the host. It represents the number of sclk cycles minus one between two attempts.<p>
The reset value of the register is 0, which results in the master repeatedly trying to access the slave immediately after unsuccessful attempt. Read/Write <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#54fe0de394d741c586737667e7a3e1f1">XIICPS_SLV_PAUSE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td colspan="2"><br><h2>IIC Time Out Register</h2></td></tr>
<tr><td colspan="2">The value of time out register represents the time out interval in number of sclk cycles minus one.<p>
When the accessed slave holds the sclk line low for longer than the time out period, thus prohibiting the I2C interface in master mode to complete the current transfer, an interrupt is generated and TO interrupt flag is set.<p>
The reset value of the register is 0x1f. Read/Write <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#d98df8f59374fb1e3b5d119a6a67d2f3">XIICPS_TIME_OUT_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#aa5c8496afbcfb72c57ec415eb146aa2">XIICPS_TO_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#fdb8ae66f55c23e9ec07fefe204826a8">XIicPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XIicPs_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#0272466373924e292201f95f006d25fd">XIicPs_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XIicPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#0a370b48dde552707d0126b508256867">XIicPs_ReadIER</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XIicPs_ReadReg((BaseAddress),  XIICPS_IER_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#5568120d6596e0864fd1b15dfa4210ac">XIicPs_EnableInterrupts</a>(BaseAddress, IntrMask)&nbsp;&nbsp;&nbsp;XIicPs_WriteReg((BaseAddress), XIICPS_IER_OFFSET, (IntrMask))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#d5c18056073e4d40d498e77375fc9dd8">XIicPs_DisableAllInterrupts</a>(BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#86da852a15089a690e5394f25f222080">XIicPs_DisableInterrupts</a>(BaseAddress, IntrMask)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#cd5d32a9ce347e6b0fc6f4826dcdd32a">XIicPs_ResetHw</a> (u32 BaseAddr)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="ab8e69c0ce7e5f3364688fc5e82b89a9"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_ADDR_MASK" ref="ab8e69c0ce7e5f3364688fc5e82b89a9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_ADDR_MASK&nbsp;&nbsp;&nbsp;0x000003FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IIC Address Mask     </td>
  </tr>
</table>
<a class="anchor" name="cdfe9dfe0fc90e7a69d41332efc6435d"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_ADDR_OFFSET" ref="cdfe9dfe0fc90e7a69d41332efc6435d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IIC Address     </td>
  </tr>
</table>
<a class="anchor" name="e4779eddc69679156f61933771874fa4"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_ACKEN_MASK" ref="e4779eddc69679156f61933771874fa4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_ACKEN_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable TX of ACK when Master receiver     </td>
  </tr>
</table>
<a class="anchor" name="a8293431565f36697bf4290bb80ab439"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_CLR_FIFO_MASK" ref="a8293431565f36697bf4290bb80ab439" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_CLR_FIFO_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clear FIFO, auto clears     </td>
  </tr>
</table>
<a class="anchor" name="1eba72b2c80880757221a172ab83f46c"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_DIV_A_MASK" ref="1eba72b2c80880757221a172ab83f46c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_DIV_A_MASK&nbsp;&nbsp;&nbsp;0x0000C000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clock Divisor A     </td>
  </tr>
</table>
<a class="anchor" name="3d6b9df202df78f4252b6e3e6c1a964d"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_DIV_A_SHIFT" ref="3d6b9df202df78f4252b6e3e6c1a964d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_DIV_A_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clock Divisor A shift     </td>
  </tr>
</table>
<a class="anchor" name="41ca4bfc9b3efb32b0e8ef2183a05e97"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_DIV_B_MASK" ref="41ca4bfc9b3efb32b0e8ef2183a05e97" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_DIV_B_MASK&nbsp;&nbsp;&nbsp;0x00003F00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clock Divisor B     </td>
  </tr>
</table>
<a class="anchor" name="d3ddddbb4f5d0fa69c944fb2ca672210"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_DIV_B_SHIFT" ref="d3ddddbb4f5d0fa69c944fb2ca672210" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_DIV_B_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clock Divisor B shift     </td>
  </tr>
</table>
<a class="anchor" name="bf99c6bb84763701abd8a3883ec07a30"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_HOLD_MASK" ref="bf99c6bb84763701abd8a3883ec07a30" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_HOLD_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Hold bus 1=Hold scl, 0=terminate transfer     </td>
  </tr>
</table>
<a class="anchor" name="e1a9bf8a5e484ba0af1f3d665a886ae7"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_MS_MASK" ref="e1a9bf8a5e484ba0af1f3d665a886ae7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_MS_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master mode bit 1=Master, 0=Slave     </td>
  </tr>
</table>
<a class="anchor" name="d1462fea48e9124c8d94c2b4a53a2047"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_NEA_MASK" ref="d1462fea48e9124c8d94c2b4a53a2047" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_NEA_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Addressing Mode 1=7 bit, 0=10 bit     </td>
  </tr>
</table>
<a class="anchor" name="6e5a5692d7203cae763e68264dc664de"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_OFFSET" ref="6e5a5692d7203cae763e68264dc664de" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
32-bit Control     </td>
  </tr>
</table>
<a class="anchor" name="c18a7fc7568b9876205a7be4df12367b"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_RD_WR_MASK" ref="c18a7fc7568b9876205a7be4df12367b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_RD_WR_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read or Write Master transfer 0=Transmitter, 1=Receiver     </td>
  </tr>
</table>
<a class="anchor" name="433be5cf77615b31c1b0d617f8afebdd"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_RESET_VALUE" ref="433be5cf77615b31c1b0d617f8afebdd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_RESET_VALUE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset value of the Control register     </td>
  </tr>
</table>
<a class="anchor" name="bf19b3e9c04468c0966c69bb011e4381"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_SLVMON_MASK" ref="bf19b3e9c04468c0966c69bb011e4381" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_CR_SLVMON_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave monitor mode     </td>
  </tr>
</table>
<a class="anchor" name="6dceb495508760d480f1bc95c79a75a4"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_DATA_INTR_DEPTH" ref="6dceb495508760d480f1bc95c79a75a4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_DATA_INTR_DEPTH&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of bytes at DATA intr     </td>
  </tr>
</table>
<a class="anchor" name="6c2ae0eca2b9fb3aa61d25dbdceab409"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_DATA_MASK" ref="6c2ae0eca2b9fb3aa61d25dbdceab409" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_DATA_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IIC Data Mask     </td>
  </tr>
</table>
<a class="anchor" name="2bfe08197514008beccbc9915f6ffd9e"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_DATA_OFFSET" ref="2bfe08197514008beccbc9915f6ffd9e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_DATA_OFFSET&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IIC FIFO Data     </td>
  </tr>
</table>
<a class="anchor" name="d5c18056073e4d40d498e77375fc9dd8"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_DisableAllInterrupts" ref="d5c18056073e4d40d498e77375fc9dd8" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIicPs_DisableAllInterrupts          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xiicps__hw_8h.html#0272466373924e292201f95f006d25fd">XIicPs_WriteReg</a>((BaseAddress), <a class="code" href="xiicps__hw_8h.html#20ce4ec3a867f593f95685debdea2e40">XIICPS_IDR_OFFSET</a>, \
                <a class="code" href="xiicps__hw_8h.html#714c2f40c1ee51eca6e0cddc87474ce3">XIICPS_IXR_ALL_INTR_MASK</a>)
</pre></div>Disable all interrupts.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiicps__hw_8h.html#d5c18056073e4d40d498e77375fc9dd8">XIicPs_DisableAllInterrupts(u32 BaseAddress)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="86da852a15089a690e5394f25f222080"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_DisableInterrupts" ref="86da852a15089a690e5394f25f222080" args="(BaseAddress, IntrMask)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIicPs_DisableInterrupts          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>IntrMask&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xiicps__hw_8h.html#0272466373924e292201f95f006d25fd">XIicPs_WriteReg</a>((BaseAddress), <a class="code" href="xiicps__hw_8h.html#20ce4ec3a867f593f95685debdea2e40">XIICPS_IDR_OFFSET</a>, \
                (IntrMask))
</pre></div>Disable selected interrupts.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>IntrMask</em>&nbsp;</td><td>is the interrupts to be disabled.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiicps__hw_8h.html#86da852a15089a690e5394f25f222080">XIicPs_DisableInterrupts(u32 BaseAddress, u32 IntrMask)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="cdcf6e64986b6d30186d6c762bf315d8"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_DIV_A_MAX" ref="cdcf6e64986b6d30186d6c762bf315d8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_DIV_A_MAX&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Maximum value of Divisor A     </td>
  </tr>
</table>
<a class="anchor" name="5568120d6596e0864fd1b15dfa4210ac"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_EnableInterrupts" ref="5568120d6596e0864fd1b15dfa4210ac" args="(BaseAddress, IntrMask)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIicPs_EnableInterrupts          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>IntrMask&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIicPs_WriteReg((BaseAddress), XIICPS_IER_OFFSET, (IntrMask))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write to the interrupt enable register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>IntrMask</em>&nbsp;</td><td>is the interrupts to be enabled.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XIicPs_EnabledInterrupts(u32 BaseAddress, u32 IntrMask) </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="04807dbc6ea896240b48cda7665c379d"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_FIFO_DEPTH" ref="04807dbc6ea896240b48cda7665c379d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_FIFO_DEPTH&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of bytes in the FIFO     </td>
  </tr>
</table>
<a class="anchor" name="20ce4ec3a867f593f95685debdea2e40"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IDR_OFFSET" ref="20ce4ec3a867f593f95685debdea2e40" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IDR_OFFSET&nbsp;&nbsp;&nbsp;0x28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Disable     </td>
  </tr>
</table>
<a class="anchor" name="58347bff207fad3c1a59d411a039971c"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IER_OFFSET" ref="58347bff207fad3c1a59d411a039971c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IER_OFFSET&nbsp;&nbsp;&nbsp;0x24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Enable     </td>
  </tr>
</table>
<a class="anchor" name="ea3b9c49c1b9320a44b6577cea1c7ed3"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IMR_OFFSET" ref="ea3b9c49c1b9320a44b6577cea1c7ed3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IMR_OFFSET&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Enabled Mask     </td>
  </tr>
</table>
<a class="anchor" name="fd2d02fe1ea2b486c69181242ce82c6e"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_ISR_OFFSET" ref="fd2d02fe1ea2b486c69181242ce82c6e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Status     </td>
  </tr>
</table>
<a class="anchor" name="714c2f40c1ee51eca6e0cddc87474ce3"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_ALL_INTR_MASK" ref="714c2f40c1ee51eca6e0cddc87474ce3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_ALL_INTR_MASK&nbsp;&nbsp;&nbsp;0x000002FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All ISR Mask     </td>
  </tr>
</table>
<a class="anchor" name="b42b6d2cbe398e3778dd85bb9ee9eadf"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_ARB_LOST_MASK" ref="b42b6d2cbe398e3778dd85bb9ee9eadf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_ARB_LOST_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Arbitration Lost Interrupt mask     </td>
  </tr>
</table>
<a class="anchor" name="3778cf9e2418c900031cc8f06b9d9177"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_COMP_MASK" ref="3778cf9e2418c900031cc8f06b9d9177" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Complete Interrupt mask     </td>
  </tr>
</table>
<a class="anchor" name="461f18d2a378ec60b04975c4ecbb274c"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_DATA_MASK" ref="461f18d2a378ec60b04975c4ecbb274c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_DATA_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data Interrupt mask     </td>
  </tr>
</table>
<a class="anchor" name="32da9f231efc4c9fe341480f409c5943"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_DEFAULT_MASK" ref="32da9f231efc4c9fe341480f409c5943" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_DEFAULT_MASK&nbsp;&nbsp;&nbsp;0x000002FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Default ISR Mask     </td>
  </tr>
</table>
<a class="anchor" name="4dfd72433c087e77e031bc14667b1fea"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_NACK_MASK" ref="4dfd72433c087e77e031bc14667b1fea" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_NACK_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NACK Interrupt mask     </td>
  </tr>
</table>
<a class="anchor" name="1252ab228787e1015f5aee742953306f"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_RX_OVR_MASK" ref="1252ab228787e1015f5aee742953306f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_RX_OVR_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive Overflow Interrupt mask     </td>
  </tr>
</table>
<a class="anchor" name="dc48b0ca3619651c6ec66e4d40b8f6c0"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_RX_UNF_MASK" ref="dc48b0ca3619651c6ec66e4d40b8f6c0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_RX_UNF_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FIFO Recieve Underflow Interrupt mask     </td>
  </tr>
</table>
<a class="anchor" name="a5501b07bafa567b6e7b2465617aa47f"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_SLV_RDY_MASK" ref="a5501b07bafa567b6e7b2465617aa47f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_SLV_RDY_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Monitored Slave Ready Interrupt mask     </td>
  </tr>
</table>
<a class="anchor" name="3d23fe56536835b9ac4d37f43d00ef97"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_TO_MASK" ref="3d23fe56536835b9ac4d37f43d00ef97" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_TO_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Time Out Interrupt mask     </td>
  </tr>
</table>
<a class="anchor" name="8685f226076a26e3cdf99565e5a22452"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_TX_OVR_MASK" ref="8685f226076a26e3cdf99565e5a22452" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_IXR_TX_OVR_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit Overflow Interrupt mask     </td>
  </tr>
</table>
<a class="anchor" name="0a370b48dde552707d0126b508256867"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_ReadIER" ref="0a370b48dde552707d0126b508256867" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIicPs_ReadIER          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIicPs_ReadReg((BaseAddress),  XIICPS_IER_OFFSET)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the interrupt enable register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Current bit mask that represents currently enabled interrupts.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xiicps__hw_8h.html#0a370b48dde552707d0126b508256867">XIicPs_ReadIER(u32 BaseAddress)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="fdb8ae66f55c23e9ec07fefe204826a8"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_ReadReg" ref="fdb8ae66f55c23e9ec07fefe204826a8" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIicPs_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIicPs_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read an IIC register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 XIicPs_ReadReg(u32 BaseAddress. int RegOffset) </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="54fe0de394d741c586737667e7a3e1f1"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SLV_PAUSE_MASK" ref="54fe0de394d741c586737667e7a3e1f1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_SLV_PAUSE_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave monitor pause mask     </td>
  </tr>
</table>
<a class="anchor" name="5f335721c218fd387b9a5128986d5290"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SLV_PAUSE_OFFSET" ref="5f335721c218fd387b9a5128986d5290" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_SLV_PAUSE_OFFSET&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave monitor pause     </td>
  </tr>
</table>
<a class="anchor" name="6f6c7ed117a0e88e310fd30ca4d05f2b"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_BA_MASK" ref="6f6c7ed117a0e88e310fd30ca4d05f2b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_SR_BA_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bus Active Mask     </td>
  </tr>
</table>
<a class="anchor" name="5359eb67ab8317a7a489b7ba33d1eeea"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_OFFSET" ref="5359eb67ab8317a7a489b7ba33d1eeea" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_SR_OFFSET&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status     </td>
  </tr>
</table>
<a class="anchor" name="5cab2ae2d68d7b7317124e7d79057604"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_RXDV_MASK" ref="5cab2ae2d68d7b7317124e7d79057604" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_SR_RXDV_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receiver Data Valid Mask     </td>
  </tr>
</table>
<a class="anchor" name="62e556f3b31ba293a246b402955395db"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_RXOVF_MASK" ref="62e556f3b31ba293a246b402955395db" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_SR_RXOVF_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receiver Overflow Mask     </td>
  </tr>
</table>
<a class="anchor" name="46afba8eacd655c3fb79820ed58694cd"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_RXRW_MASK" ref="46afba8eacd655c3fb79820ed58694cd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_SR_RXRW_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive read/write Mask     </td>
  </tr>
</table>
<a class="anchor" name="0e5cd881f91a022e3b091ee4f10de558"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_TXDV_MASK" ref="0e5cd881f91a022e3b091ee4f10de558" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_SR_TXDV_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit Data Valid Mask     </td>
  </tr>
</table>
<a class="anchor" name="d98df8f59374fb1e3b5d119a6a67d2f3"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TIME_OUT_MASK" ref="d98df8f59374fb1e3b5d119a6a67d2f3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_TIME_OUT_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IIC Time Out mask     </td>
  </tr>
</table>
<a class="anchor" name="ee7ce7f18580d985adc30a5be89a9520"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TIME_OUT_OFFSET" ref="ee7ce7f18580d985adc30a5be89a9520" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_TIME_OUT_OFFSET&nbsp;&nbsp;&nbsp;0x1C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Time Out     </td>
  </tr>
</table>
<a class="anchor" name="aa5c8496afbcfb72c57ec415eb146aa2"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TO_RESET_VALUE" ref="aa5c8496afbcfb72c57ec415eb146aa2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_TO_RESET_VALUE&nbsp;&nbsp;&nbsp;0x0000001F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IIC Time Out reset value     </td>
  </tr>
</table>
<a class="anchor" name="b4013aa851a7d39db905ca802ece46d0"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TRANS_SIZE_MASK" ref="b4013aa851a7d39db905ca802ece46d0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_TRANS_SIZE_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IIC Transfer Size Mask     </td>
  </tr>
</table>
<a class="anchor" name="93f3c7ac6b459e0012b658e6e8e481c5"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TRANS_SIZE_OFFSET" ref="93f3c7ac6b459e0012b658e6e8e481c5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIICPS_TRANS_SIZE_OFFSET&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Size     </td>
  </tr>
</table>
<a class="anchor" name="0272466373924e292201f95f006d25fd"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_WriteReg" ref="0272466373924e292201f95f006d25fd" args="(BaseAddress, RegOffset, RegisterValue)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIicPs_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegisterValue&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIicPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write an IIC register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiicps__hw_8h.html#0272466373924e292201f95f006d25fd">XIicPs_WriteReg(u32 BaseAddress, int RegOffset, u32 RegisterValue)</a> </dd></dl>
    </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="cd5d32a9ce347e6b0fc6f4826dcdd32a"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_ResetHw" ref="cd5d32a9ce347e6b0fc6f4826dcdd32a" args="(u32 BaseAddr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XIicPs_ResetHw           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>BaseAddress</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function perform the reset sequence to the given I2c interface by configuring the appropriate control bits in the I2c specifc registers the i2cps reset squence involves the following steps Disable all the interuupts Clear the status Clear FIFO's and disable hold bit Clear the line status Update relevant config registers with reset values<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>of the interface</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>N/A</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>This function will not modify the slcr registers that are relavant for I2c controller </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
