Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Z:/VM_Shared_folder/ThesisD1/transmit_Test_isim_beh.exe" -prj "Z:/VM_Shared_folder/ThesisD1/transmit_Test_beh.prj" "work.transmit_Test" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/VM_Shared_folder/ThesisD1/look_up.v" into library work
Analyzing Verilog file "Z:/VM_Shared_folder/ThesisD1/Transmit_counter.v" into library work
Analyzing Verilog file "Z:/VM_Shared_folder/ThesisD1/transmit_fsm.v" into library work
Analyzing Verilog file "Z:/VM_Shared_folder/ThesisD1/transmit_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "Z:/VM_Shared_folder/ThesisD1/transmit_Test.v" Line 50: Port ultrasound_pulses is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 102776 KB
Fuse CPU Usage: 499 ms
Compiling module look_up
Compiling module Transmit_counter
Compiling module transmit_fsm
Compiling module transmit_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable Z:/VM_Shared_folder/ThesisD1/transmit_Test_isim_beh.exe
Fuse Memory Usage: 106344 KB
Fuse CPU Usage: 671 ms
