

================================================================
== Vitis HLS Report for 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'
================================================================
* Date:           Mon Apr 28 17:32:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  11.822 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.8>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 128, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_stream.h:13]   --->   Operation 2 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_5_val6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_5_val6" [firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 3 'read' 'data_5_val6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_4_val5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_4_val5" [firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 4 'read' 'data_4_val5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_3_val4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_3_val4" [firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 5 'read' 'data_3_val4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_2_val3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_2_val3" [firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 6 'read' 'data_2_val3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_1_val2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_1_val2" [firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 7 'read' 'data_1_val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_0_val1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_0_val1" [firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 8 'read' 'data_0_val1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (11.8ns)   --->   "%res = call i12 @dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>, i6 %data_0_val1_read, i6 %data_1_val2_read, i6 %data_2_val3_read, i6 %data_3_val4_read, i6 %data_4_val5_read, i6 %data_5_val6_read" [firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 9 'call' 'res' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i12 %res" [firmware/nnet_utils/nnet_dense_stream.h:18]   --->   Operation 10 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 11.822ns
The critical path consists of the following:
	wire read operation ('data_5_val6_read', firmware/nnet_utils/nnet_dense_stream.h:17) on port 'data_5_val6' (firmware/nnet_utils/nnet_dense_stream.h:17) [8]  (0.000 ns)
	'call' operation 12 bit ('res', firmware/nnet_utils/nnet_dense_stream.h:17) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>' [14]  (11.822 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
