

================================================================
== Vitis HLS Report for 'apskmod'
================================================================
* Date:           Tue Jun  8 03:33:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        apskmod
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu37p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.367 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1028|  1028|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |      340|      340|         1|          1|          1|   340|       yes|
        |- VITIS_LOOP_14_2   |      340|      340|         2|          1|          1|   340|       yes|
        |- VITIS_LOOP_250_3  |      341|      341|         3|          1|          1|   340|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      101|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        3|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     1037|    -|
|Register             |        -|     -|       50|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|     0|       50|     1138|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |mod_tempin_U    |mod_tempin    |        1|  0|   0|    0|   340|    8|     1|         2720|
    |mod_tempouti_U  |mod_tempouti  |        1|  0|   0|    0|   340|   32|     1|        10880|
    |mod_tempoutq_U  |mod_tempouti  |        1|  0|   0|    0|   340|   32|     1|        10880|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |              |        3|  0|   0|    0|  1020|   72|     3|        24480|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_1335_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln14_fu_1352_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln250_fu_1369_p2       |         +|   0|  0|  16|           9|           1|
    |ap_block_state2            |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_1341_p2       |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln14_fu_1358_p2       |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln250_fu_1375_p2      |      icmp|   0|  0|  11|           9|           9|
    |ap_block_pp2_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_state10           |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_io         |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_io         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 101|          66|          42|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |   43|          8|    1|          8|
    |ap_enable_reg_pp1_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |    9|          2|    1|          2|
    |i_reg_1302               |    9|          2|    9|         18|
    |j_reg_1313               |    9|          2|    9|         18|
    |k_reg_1324               |    9|          2|    9|         18|
    |mod_datin_TDATA_blk_n    |    9|          2|    1|          2|
    |mod_tempin_address0      |   14|          3|    9|         27|
    |mod_tempouti_address0    |  292|         67|    9|        603|
    |mod_tempouti_d0          |  155|         34|   32|       1088|
    |mod_tempoutq_address0    |  292|         67|    9|        603|
    |mod_tempoutq_d0          |  155|         34|   32|       1088|
    |modi_TDATA_blk_n         |    9|          2|    1|          2|
    |modq_TDATA_blk_n         |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1037|        232|  125|       3484|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  7|   0|    7|          0|
    |ap_enable_reg_pp1_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |  1|   0|    1|          0|
    |i_reg_1302                         |  9|   0|    9|          0|
    |icmp_ln250_reg_1561                |  1|   0|    1|          0|
    |icmp_ln250_reg_1561_pp2_iter1_reg  |  1|   0|    1|          0|
    |j_cast_reg_1414                    |  9|   0|   64|         55|
    |j_reg_1313                         |  9|   0|    9|          0|
    |k_reg_1324                         |  9|   0|    9|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 50|   0|  105|         55|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|       apskmod|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_hs|       apskmod|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|       apskmod|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|       apskmod|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|       apskmod|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|       apskmod|  return value|
|mod_datin_TDATA   |   in|    8|        axis|     mod_datin|       pointer|
|mod_datin_TVALID  |   in|    1|        axis|     mod_datin|       pointer|
|mod_datin_TREADY  |  out|    1|        axis|     mod_datin|       pointer|
|modi_TDATA        |  out|   32|        axis|          modi|       pointer|
|modi_TVALID       |  out|    1|        axis|          modi|       pointer|
|modi_TREADY       |   in|    1|        axis|          modi|       pointer|
|modq_TDATA        |  out|   32|        axis|          modq|       pointer|
|modq_TVALID       |  out|    1|        axis|          modq|       pointer|
|modq_TREADY       |   in|    1|        axis|          modq|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

