# Sun Apr  9 22:44:34 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/|m0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)

@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
@N: BN569 |Target FPGA is located at FBx_D (Type HAPS100_4F).  



@N: MF105 |Performing bottom-up mapping of Top level view:TraceBuildLib.FB1_uD(verilog_0) 

Start loading ILMs (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 1714MB peak: 1714MB)


Finished loading ILMs (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 1714MB peak: 1714MB)


Begin compile point sub-process log

@N: MF106 :|Mapping Top level view:TraceBuildLib.FB1_uD(verilog_0) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 1714MB peak: 1714MB)

@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_8.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_8.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_8.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_8.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_9.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_9.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_9.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_9.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_10.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_10.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_10.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_10.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Making connections to hyper_source modules
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: MF135 :"./src/DM.v":14:0:14:0|RAM dm1.memory[63:0] (in view: TraceBuildLib.FB1_uD_dut(internal)) is 64 words by 64 bits.
@N: MF246 :"./src/DM.v":14:0:14:0|Hierarchically decompose RAM 'dm1.memory[63:0]' 

Starting RAM primitive conversion (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 1717MB peak: 1717MB)


Finished RAM primitive conversion (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 1717MB peak: 1717MB)

@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.first_reset_done.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.reset_pulse.
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[2].
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance TXCTRL_OVERLAP.out.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_DONE.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_ERROR.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.
@N: FX493 |Applying initial value "0" on instance SIMULATION.
@N: FX493 |Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R0.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R1.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "00000" on instance ssc_detector.clkin_cnt[4:0].
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R1.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R0.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R1.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_div.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance flag_ssc_start.
@N: FX493 |Applying initial value "0" on instance hold_done_flag.
@N: FX493 |Applying initial value "0" on instance flag_ssc.
@N: FX493 |Applying initial value "0" on instance training_disabled.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "00" on instance rx_core.XiPhy_Bitslip.position[1:0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[2].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[3].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[4].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[5].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[6].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[7].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[8].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[9].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[10].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[11].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[2].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[3].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[4].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[5].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[6].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[7].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[8].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[9].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[10].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 1717MB peak: 1717MB)

@N: FX702 :|Found startup values on RAM instance dm1.memory_rams0 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams0_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams0
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams1 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams1_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams1
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams2 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams2_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams2
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams3 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams3_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams3
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams4 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams4_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams4
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams5 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams5_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams5
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams6 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams6_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams6
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams7 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams7_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams7
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h5E000000000F000300000044ABCF000000050000000000191EA929AB00000093.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h000000008000000100000071000000210000007200040000003B0003FFFF0003.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h322D535032302E31522D323000000010754400004642315F0000000202040000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h000000003629000032373A312032313A323032322020382028417072312D3120.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h32302E31522D3230000000100000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h3629000032373A312032313A323032322020382028417072312D3120322D5350.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h4841505300000003000000000000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'hD000000000000000FFFF0000000000002D312D6500000001344600003130305F.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h003204B000150008F0000000003204B000140007F00000000000070800130006.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h00230013F0000000003204B00017000AF0000000003204B000160009F0000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'hD000000000000708003D0003D0000000003204B000240014F0000000003204B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h00000708004100009000000000000708003F0005D000000000000708003E0004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0047000090000000000004B00046000090000000000004B00045000090000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0E = 256'h00000000000000000000000000000000000000000000002000000000000004B0.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":349:1:349:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD(verilog) instance haps_system_memory_write_control_inst.addr_to_memory_out[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1552:1:1552:6|Found counter in view:TdmLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD(verilog) instance number_of_ack_for_reporting_flags[11:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[47] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[46] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[45] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[44] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[43] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[42] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[41] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[40] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[39] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[38] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[37] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[36] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[35] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[34] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[33] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[31] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[30] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[29] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[28] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[27] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[26] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[25] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[24] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[23] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[22] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[21] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[20] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[19] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_8.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_8.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_8.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_8.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_8.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_8.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uD(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uD(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uD(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uD(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_FB1_uD(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_8.infopipe_data_flags[38] because it is equivalent to instance hstdm_training_monitor_8.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_9.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_9.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_9.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_9.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_9.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_9.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_0_FB1_uD(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_0_FB1_uD(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_0_FB1_uD(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_0_FB1_uD(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_0_FB1_uD(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_9.infopipe_data_flags[38] because it is equivalent to instance hstdm_training_monitor_9.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_10.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_10.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_10.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_10.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_10.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_10.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_1_FB1_uD(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_1_FB1_uD(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_1_FB1_uD(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_1_FB1_uD(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_1_FB1_uD(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_10.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_10.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: TdmLib.hstdm_memory_Z1_FB1_uD(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h000D00030000001F0003000500000010000100000000000CABCF000000000046.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h302E31312E30332E3230323000000003000000004000000000000001C0000008.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_02 = 256'h00040004000104B000090047000002580000000000000004000004B000080045.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h78000004000002580000000000080005000204B0000A00240000025800000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h0000000070000004000000000000000070000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h7800000400000000000000007000000400000000000000007000000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'h0000000000000000000000000000000078000004000000000000000078000004.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2311:1:2311:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uD(verilog) instance debug_cnt_ack_rt_flag[7:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uD(verilog) instance memory_core.rd_addr_to_memory[27:0] 

Starting factoring (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 1717MB peak: 1717MB)


Finished factoring (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 1717MB peak: 1717MB)


Available hyper_sources - for debug and ip models
HyperSrc tag sysip_inst.umr3_clk
HyperSrc tag sysip_inst.umr3_reset
HyperSrc tag haps_fpga_location_id
HyperSrc tag ufpga_hstdm_ctrl_o
HyperSrc tag ufpga_scratch_o
HyperSrc tag ufpga_type_id_o
HyperSrc tag ufpga_loc_id_o
HyperSrc tag ufpga_id_o
HyperSrc tag ufpga_usr_id_o
HyperSrc tag ufpga_handle_o
HyperSrc tag ufpga_timestamp_o
HyperSrc tag sys_clk
HyperSrc tag sys_reset_n
HyperSrc tag gclk0
HyperSrc tag haps_umr3_clk
HyperSrc tag haps_umr3_reset
HyperSrc tag umr_clk
HyperSrc tag umr_reset
HyperSrc tag haps_clk_200
HyperSrc tag haps_clk_10
HyperSrc tag haps_umr3_clk_div
HyperSrc tag haps_clk_160
HyperSrc tag haps_clk_10_2_sync
HyperSrc tag haps_clk_50_2_sync
HyperSrc tag hstdm_refclk_100

Making connections to hyper_source modules
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":801:83:801:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":800:83:800:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":799:83:799:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":798:83:798:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":796:80:796:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":795:80:795:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":794:80:794:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":793:80:793:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":788:68:788:85|Missing syn_hyper_source with tag ufpga_scratch_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":787:73:787:95|Missing syn_hyper_source with tag ufpga_hstdm_status_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":773:76:773:83|Missing syn_hyper_source with tag IDENT_BRAM_CMP2CAPI_DIN. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":772:66:772:74|Missing syn_hyper_source with tag IDENT_BRAM_INTR. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":771:81:771:103|Missing syn_hyper_source with tag IDENT_SNPS_DTDPIPE_INBUS. Connecting to default value '0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'
Deleting unused hyper source hyper_src_umr3_clk (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_umr3_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_haps_fpga_location_id (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_hstdm_ctrl_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_scratch_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_type_id_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_loc_id_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_id_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_usr_id_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_handle_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_timestamp_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_sys_clk (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_sys_reset_n (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_gclk0 (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_umr_reset (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_200 (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10 (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_umr3_clk_div (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_160 (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10_2_sync (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_50_2_sync (in view: TraceBuildLib.FB1_uD(verilog_0))
NConnInternalConnection caching is on
For pin clk, cannot find the other pin in a pair, automatically create one (clk_0). 
@N: FX430 |Found 6 global buffers instantiated by user 

Clock Buffers:
  Inserting Clock buffer on net umr2_clk,
  Inserting Clock buffer on net umr3_clk,
  Inserting Clock buffer on net hstdm_refclk_100,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 1717MB peak: 1717MB)

@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccccout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccccout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccccincout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccccincout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report messages -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 1717MB peak: 1717MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:56s; Memory used current: 1717MB peak: 1717MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:57s; Memory used current: 1717MB peak: 1717MB)


Finished preparing to map (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:03s; Memory used current: 1717MB peak: 1717MB)

@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.

Finished technology mapping (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 1717MB peak: 1717MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:13s		     1.48ns		3403 /      3403
   2		0h:01m:13s		     1.48ns		3403 /      3403
   3		0h:01m:13s		     1.48ns		3403 /      3403

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:20s; Memory used current: 1717MB peak: 1717MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:24s; Memory used current: 1717MB peak: 1717MB)


End compile point sub-process log

@W: MT246 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":546:16:546:32|Blackbox bsa19_system_ip is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":236:34:236:48|Blackbox USR_ACCESSE2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock clk with period 500.00ns 
@N: MT615 |Found clock haps_clk_10 with period 100.00ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_0 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_1 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_2 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_3 with period 7.11ns 
@N: MT615 |Found clock ufpga_lock_clk_o with period 1000.00ns 
@N: MT615 |Found clock sys_clk with period 10.00ns 
@N: MT615 |Found clock gclk0 with period 10.00ns 
@N: MT615 |Found clock umr2_clk with period 10.00ns 
@N: MT615 |Found clock umr3_clk with period 8.00ns 
@N: MT615 |Found clock hstdm_refclk_100 with period 10.00ns 
@N: MT615 |Found clock haps_clk_200 with period 5.00ns 
@N: MT615 |Found clock haps_clk_10_2_sync with period 100.00ns 
@N: MT615 |Found clock haps_clk_50_2_sync with period 20.00ns 
@N: MT615 |Found clock dbg_capiclk with period 25.00ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block8 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block9 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block10 with period 1.67ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank36_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block8_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block9_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block10_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block8_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block9_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block10_div4 with period 6.67ns 


@S0 |##### START OF TIMING REPORT #####[
# Timing report written on Sun Apr  9 22:46:00 2023
#


Top view:               FB1_uD
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


@S0.0 |Performance Summary
*******************


Worst slack in design: 1.475

                                         Requested      Estimated     Requested     Estimated                 Clock                                                                                          Clock              
Starting Clock                           Frequency      Frequency     Period        Period        Slack       Type                                                                                           Group              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System_FB1_uD                            1.0 MHz        146.0 MHz     1000.000      6.847         NA          virtual                                                                                        default_clkgroup   
clk                                      2.0 MHz        292.1 MHz     500.000       3.424         240.190     declared                                                                                       default_clkgroup   
dbg_capiclk                              40.0 MHz       NA            25.000        NA            NA          declared                                                                                       default_clkgroup   
dbg_xcvr_user_clk_0                      140.6 MHz      NA            7.111         NA            NA          declared                                                                                       default_clkgroup   
dbg_xcvr_user_clk_1                      140.6 MHz      NA            7.111         NA            NA          declared                                                                                       default_clkgroup   
dbg_xcvr_user_clk_2                      140.6 MHz      NA            7.111         NA            NA          declared                                                                                       default_clkgroup   
dbg_xcvr_user_clk_3                      140.6 MHz      NA            7.111         NA            NA          declared                                                                                       default_clkgroup   
gclk0                                    100.0 MHz      NA            10.000        NA            NA          declared                                                                                       default_clkgroup   
haps_clk_10                              10.0 MHz       NA            100.000       NA            NA          declared                                                                                       group_219_18       
haps_clk_10_2_sync                       10.0 MHz       NA            100.000       NA            NA          declared                                                                                       default_clkgroup   
haps_clk_50_2_sync                       50.0 MHz       NA            20.000        NA            NA          declared                                                                                       default_clkgroup   
haps_clk_200                             200.0 MHz      NA            5.000         NA            NA          declared                                                                                       default_clkgroup   
hstdm_refclk_100                         100.0 MHz      787.3 MHz     10.000        1.270         8.730       declared                                                                                       default_clkgroup   
hstdm_rxclk_1200_bank36_block10          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank36_block10}                                                     default_clkgroup   
hstdm_rxclk_1200_bank36_block10_div2     300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank36_block10) {hstdm_rxclk_1200_bank36_block10}               default_clkgroup   
hstdm_rxclk_1200_bank36_block10_div4     150.0 MHz      282.7 MHz     6.667         3.537         2.775       derived (from hstdm_rxclk_1200_bank36_block10_div2) {hstdm_rxclk_1200_bank36_block10_div2}     default_clkgroup   
hstdm_rxclk_1200_bank69_block8           600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank69_block8}                                                      default_clkgroup   
hstdm_rxclk_1200_bank69_block8_div2      300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank69_block8) {hstdm_rxclk_1200_bank69_block8}                 default_clkgroup   
hstdm_rxclk_1200_bank69_block8_div4      150.0 MHz      300.4 MHz     6.667         3.329         2.775       derived (from hstdm_rxclk_1200_bank69_block8_div2) {hstdm_rxclk_1200_bank69_block8_div2}       default_clkgroup   
hstdm_rxclk_1200_bank71_block9           600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank71_block9}                                                      default_clkgroup   
hstdm_rxclk_1200_bank71_block9_div2      300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank71_block9) {hstdm_rxclk_1200_bank71_block9}                 default_clkgroup   
hstdm_rxclk_1200_bank71_block9_div4      150.0 MHz      300.4 MHz     6.667         3.329         2.775       derived (from hstdm_rxclk_1200_bank71_block9_div2) {hstdm_rxclk_1200_bank71_block9_div2}       default_clkgroup   
hstdm_txclk_1200_bank36_clkoutphy        1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                                default_clkgroup   
hstdm_txclk_1200_bank69_clkoutphy        1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                                default_clkgroup   
hstdm_txclk_1200_bank71_clkoutphy        1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                                default_clkgroup   
sys_clk                                  100.0 MHz      NA            10.000        NA            NA          declared                                                                                       default_clkgroup   
ufpga_lock_clk_o                         1.0 MHz        NA            1000.000      NA            NA          declared                                                                                       ufpga_lock_clkgroup
umr2_clk                                 100.0 MHz      235.7 MHz     10.000        4.242         1.475       declared                                                                                       default_clkgroup   
umr3_clk                                 125.0 MHz      237.7 MHz     8.000         4.207         1.475       declared                                                                                       default_clkgroup   
System                                   1.0 MHz        1.0 MHz       1000.000      994.582       5.418       system                                                                                         system_clkgroup    
================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





@S0.0 |Clock Relationships
*******************

Clocks                                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                              Ending                                |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                umr3_clk                              |  8.000       5.418    |  No paths    -      |  No paths    -      |  No paths    -    
clk                                   clk                                   |  500.000     240.190  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                   System_FB1_uD                         |  500.000     496.576  |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              umr2_clk                              |  10.000      5.758    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              umr3_clk                              |  2.000       1.475    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank69_block8_div2   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank71_block9_div2   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank36_block10_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank69_block8_div4   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank71_block9_div4   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank36_block10_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              System                                |  8.000       7.512    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              umr2_clk                              |  2.000       1.475    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              umr3_clk                              |  8.000       3.792    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank69_block8_div2   |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank71_block9_div2   |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank36_block10_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank69_block8_div4   |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank71_block9_div4   |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank36_block10_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_refclk_100                      |  10.000      8.730    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank69_block8_div2   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank71_block9_div2   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank36_block10_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank69_block8_div4   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank71_block9_div4   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank36_block10_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   clk                                   |  3.333       237.581  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   umr2_clk                              |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   umr3_clk                              |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   hstdm_rxclk_1200_bank69_block8_div2   |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   hstdm_rxclk_1200_bank69_block8_div4   |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   clk                                   |  3.333       237.081  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   umr2_clk                              |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   umr3_clk                              |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   hstdm_rxclk_1200_bank71_block9_div2   |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   hstdm_rxclk_1200_bank71_block9_div4   |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  clk                                   |  3.333       236.981  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  umr2_clk                              |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  umr3_clk                              |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  hstdm_rxclk_1200_bank36_block10_div2  |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  hstdm_rxclk_1200_bank36_block10_div4  |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div4   umr2_clk                              |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div4   umr3_clk                              |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div4   hstdm_rxclk_1200_bank69_block8_div2   |  3.333       2.775    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div4   hstdm_rxclk_1200_bank69_block8_div4   |  6.667       3.337    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div4   umr2_clk                              |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div4   umr3_clk                              |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div4   hstdm_rxclk_1200_bank71_block9_div2   |  3.333       2.775    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div4   hstdm_rxclk_1200_bank71_block9_div4   |  6.667       3.337    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div4  umr2_clk                              |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div4  umr3_clk                              |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div4  hstdm_rxclk_1200_bank36_block10_div2  |  3.333       2.775    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div4  hstdm_rxclk_1200_bank36_block10_div4  |  6.667       3.130    |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                  Starting         User           Arrival     Required            
Name                  Reference        Constraint     Time        Time         Slack  
                      Clock                                                           
--------------------------------------------------------------------------------------
ALUOUTMEM[0]          NA               NA             0.000       95.715       95.715 
ALUOUTMEM[1]          NA               NA             0.000       95.715       95.715 
ALUOUTMEM[2]          NA               NA             0.000       96.014       96.014 
ALUOUTMEM[3]          NA               NA             0.000       96.014       96.014 
ALUOUTMEM[4]          NA               NA             0.000       96.014       96.014 
ALUOUTMEM[5]          NA               NA             0.000       96.014       96.014 
ALUOUTMEM[6]          NA               NA             0.000       95.291       95.291 
ALUOUTMEM[7]          NA               NA             0.000       95.291       95.291 
ALUOUTMEM[8]          NA               NA             0.000       95.291       95.291 
ALUOUTMEM[9]          NA               NA             0.000       95.291       95.291 
ALUOUTMEM[10]         NA               NA             0.000       95.291       95.291 
ALUOUTMEM[11]         NA               NA             0.000       254.118      254.118
ALUOUTMEM[12]         NA               NA             0.000       253.081      253.081
ALUOUTMEM[13]         NA               NA             0.000       253.218      253.218
ALUOUTMEM[14]         NA               NA             0.000       252.618      252.618
ALUOUTMEM[15]         NA               NA             0.000       251.718      251.718
ALUOUTMEM[16]         NA               NA             0.000       251.581      251.581
ALUOUTMEM[17]         NA               NA             0.000       254.618      254.618
ALUOUTMEM[18]         NA               NA             0.000       262.990      262.990
ALUOUTMEM[19]         NA               NA             0.000       263.782      263.782
ALUOUTMEM[20]         NA               NA             0.000       262.981      262.981
ALUOUTMEM[21]         NA               NA             0.000       262.981      262.981
ALUOUTMEM[22]         NA               NA             0.000       243.918      243.918
ALUOUTMEM[23]         NA               NA             0.000       243.694      243.694
ALUOUTMEM[24]         NA               NA             0.000       240.738      240.738
ALUOUTMEM[25]         NA               NA             0.000       240.594      240.594
ALUOUTMEM[26]         NA               NA             0.000       254.918      254.918
ALUOUTMEM[27]         NA               NA             0.000       252.418      252.418
ALUOUTMEM[28]         NA               NA             0.000       252.281      252.281
ALUOUTMEM[29]         NA               NA             0.000       254.918      254.918
ALUOUTMEM[30]         NA               NA             0.000       253.218      253.218
ALUOUTMEM[31]         NA               NA             0.000       254.681      254.681
ALUOUTMEM[32]         NA               NA             0.000       253.218      253.218
ALUOUTMEM[33]         NA               NA             0.000       253.218      253.218
ALUOUTMEM[34]         NA               NA             0.000       264.582      264.582
ALUOUTMEM[35]         NA               NA             0.000       262.318      262.318
ALUOUTMEM[36]         NA               NA             0.000       262.318      262.318
ALUOUTMEM[37]         NA               NA             0.000       264.582      264.582
ALUOUTMEM[38]         NA               NA             0.000       239.838      239.838
ALUOUTMEM[39]         NA               NA             0.000       241.638      241.638
ALUOUTMEM[40]         NA               NA             0.000       239.838      239.838
ALUOUTMEM[41]         NA               NA             0.000       243.618      243.618
ALUOUTMEM[42]         NA               NA             0.000       253.218      253.218
ALUOUTMEM[43]         NA               NA             0.000       254.618      254.618
ALUOUTMEM[44]         NA               NA             0.000       253.218      253.218
ALUOUTMEM[45]         NA               NA             0.000       253.218      253.218
ALUOUTMEM[46]         NA               NA             0.000       254.618      254.618
ALUOUTMEM[47]         NA               NA             0.000       251.494      251.494
ALUOUTMEM[48]         NA               NA             0.000       251.494      251.494
ALUOUTMEM[49]         NA               NA             0.000       254.618      254.618
ALUOUTMEM[50]         NA               NA             0.000       262.981      262.981
ALUOUTMEM[51]         NA               NA             0.000       264.382      264.382
ALUOUTMEM[52]         NA               NA             0.000       263.118      263.118
ALUOUTMEM[53]         NA               NA             0.000       262.982      262.982
ALUOUTMEM[54]         NA               NA             0.000       245.218      245.218
ALUOUTMEM[55]         NA               NA             0.000       241.538      241.538
ALUOUTMEM[56]         NA               NA             0.000       241.394      241.394
ALUOUTMEM[57]         NA               NA             0.000       244.994      244.994
ALUOUTMEM[58]         NA               NA             0.000       254.581      254.581
ALUOUTMEM[59]         NA               NA             0.000       251.481      251.481
ALUOUTMEM[60]         NA               NA             0.000       251.481      251.481
ALUOUTMEM[61]         NA               NA             0.000       254.581      254.581
ALUOUTMEM[62]         NA               NA             0.000       253.081      253.081
ALUOUTMEM[63]         NA               NA             0.000       253.218      253.218
MEMREADEX_aptn_ft     NA               NA             0.000       151.946      151.946
MEMREADMEM            NA               NA             0.000       112.361      112.361
MEMWRITEMEM           NA               NA             0.000       260.975      260.975
RD2MEM_3[3]           NA               NA             0.000       221.351      221.351
RD2MEM_5[5]           NA               NA             0.000       221.341      221.341
RD2MEM_12[12]         NA               NA             0.000       221.351      221.351
RD2MEM_15[15]         NA               NA             0.000       221.351      221.351
RD2MEM_25[25]         NA               NA             0.000       221.351      221.351
RD2MEM_27[27]         NA               NA             0.000       221.351      221.351
RD2MEM_35[35]         NA               NA             0.000       221.341      221.341
RD2MEM_40[40]         NA               NA             0.000       221.351      221.351
RD2MEM_47[47]         NA               NA             0.000       221.341      221.341
RD2MEM_49[49]         NA               NA             0.000       221.351      221.351
RD2MEM_60[60]         NA               NA             0.000       221.351      221.351
RD2MEM_63[63]         NA               NA             0.000       221.376      221.376
REGWRITEMEM           NA               NA             0.000       214.590      214.590
WREX_aptn_ft[0]       NA               NA             0.000       150.846      150.846
WREX_aptn_ft[1]       NA               NA             0.000       150.846      150.846
WREX_aptn_ft[2]       NA               NA             0.000       150.846      150.846
WREX_aptn_ft[3]       NA               NA             0.000       150.846      150.846
WRMEM[0]              NA               NA             0.000       98.396       98.396 
WRMEM[1]              NA               NA             0.000       98.396       98.396 
WRMEM[2]              NA               NA             0.000       96.996       96.996 
WRMEM[3]              NA               NA             0.000       96.996       96.996 
WRMEM[4]              NA               NA             0.000       100.796      100.796
rst_n                 clk (rising)     6.000          6.000       246.190      240.190
======================================================================================


Output Ports: 

Port                       Starting                User                            Arrival     Required            
Name                       Reference               Constraint                      Time        Time         Slack  
                           Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------
ALUOUTMEM_aptn_ft[0]       NA                      NA                              2.986       98.700       95.715 
ALUOUTMEM_aptn_ft[1]       NA                      NA                              2.986       98.700       95.715 
ALUOUTMEM_aptn_ft[2]       NA                      NA                              2.986       99.000       96.014 
ALUOUTMEM_aptn_ft[3]       NA                      NA                              2.986       99.000       96.014 
ALUOUTMEM_aptn_ft[4]       NA                      NA                              2.986       99.000       96.014 
ALUOUTMEM_aptn_ft[5]       NA                      NA                              2.986       99.000       96.014 
ALUOUTMEM_aptn_ft[6]       NA                      NA                              2.309       97.600       95.291 
ALUOUTMEM_aptn_ft[7]       NA                      NA                              2.309       97.600       95.291 
ALUOUTMEM_aptn_ft[8]       NA                      NA                              2.309       97.600       95.291 
ALUOUTMEM_aptn_ft[9]       NA                      NA                              2.309       97.600       95.291 
ALUOUTMEM_aptn_ft[10]      NA                      NA                              2.309       97.600       95.291 
DMOUTWB[0]                 clk (rising)            NA                              1.563       79.700       78.136 
DMOUTWB[1]                 clk (rising)            NA                              1.563       79.700       78.136 
DMOUTWB[2]                 clk (rising)            NA                              1.563       79.700       78.136 
DMOUTWB[3]                 clk (rising)            NA                              1.563       79.700       78.136 
DMOUTWB[4]                 clk (rising)            NA                              1.563       79.900       78.337 
DMOUTWB[5]                 clk (rising)            NA                              1.563       79.700       78.136 
DMOUTWB[6]                 clk (rising)            NA                              1.563       79.900       78.337 
DMOUTWB[7]                 clk (rising)            NA                              1.563       79.900       78.337 
DMOUTWB[8]                 clk (rising)            NA                              1.563       79.900       78.337 
DMOUTWB[9]                 clk (rising)            NA                              1.563       79.900       78.337 
DMOUTWB[10]                clk (rising)            NA                              1.563       79.900       78.337 
DMOUTWB[11]                clk (rising)            NA                              1.563       80.100       78.537 
DMOUTWB[12]                clk (rising)            NA                              1.563       80.100       78.537 
DMOUTWB[13]                clk (rising)            NA                              1.563       80.100       78.537 
DMOUTWB[14]                clk (rising)            NA                              1.563       80.300       78.737 
DMOUTWB[15]                clk (rising)            NA                              1.563       80.300       78.737 
DMOUTWB[16]                clk (rising)            NA                              1.563       80.300       78.737 
DMOUTWB[17]                clk (rising)            NA                              1.563       80.300       78.737 
DMOUTWB[18]                clk (rising)            NA                              1.563       80.600       79.037 
DMOUTWB[19]                clk (rising)            NA                              1.563       80.600       79.037 
DMOUTWB[20]                clk (rising)            NA                              1.563       80.600       79.037 
DMOUTWB[21]                clk (rising)            NA                              1.563       80.600       79.037 
DMOUTWB[22]                clk (rising)            NA                              1.563       80.600       79.037 
DMOUTWB[23]                clk (rising)            NA                              1.563       80.600       79.037 
DMOUTWB[24]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[25]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[26]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[27]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[28]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[29]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[30]                clk (rising)            NA                              1.563       80.700       79.136 
DMOUTWB[31]                clk (rising)            NA                              1.563       80.700       79.136 
DMOUTWB[32]                clk (rising)            NA                              1.563       80.700       79.136 
DMOUTWB[33]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[34]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[35]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[36]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[37]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[38]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[39]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[40]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[41]                clk (rising)            NA                              1.563       80.500       78.936 
DMOUTWB[42]                clk (rising)            NA                              1.563       80.800       79.237 
DMOUTWB[43]                clk (rising)            NA                              1.563       80.800       79.237 
DMOUTWB[44]                clk (rising)            NA                              1.563       80.800       79.237 
DMOUTWB[45]                clk (rising)            NA                              1.563       80.800       79.237 
DMOUTWB[46]                clk (rising)            NA                              1.563       80.800       79.237 
DMOUTWB[47]                clk (rising)            NA                              1.563       80.800       79.237 
DMOUTWB[48]                clk (rising)            NA                              1.563       81.000       79.436 
DMOUTWB[49]                clk (rising)            NA                              1.563       81.000       79.436 
DMOUTWB[50]                clk (rising)            NA                              1.563       81.000       79.436 
DMOUTWB[51]                clk (rising)            NA                              1.563       81.000       79.436 
DMOUTWB[52]                clk (rising)            NA                              1.563       81.000       79.436 
DMOUTWB[53]                clk (rising)            NA                              1.563       81.000       79.436 
DMOUTWB[54]                clk (rising)            NA                              1.563       81.300       79.737 
DMOUTWB[55]                clk (rising)            NA                              1.563       81.300       79.737 
DMOUTWB[56]                clk (rising)            NA                              1.563       81.300       79.737 
DMOUTWB[57]                clk (rising)            NA                              1.563       81.400       79.837 
DMOUTWB[58]                clk (rising)            NA                              1.563       81.400       79.837 
DMOUTWB[59]                clk (rising)            NA                              1.563       81.400       79.837 
DMOUTWB[60]                clk (rising)            NA                              1.563       81.600       80.037 
DMOUTWB[61]                clk (rising)            NA                              1.563       81.600       80.037 
DMOUTWB[62]                clk (rising)            NA                              1.563       81.600       80.037 
DMOUTWB[63]                clk (rising)            NA                              1.563       82.500       80.936 
DMout[1]                   (no clock) (rising)     0.000(System_FB1_uD rising)     4.675       433.400      428.725
MEMREADEX_aptn_ft_0        NA                      NA                              2.254       154.200      151.946
MEMREADMEM_aptn_ft         NA                      NA                              2.739       115.100      112.361
REGWRITEWB_0               clk (rising)            NA                              1.569       138.500      136.931
REGWRITEWB_aptn_s          clk (rising)            NA                              1.569       64.600       63.031 
WREX_aptn_ft_0[0]          NA                      NA                              2.254       153.100      150.846
WREX_aptn_ft_0[1]          NA                      NA                              2.254       153.100      150.846
WREX_aptn_ft_0[2]          NA                      NA                              2.254       153.100      150.846
WREX_aptn_ft_0[3]          NA                      NA                              2.254       153.100      150.846
WRITEDATAWB[0]             clk (rising)            NA                              2.515       102.200      99.685 
WRITEDATAWB[1]             clk (rising)            NA                              2.515       102.200      99.685 
WRITEDATAWB[2]             clk (rising)            NA                              2.515       102.200      99.685 
WRITEDATAWB[3]             clk (rising)            NA                              2.515       102.000      99.485 
WRITEDATAWB[4]             clk (rising)            NA                              2.515       102.000      99.485 
WRITEDATAWB[5]             clk (rising)            NA                              2.515       102.000      99.485 
WRITEDATAWB[6]             clk (rising)            NA                              2.515       102.300      99.785 
WRITEDATAWB[7]             clk (rising)            NA                              2.515       102.300      99.785 
WRITEDATAWB[8]             clk (rising)            NA                              2.515       102.300      99.785 
WRITEDATAWB[9]             clk (rising)            NA                              2.515       102.300      99.785 
WRITEDATAWB[10]            clk (rising)            NA                              2.515       102.300      99.785 
WRITEDATAWB[11]            clk (rising)            NA                              2.515       102.400      99.885 
WRITEDATAWB[12]            clk (rising)            NA                              2.515       102.400      99.885 
WRITEDATAWB[13]            clk (rising)            NA                              2.515       102.400      99.885 
WRITEDATAWB[14]            clk (rising)            NA                              2.515       102.400      99.885 
WRITEDATAWB[15]            clk (rising)            NA                              2.515       102.400      99.885 
WRITEDATAWB[16]            clk (rising)            NA                              2.515       102.400      99.885 
WRITEDATAWB[17]            clk (rising)            NA                              2.515       102.400      99.885 
WRITEDATAWB[18]            clk (rising)            NA                              2.515       102.700      100.185
WRITEDATAWB[19]            clk (rising)            NA                              2.515       102.700      100.185
WRITEDATAWB[20]            clk (rising)            NA                              2.515       102.700      100.185
WRITEDATAWB[21]            clk (rising)            NA                              2.515       102.700      100.185
WRITEDATAWB[22]            clk (rising)            NA                              2.515       102.700      100.185
WRITEDATAWB[23]            clk (rising)            NA                              2.515       102.700      100.185
WRITEDATAWB[24]            clk (rising)            NA                              2.515       102.600      100.085
WRITEDATAWB[25]            clk (rising)            NA                              2.515       102.600      100.085
WRITEDATAWB[26]            clk (rising)            NA                              2.515       102.600      100.085
WRITEDATAWB[27]            clk (rising)            NA                              2.515       102.600      100.085
WRITEDATAWB[28]            clk (rising)            NA                              2.515       102.600      100.085
WRITEDATAWB[29]            clk (rising)            NA                              2.515       102.600      100.085
WRITEDATAWB[30]            clk (rising)            NA                              2.515       102.800      100.285
WRITEDATAWB[31]            clk (rising)            NA                              2.515       102.800      100.285
WRITEDATAWB[32]            clk (rising)            NA                              2.515       102.800      100.285
WRITEDATAWB[33]            clk (rising)            NA                              2.515       102.800      100.285
WRITEDATAWB[34]            clk (rising)            NA                              2.515       102.800      100.285
WRITEDATAWB[35]            clk (rising)            NA                              2.515       102.800      100.285
WRITEDATAWB[36]            clk (rising)            NA                              2.515       102.900      100.385
WRITEDATAWB[37]            clk (rising)            NA                              2.515       102.900      100.385
WRITEDATAWB[38]            clk (rising)            NA                              2.515       102.900      100.385
WRITEDATAWB[39]            clk (rising)            NA                              2.515       102.900      100.385
WRITEDATAWB[40]            clk (rising)            NA                              2.515       102.900      100.385
WRITEDATAWB[41]            clk (rising)            NA                              2.515       102.900      100.385
WRITEDATAWB[42]            clk (rising)            NA                              2.515       103.200      100.685
WRITEDATAWB[43]            clk (rising)            NA                              2.515       103.200      100.685
WRITEDATAWB[44]            clk (rising)            NA                              2.515       103.200      100.685
WRITEDATAWB[45]            clk (rising)            NA                              2.515       103.200      100.685
WRITEDATAWB[46]            clk (rising)            NA                              2.515       103.200      100.685
WRITEDATAWB[47]            clk (rising)            NA                              2.515       103.200      100.685
WRITEDATAWB[48]            clk (rising)            NA                              2.515       103.500      100.985
WRITEDATAWB[49]            clk (rising)            NA                              2.515       103.500      100.985
WRITEDATAWB[50]            clk (rising)            NA                              2.515       103.500      100.985
WRITEDATAWB[51]            clk (rising)            NA                              2.515       103.500      100.985
WRITEDATAWB[52]            clk (rising)            NA                              2.515       103.500      100.985
WRITEDATAWB[53]            clk (rising)            NA                              2.515       103.500      100.985
WRITEDATAWB[54]            clk (rising)            NA                              2.515       103.800      101.285
WRITEDATAWB[55]            clk (rising)            NA                              2.515       103.800      101.285
WRITEDATAWB[56]            clk (rising)            NA                              2.515       103.800      101.285
WRITEDATAWB[57]            clk (rising)            NA                              2.515       103.900      101.385
WRITEDATAWB[58]            clk (rising)            NA                              2.515       103.900      101.385
WRITEDATAWB[59]            clk (rising)            NA                              2.515       103.900      101.385
WRITEDATAWB[60]            clk (rising)            NA                              2.515       104.200      101.685
WRITEDATAWB[61]            clk (rising)            NA                              2.515       104.200      101.685
WRITEDATAWB[62]            clk (rising)            NA                              2.515       104.200      101.685
WRITEDATAWB[63]            clk (rising)            NA                              2.515       105.200      102.685
WRITEDATAWB_aptn_s[0]      clk (rising)            NA                              2.515       119.900      117.385
WRITEDATAWB_aptn_s[1]      clk (rising)            NA                              2.515       119.900      117.385
WRITEDATAWB_aptn_s[2]      clk (rising)            NA                              2.515       120.200      117.685
WRITEDATAWB_aptn_s[3]      clk (rising)            NA                              2.515       120.200      117.685
WRITEDATAWB_aptn_s[4]      clk (rising)            NA                              2.515       120.200      117.685
WRITEDATAWB_aptn_s[5]      clk (rising)            NA                              2.515       120.200      117.685
WRITEDATAWB_aptn_s[6]      clk (rising)            NA                              2.515       120.600      118.085
WRITEDATAWB_aptn_s[7]      clk (rising)            NA                              2.515       120.600      118.085
WRITEDATAWB_aptn_s[8]      clk (rising)            NA                              2.515       120.400      117.885
WRITEDATAWB_aptn_s[9]      clk (rising)            NA                              2.515       120.500      117.985
WRITEDATAWB_aptn_s[10]     clk (rising)            NA                              2.515       120.700      118.185
WRITEDATAWB_aptn_s[11]     clk (rising)            NA                              2.515       120.700      118.185
WRITEDATAWB_aptn_s[12]     clk (rising)            NA                              2.515       120.800      118.285
WRITEDATAWB_aptn_s[13]     clk (rising)            NA                              2.515       120.700      118.185
WRITEDATAWB_aptn_s[14]     clk (rising)            NA                              2.515       121.400      118.885
WRITEDATAWB_aptn_s[15]     clk (rising)            NA                              2.515       121.400      118.885
WRITEDATAWB_aptn_s[16]     clk (rising)            NA                              2.515       121.200      118.685
WRITEDATAWB_aptn_s[17]     clk (rising)            NA                              2.515       121.200      118.685
WRITEDATAWB_aptn_s[18]     clk (rising)            NA                              2.515       121.300      118.785
WRITEDATAWB_aptn_s[19]     clk (rising)            NA                              2.515       121.300      118.785
WRITEDATAWB_aptn_s[20]     clk (rising)            NA                              2.515       121.300      118.785
WRITEDATAWB_aptn_s[21]     clk (rising)            NA                              2.515       121.300      118.785
WRITEDATAWB_aptn_s[22]     clk (rising)            NA                              2.515       121.700      119.185
WRITEDATAWB_aptn_s[23]     clk (rising)            NA                              2.515       121.700      119.185
WRITEDATAWB_aptn_s[24]     clk (rising)            NA                              2.515       121.500      118.985
WRITEDATAWB_aptn_s[25]     clk (rising)            NA                              2.515       121.800      119.285
WRITEDATAWB_aptn_s[26]     clk (rising)            NA                              2.515       122.100      119.585
WRITEDATAWB_aptn_s[27]     clk (rising)            NA                              2.515       122.100      119.585
WRITEDATAWB_aptn_s[28]     clk (rising)            NA                              2.515       122.100      119.585
WRITEDATAWB_aptn_s[29]     clk (rising)            NA                              2.515       122.100      119.585
WRITEDATAWB_aptn_s[30]     clk (rising)            NA                              2.515       122.500      119.985
WRITEDATAWB_aptn_s[31]     clk (rising)            NA                              2.515       122.500      119.985
WRITEDATAWB_aptn_s[32]     clk (rising)            NA                              2.515       122.300      119.785
WRITEDATAWB_aptn_s[33]     clk (rising)            NA                              2.515       122.300      119.785
WRITEDATAWB_aptn_s[34]     clk (rising)            NA                              2.515       122.600      120.085
WRITEDATAWB_aptn_s[35]     clk (rising)            NA                              2.515       122.600      120.085
WRITEDATAWB_aptn_s[36]     clk (rising)            NA                              2.515       122.700      120.185
WRITEDATAWB_aptn_s[37]     clk (rising)            NA                              2.515       122.600      120.085
WRITEDATAWB_aptn_s[38]     clk (rising)            NA                              2.515       123.000      120.485
WRITEDATAWB_aptn_s[39]     clk (rising)            NA                              2.515       123.000      120.485
WRITEDATAWB_aptn_s[40]     clk (rising)            NA                              2.515       122.900      120.385
WRITEDATAWB_aptn_s[41]     clk (rising)            NA                              2.515       122.600      120.085
WRITEDATAWB_aptn_s[42]     clk (rising)            NA                              2.515       122.900      120.385
WRITEDATAWB_aptn_s[43]     clk (rising)            NA                              2.515       122.900      120.385
WRITEDATAWB_aptn_s[44]     clk (rising)            NA                              2.515       122.900      120.385
WRITEDATAWB_aptn_s[45]     clk (rising)            NA                              2.515       122.900      120.385
WRITEDATAWB_aptn_s[46]     clk (rising)            NA                              2.515       123.300      120.785
WRITEDATAWB_aptn_s[47]     clk (rising)            NA                              2.515       123.300      120.785
WRITEDATAWB_aptn_s[48]     clk (rising)            NA                              2.515       123.600      121.085
WRITEDATAWB_aptn_s[49]     clk (rising)            NA                              2.515       123.700      121.185
WRITEDATAWB_aptn_s[50]     clk (rising)            NA                              2.515       124.000      121.485
WRITEDATAWB_aptn_s[51]     clk (rising)            NA                              2.515       124.000      121.485
WRITEDATAWB_aptn_s[52]     clk (rising)            NA                              2.515       124.000      121.485
WRITEDATAWB_aptn_s[53]     clk (rising)            NA                              2.515       124.000      121.485
WRITEDATAWB_aptn_s[54]     clk (rising)            NA                              2.515       124.400      121.885
WRITEDATAWB_aptn_s[55]     clk (rising)            NA                              2.515       124.400      121.885
WRITEDATAWB_aptn_s[56]     clk (rising)            NA                              2.515       125.300      122.785
WRITEDATAWB_aptn_s[57]     clk (rising)            NA                              2.515       125.300      122.785
WRITEDATAWB_aptn_s[58]     clk (rising)            NA                              2.515       125.700      123.185
WRITEDATAWB_aptn_s[59]     clk (rising)            NA                              2.515       125.900      123.385
WRITEDATAWB_aptn_s[60]     clk (rising)            NA                              2.515       126.500      123.985
WRITEDATAWB_aptn_s[61]     clk (rising)            NA                              2.515       126.500      123.985
WRITEDATAWB_aptn_s[62]     clk (rising)            NA                              2.515       127.300      124.785
WRITEDATAWB_aptn_s[63]     clk (rising)            NA                              2.515       136.500      133.985
WRMEM_aptn_ft[0]           NA                      NA                              2.304       100.700      98.396 
WRMEM_aptn_ft[1]           NA                      NA                              2.304       100.700      98.396 
WRMEM_aptn_ft[2]           NA                      NA                              2.304       99.300       96.996 
WRMEM_aptn_ft[3]           NA                      NA                              2.304       99.300       96.996 
WRMEM_aptn_ft[4]           NA                      NA                              2.304       103.100      100.796
WRWB[0]                    clk (rising)            NA                              1.563       69.000       67.436 
WRWB[1]                    clk (rising)            NA                              1.563       69.000       67.436 
WRWB[2]                    clk (rising)            NA                              1.563       69.000       67.436 
WRWB[3]                    clk (rising)            NA                              1.563       69.000       67.436 
WRWB[4]                    clk (rising)            NA                              1.563       72.400       70.837 
WRWB_aptn_s[0]             clk (rising)            NA                              1.563       58.900       57.337 
WRWB_aptn_s[1]             clk (rising)            NA                              1.563       58.900       57.337 
WRWB_aptn_s[2]             clk (rising)            NA                              1.563       58.900       57.337 
WRWB_aptn_s[3]             clk (rising)            NA                              1.563       58.900       57.337 
WRWB_aptn_s[4]             clk (rising)            NA                              1.563       58.900       57.337 
===================================================================================================================



====================================
@S0.0 |Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                      Arrival           
Instance                                 Reference     Type     Pin     Net            Time        Slack 
                                         Clock                                                           
---------------------------------------------------------------------------------------------------------
dut_inst.memwb1.writeregister_out[0]     clk           FDC      Q       WRWB[0]        0.050       57.337
dut_inst.memwb1.writeregister_out[1]     clk           FDC      Q       WRWB[1]        0.050       57.337
dut_inst.memwb1.writeregister_out[2]     clk           FDC      Q       WRWB[2]        0.050       57.337
dut_inst.memwb1.writeregister_out[3]     clk           FDC      Q       WRWB[3]        0.050       57.337
dut_inst.memwb1.writeregister_out[4]     clk           FDC      Q       WRWB[4]        0.050       57.337
dut_inst.memwb1.regwrite_out             clk           FDC      Q       REGWRITEWB     0.050       63.031
dut_inst.memwb1.dmout_out[0]             clk           FDC      Q       DMOUTWB[0]     0.050       78.136
dut_inst.memwb1.dmout_out[1]             clk           FDC      Q       DMOUTWB[1]     0.050       78.136
dut_inst.memwb1.dmout_out[2]             clk           FDC      Q       DMOUTWB[2]     0.050       78.136
dut_inst.memwb1.dmout_out[3]             clk           FDC      Q       DMOUTWB[3]     0.050       78.136
=========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                           Required           
Instance              Reference     Type     Pin                   Net                   Time         Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[0]        WRWB_aptn_s[0]        58.900       57.337
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[1]        WRWB_aptn_s[1]        58.900       57.337
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[2]        WRWB_aptn_s[2]        58.900       57.337
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[3]        WRWB_aptn_s[3]        58.900       57.337
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[4]        WRWB_aptn_s[4]        58.900       57.337
REGWRITEWB_aptn_s     clk           Port     REGWRITEWB_aptn_s     REGWRITEWB_aptn_s     64.600       63.031
WRWB[4:0]             clk           Port     WRWB[0]               WRWB[0]               69.000       67.436
WRWB[4:0]             clk           Port     WRWB[1]               WRWB[1]               69.000       67.436
WRWB[4:0]             clk           Port     WRWB[2]               WRWB[2]               69.000       67.436
WRWB[4:0]             clk           Port     WRWB[3]               WRWB[3]               69.000       67.436
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      58.900
    = Required time:                         58.900

    - Propagation time:                      1.563
    = Slack (non-critical) :                 57.337

    Number of logic level(s):                1
    Starting point:                          dut_inst.memwb1.writeregister_out[0] / Q
    Ending point:                            WRWB_aptn_s[4:0] / WRWB_aptn_s[0]
    The start point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 58.900002 (rise_from [get_clocks -include_generated_clocks clk] to p:WRWB_aptn_s[0])

Instance / Net                                    Pin                Pin               Arrival     No. of    
Name                                     Type     Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
dut_inst.memwb1.writeregister_out[0]     FDC      Q                  Out     0.050     0.050 r     -         
WRWB[0]                                  Net      -                  -       0.488     -           2         
WRWB_aptn_s_obuf[0]                      OBUF     I                  In      -         0.537 r     -         
WRWB_aptn_s_obuf[0]                      OBUF     O                  Out     1.026     1.563 r     -         
WRWB_aptn_s[0]                           Net      -                  -       0.000     -           1         
WRWB_aptn_s[4:0]                         Port     WRWB_aptn_s[0]     Out     -         1.563 r     -         
=============================================================================================================
Total path delay (propagation time + setup) of 1.563 is 1.076(68.8%) logic and 0.488(31.2%) route.




====================================
@S0.0 |Detailed Report for Clock: hstdm_refclk_100
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                           Arrival          
Instance                                                               Reference            Type     Pin     Net                          Time        Slack
                                                                       Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank69.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              0.050       8.730
hstdm_clkgen_1200_bank71.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              0.050       8.730
hstdm_clkgen_1200_bank36.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              0.050       8.730
hstdm_clkgen_1200_bank69.rst_delay.out                                 hstdm_refclk_100     FD       Q       rst_wire                     0.050       8.752
hstdm_clkgen_1200_bank36.rst_delay.out                                 hstdm_refclk_100     FD       Q       rst_wire                     0.050       8.752
hstdm_clkgen_1200_bank71.rst_delay.out                                 hstdm_refclk_100     FD       Q       rst_wire                     0.050       8.752
hstdm_clkgen_1200_bank36.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     hstdm_refclk_100     FD       Q       phy_en_delay.srl_dly_out     0.050       8.840
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     hstdm_refclk_100     FD       Q       phy_en_delay.srl_dly_out     0.050       8.840
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     hstdm_refclk_100     FD       Q       phy_en_delay.srl_dly_out     0.050       8.840
hstdm_clkgen_1200_bank69.rst_delay.DLY.SRL\.SYNC\.delay_DOUT[0]        hstdm_refclk_100     FD       Q       rst_delay.srl_dly_out        0.050       8.858
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                       Required          
Instance                                                                          Reference            Type        Pin     Net                   Time         Slack
                                                                                  Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank36.phy_en_delay.out                                         hstdm_refclk_100     FD          D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank71.phy_en_delay.out                                         hstdm_refclk_100     FD          D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank69.phy_en_delay.out                                         hstdm_refclk_100     FD          D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank36.rst_delay.out                                            hstdm_refclk_100     FD          D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank69.rst_delay.out                                            hstdm_refclk_100     FD          D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank71.rst_delay.out                                            hstdm_refclk_100     FD          D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank36.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     D       bs_rst_2              10.014       8.881
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     D       bs_rst_2              10.014       8.881
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     D       bs_rst_2              10.014       8.881
hstdm_clkgen_1200_bank71.BSC_RST                                                  hstdm_refclk_100     FDP         D       bs_rst_2              10.018       8.885
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.036

    - Propagation time:                      1.306
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.730

    Number of logic level(s):                3
    Starting point:                          hstdm_clkgen_1200_bank69.ar_locked.R1 / Q
    Ending point:                            hstdm_clkgen_1200_bank69.phy_en_delay.out / D
    The start point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank69.ar_locked.R1         FDP      Q        Out     0.050     0.050 r     -         
locked_inv_sync                               Net      -        -       0.527     -           5         
hstdm_clkgen_1200_bank69.bs_rst_2             LUT2     I1       In      -         0.577 r     -         
hstdm_clkgen_1200_bank69.bs_rst_2             LUT2     O        Out     0.029     0.606 r     -         
bs_rst_2                                      Net      -        -       0.527     -           5         
hstdm_clkgen_1200_bank69.N_4_mux_i            LUT2     I1       In      -         1.133 r     -         
hstdm_clkgen_1200_bank69.N_4_mux_i            LUT2     O        Out     0.029     1.162 r     -         
N_4_mux_i                                     Net      -        -       0.115     -           1         
hstdm_clkgen_1200_bank69.bs_rst_2_0           LUT3     I2       In      -         1.277 r     -         
hstdm_clkgen_1200_bank69.bs_rst_2_0           LUT3     O        Out     0.029     1.306 r     -         
bs_rst_2_0                                    Net      -        -       0.000     -           1         
hstdm_clkgen_1200_bank69.phy_en_delay.out     FD       D        In      -         1.306 r     -         
========================================================================================================
Total path delay (propagation time + setup) of 1.270 is 0.101(8.0%) logic and 1.169(92.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block10_div2
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                                      Arrival          
Instance                                                       Reference                                Type     Pin     Net                                 Time        Slack
                                                               Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_C2_D_2.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_C2_C_6.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_C2_C_1.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_C2_D_3.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_C2_D_2.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_C2_D_3.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_C2_C_1.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_C2_C_6.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank36_block10_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                                          Required          
Instance                                                Reference                                Type     Pin     Net                                     Time         Slack
                                                        Clock                                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_C2_D_2.training_word_inst.found     hstdm_rxclk_1200_bank36_block10_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_C2_C_6.training_word_inst.found     hstdm_rxclk_1200_bank36_block10_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_C2_D_3.training_word_inst.found     hstdm_rxclk_1200_bank36_block10_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.found     hstdm_rxclk_1200_bank36_block10_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_C2_C_1.training_word_inst.found     hstdm_rxclk_1200_bank36_block10_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_C2_C_1.data_to_decoder[0]           hstdm_rxclk_1200_bank36_block10_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_C2_C_0.data_to_decoder[0]           hstdm_rxclk_1200_bank36_block10_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_C2_D_3.data_to_decoder[0]           hstdm_rxclk_1200_bank36_block10_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_C2_C_6.data_to_decoder[0]           hstdm_rxclk_1200_bank36_block10_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_C2_D_2.data_to_decoder[0]           hstdm_rxclk_1200_bank36_block10_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block10_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block10_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                    Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                          Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_C2_C_0.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_C2_C_0.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                 Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_C2_C_0.training_word_inst.found                FD       D        In      -         1.808 r     -         
=============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block10_div4
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                           Arrival          
Instance                                               Reference                                Type     Pin     Net                      Time        Slack
                                                       Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_10.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       Q       train_pulse_out          0.050       2.775
hstdm_trainer_10.bitslip_pulse[0]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_10.bitslip_pulse[1]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_10.bitslip_pulse[2]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[2]     0.050       2.803
hstdm_trainer_10.bitslip_pulse[3]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[3]     0.050       2.803
hstdm_trainer_10.bitslip_pulse[4]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[4]     0.050       2.803
hstdm_trainer_10.bitslip_reset[0]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_reset_out[0]     0.050       2.863
hstdm_trainer_10.bitslip_reset[1]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_reset_out[1]     0.050       2.863
hstdm_trainer_10.bitslip_reset[2]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_reset_out[2]     0.050       2.863
hstdm_trainer_10.bitslip_reset[3]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_reset_out[3]     0.050       2.863
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                         Required          
Instance                                                                     Reference                                Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_C2_D_3.train_pulse_local                                 hstdm_rxclk_1200_bank36_block10_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_C2_D_2.train_pulse_local                                 hstdm_rxclk_1200_bank36_block10_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_C2_C_0.train_pulse_local                                 hstdm_rxclk_1200_bank36_block10_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_C2_C_1.train_pulse_local                                 hstdm_rxclk_1200_bank36_block10_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_C2_C_6.train_pulse_local                                 hstdm_rxclk_1200_bank36_block10_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_C2_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_C2_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_C2_C_6.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_C2_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.351

    - Propagation time:                      0.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.774

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_10.channel_rst_pulse_inst.fdcr1.IntQ / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_C2_C_0.train_pulse_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block10_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block10_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
hstdm_trainer_10.channel_rst_pulse_inst.fdcr1.IntQ     FD       Q        Out     0.050     0.050 r     -         
train_pulse_out                                        Net      -        -       0.527     -           5         
cpm_rcv_HSTDM_4_FB1_C2_C_0.train_pulse_local           FD       D        In      -         0.577 r     -         
=================================================================================================================
Total path delay (propagation time + setup) of 0.559 is 0.032(5.7%) logic and 0.527(94.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank69_block8_div2
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                     Arrival          
Instance                                                         Reference                               Type     Pin     Net                                 Time        Slack
                                                                 Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_CI1_P_18.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_CI1_N_17.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_CI1_P_17.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_CI1_P_18.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_CI1_N_17.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_CI1_P_17.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_CI1_N_17.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_CI1_P_17.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank69_block8_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                                                         Required          
Instance                                                  Reference                               Type     Pin     Net                                     Time         Slack
                                                          Clock                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_CI1_P_17.training_word_inst.found     hstdm_rxclk_1200_bank69_block8_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_CI1_N_17.training_word_inst.found     hstdm_rxclk_1200_bank69_block8_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.found     hstdm_rxclk_1200_bank69_block8_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_CI1_P_18.training_word_inst.found     hstdm_rxclk_1200_bank69_block8_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_CI1_N_17.data_to_decoder[0]           hstdm_rxclk_1200_bank69_block8_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_CI1_N_18.data_to_decoder[0]           hstdm_rxclk_1200_bank69_block8_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_CI1_P_17.data_to_decoder[0]           hstdm_rxclk_1200_bank69_block8_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_CI1_P_18.data_to_decoder[0]           hstdm_rxclk_1200_bank69_block8_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_CI1_N_17.data_to_decoder[1]           hstdm_rxclk_1200_bank69_block8_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_CI1_P_17.data_to_decoder[1]           hstdm_rxclk_1200_bank69_block8_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank69_block8_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank69_block8_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                      Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                            Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_CI1_N_18.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_CI1_N_18.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                   Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                  Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_CI1_N_18.training_word_inst.found                FD       D        In      -         1.808 r     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank69_block8_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_8.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block8_div4     FD       Q       train_pulse_out          0.050       2.775
hstdm_trainer_8.bitslip_pulse[0]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_8.bitslip_pulse[1]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_8.bitslip_pulse[2]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_pulse_out[2]     0.050       2.803
hstdm_trainer_8.bitslip_pulse[3]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_pulse_out[3]     0.050       2.803
hstdm_trainer_8.bitslip_reset[0]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_reset_out[0]     0.050       2.863
hstdm_trainer_8.bitslip_reset[1]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_reset_out[1]     0.050       2.863
hstdm_trainer_8.bitslip_reset[2]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_reset_out[2]     0.050       2.863
hstdm_trainer_8.bitslip_reset[3]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_reset_out[3]     0.050       2.863
hstdm_trainer_8.pause_cnt[0]                          hstdm_rxclk_1200_bank69_block8_div4     FDCE     Q       pause_cnt[0]             0.050       3.337
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                                                        Required          
Instance                                                                       Reference                               Type     Pin     Net                                                    Time         Slack
                                                                               Clock                                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_CI1_N_18.train_pulse_local                                 hstdm_rxclk_1200_bank69_block8_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_CI1_P_18.train_pulse_local                                 hstdm_rxclk_1200_bank69_block8_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_CI1_N_17.train_pulse_local                                 hstdm_rxclk_1200_bank69_block8_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_CI1_P_17.train_pulse_local                                 hstdm_rxclk_1200_bank69_block8_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_CI1_P_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block8_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block8_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_CI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block8_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_CI1_P_17.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block8_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_CI1_P_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank69_block8_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank69_block8_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
=================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.351

    - Propagation time:                      0.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.774

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_8.channel_rst_pulse_inst.fdcr1.IntQ / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_CI1_N_17.train_pulse_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank69_block8_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank69_block8_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
hstdm_trainer_8.channel_rst_pulse_inst.fdcr1.IntQ     FD       Q        Out     0.050     0.050 r     -         
train_pulse_out                                       Net      -        -       0.527     -           4         
cpm_rcv_HSTDM_4_FB1_CI1_N_17.train_pulse_local        FD       D        In      -         0.577 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 0.559 is 0.032(5.7%) logic and 0.527(94.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank71_block9_div2
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                                                     Arrival          
Instance                                                        Reference                               Type     Pin     Net                                 Time        Slack
                                                                Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_DI3_P_7.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_DI3_N_8.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_DI3_P_8.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_DI3_P_7.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_DI3_N_8.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_DI3_P_8.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_DI3_N_8.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_DI3_P_8.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank71_block9_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                                         Required          
Instance                                                 Reference                               Type     Pin     Net                                     Time         Slack
                                                         Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_DI3_P_8.training_word_inst.found     hstdm_rxclk_1200_bank71_block9_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_DI3_N_8.training_word_inst.found     hstdm_rxclk_1200_bank71_block9_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.found     hstdm_rxclk_1200_bank71_block9_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_DI3_P_7.training_word_inst.found     hstdm_rxclk_1200_bank71_block9_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_DI3_N_8.data_to_decoder[0]           hstdm_rxclk_1200_bank71_block9_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_DI3_N_7.data_to_decoder[0]           hstdm_rxclk_1200_bank71_block9_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_DI3_P_8.data_to_decoder[0]           hstdm_rxclk_1200_bank71_block9_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_DI3_P_7.data_to_decoder[0]           hstdm_rxclk_1200_bank71_block9_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_DI3_N_8.data_to_decoder[1]           hstdm_rxclk_1200_bank71_block9_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_DI3_P_8.data_to_decoder[1]           hstdm_rxclk_1200_bank71_block9_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank71_block9_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank71_block9_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                     Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                           Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_DI3_N_7.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_DI3_N_7.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                  Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                 Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_DI3_N_7.training_word_inst.found                FD       D        In      -         1.808 r     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank71_block9_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_9.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       Q       train_pulse_out          0.050       2.775
hstdm_trainer_9.bitslip_pulse[0]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_9.bitslip_pulse[1]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_9.bitslip_pulse[2]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_pulse_out[2]     0.050       2.803
hstdm_trainer_9.bitslip_pulse[3]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_pulse_out[3]     0.050       2.803
hstdm_trainer_9.bitslip_reset[0]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_reset_out[0]     0.050       2.863
hstdm_trainer_9.bitslip_reset[1]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_reset_out[1]     0.050       2.863
hstdm_trainer_9.bitslip_reset[2]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_reset_out[2]     0.050       2.863
hstdm_trainer_9.bitslip_reset[3]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_reset_out[3]     0.050       2.863
hstdm_trainer_9.pause_cnt[0]                          hstdm_rxclk_1200_bank71_block9_div4     FDCE     Q       pause_cnt[0]             0.050       3.337
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                                                        Required          
Instance                                                                      Reference                               Type     Pin     Net                                                    Time         Slack
                                                                              Clock                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_DI3_P_7.train_pulse_local                                 hstdm_rxclk_1200_bank71_block9_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_DI3_P_8.train_pulse_local                                 hstdm_rxclk_1200_bank71_block9_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_DI3_N_8.train_pulse_local                                 hstdm_rxclk_1200_bank71_block9_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_DI3_N_7.train_pulse_local                                 hstdm_rxclk_1200_bank71_block9_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_DI3_N_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_DI3_N_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_DI3_N_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.351

    - Propagation time:                      0.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.774

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_9.channel_rst_pulse_inst.fdcr1.IntQ / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_DI3_N_7.train_pulse_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank71_block9_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank71_block9_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
hstdm_trainer_9.channel_rst_pulse_inst.fdcr1.IntQ     FD       Q        Out     0.050     0.050 r     -         
train_pulse_out                                       Net      -        -       0.527     -           4         
cpm_rcv_HSTDM_4_FB1_DI3_N_7.train_pulse_local         FD       D        In      -         0.577 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 0.559 is 0.032(5.7%) logic and 0.527(94.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: umr2_clk
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                Arrival          
Instance                                                      Reference     Type     Pin     Net                      Time        Slack
                                                              Clock                                                                    
---------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]       umr2_clk      FD       Q       hstdm_cmd_script_ack     0.050       1.475
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_out[8]      umr2_clk      FDRE     Q       mem_waddr_7[0]           0.050       5.758
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[10]     umr2_clk      FDRE     Q       address_received[10]     0.050       5.758
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[12]     0.050       5.761
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[13]     0.050       5.761
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[14]     0.050       5.761
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[15]     0.050       5.761
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_out[8]      umr2_clk      FDRE     Q       mem_waddr_7[3]           0.050       5.882
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_out[10]     umr2_clk      FDRE     Q       address_received[8]      0.050       5.899
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_out[10]     umr2_clk      FDRE     Q       address_received[9]      0.050       5.899
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                Required          
Instance                                      Reference     Type     Pin     Net                      Time         Slack
                                              Clock                                                                     
------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ack_ff1     umr2_clk      FD       D       hstdm_cmd_script_ack     2.018        1.475
hstdm_memory.mem_waddr[0]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        5.758
hstdm_memory.mem_waddr[1]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        5.758
hstdm_memory.mem_waddr[2]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        5.758
hstdm_memory.mem_waddr[3]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        5.758
hstdm_memory.mem_waddr[4]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        5.758
hstdm_memory.mem_waddr[5]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        5.758
hstdm_memory.mem_waddr[6]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        5.758
hstdm_memory.mem_wdata[0]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa          9.971        6.393
hstdm_memory.mem_wdata[1]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa          9.971        6.393
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.018

    - Propagation time:                      0.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.475

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.infopipe_arbiter_inst.data_sent_out[0] / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ack_ff1 / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FD       Q        Out     0.050     0.050 r     -         
hstdm_cmd_script_ack                                        Net      -        -       0.493     -           3         
hstdm_controller.hstdm_cmd_script_ack_ff1                   FD       D        In      -         0.543 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 0.525 is 0.032(6.1%) logic and 0.493(93.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: umr3_clk
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                    Arrival          
Instance                                                   Reference     Type     Pin     Net                          Time        Slack
                                                           Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_ready_out         umr3_clk      FD       Q       hstdm_cmd_script_ready       0.050       1.475
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[0]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[0]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[1]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[1]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[2]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[3]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[3]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[4]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[4]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[5]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[5]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[6]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[6]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[7]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[7]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[8]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[8]     0.050       1.481
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                               Required          
Instance                                               Reference     Type     Pin     Net                                     Time         Slack
                                                       Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ready_ff1            umr3_clk      FD       D       hstdm_cmd_script_ready                  2.018        1.475
hstdm_controller.infopipe_arbiter_inst.data_out[0]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[0]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[1]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[1]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[2]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[2]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[3]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[3]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[4]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[4]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[5]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[5]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[6]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[6]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[7]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[7]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[8]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[8]     2.036        1.481
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.018

    - Propagation time:                      0.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.475

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.hstdm_ctrl_inst.command_ready_out / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ready_ff1 / D
    The start point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_ready_out     FD       Q        Out     0.050     0.050 r     -         
hstdm_cmd_script_ready                                 Net      -        -       0.493     -           3         
hstdm_controller.hstdm_cmd_script_ready_ff1            FD       D        In      -         0.543 r     -         
=================================================================================================================
Total path delay (propagation time + setup) of 0.525 is 0.032(6.1%) logic and 0.493(93.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                       Arrival          
Instance                         Reference     Type                Pin                       Net                                                Time        Slack
                                 Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_1       haps_system_memory_interface_enable_in             0.000       5.418
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     umr3_reset                umr3_reset                                         0.000       5.658
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_1           haps_system_memory_interface_wr_raw                0.000       5.838
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_2       hstdm_system_capim_interface_enable_memory_out     0.000       5.976
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_2           hstdm_system_capim_interface_mem_wr_out            0.000       5.976
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[26]     haps_system_memory_interface_raddr_raw[26]         0.000       6.002
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[24]     haps_system_memory_interface_raddr_raw[24]         0.000       6.090
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[25]     haps_system_memory_interface_raddr_raw[25]         0.000       6.090
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[0]      haps_system_memory_interface_raddr_raw[0]          0.000       6.240
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[1]      haps_system_memory_interface_raddr_raw[1]          0.000       6.259
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                        Required          
Instance                                                       Reference     Type         Pin          Net                                     Time         Slack
                                                               Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[0]     wr_to_memory                            7.307        5.418
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[1]     wr_to_memory                            7.307        5.418
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[2]     wr_to_memory                            7.307        5.418
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[3]     wr_to_memory                            7.307        5.418
hstdm_memory.memory_core.rd_addr_to_memory[26]                 System        FDE          D            memory_core.rd_addr_to_memory_s[26]     8.018        5.658
hstdm_memory.memory_core.rd_addr_to_memory[25]                 System        FDE          D            memory_core.rd_addr_to_memory_s[25]     8.018        5.659
hstdm_memory.memory_core.rd_addr_to_memory[27]                 System        FDE          D            memory_core.rd_addr_to_memory_s[27]     8.036        5.660
hstdm_memory.memory_core.rd_addr_to_memory[24]                 System        FDE          D            memory_core.rd_addr_to_memory_s[24]     8.018        5.661
hstdm_memory.memory_core.rd_addr_to_memory[22]                 System        FDE          D            memory_core.rd_addr_to_memory_s[22]     8.018        5.671
hstdm_memory.memory_core.rd_addr_to_memory[20]                 System        FDE          D            memory_core.rd_addr_to_memory_s[20]     8.018        5.672
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.693
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.307

    - Propagation time:                      1.889
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.418

    Number of logic level(s):                3
    Starting point:                          sysip_inst.bsa19_system_ip_u / capim2_enable_out_1
    Ending point:                            haps_system_memory.memory_core.memory_inst_memory_inst_0_0 / WEBWE[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLKBWRCLK

Instance / Net                                                                     Pin                     Pin               Arrival     No. of    
Name                                                           Type                Name                    Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                   bsa19_system_ip     capim2_enable_out_1     Out     0.000     0.000 r     -         
haps_system_memory_interface_enable_in                         Net                 -                       -       0.808     -           38        
haps_system_memory.memory_core.wr_to_memory_0_a2_0_3           LUT6                I5                      In      -         0.808 r     -         
haps_system_memory.memory_core.wr_to_memory_0_a2_0_3           LUT6                O                       Out     0.029     0.837 r     -         
memory_core.wr_to_memory_0_a2_0                                Net                 -                       -       0.115     -           1         
haps_system_memory.memory_core.wr_to_memory_0_a2_0_4           LUT5                I4                      In      -         0.952 r     -         
haps_system_memory.memory_core.wr_to_memory_0_a2_0_4           LUT5                O                       Out     0.029     0.981 r     -         
memory_core.wr_to_memory_0_a2_0_3                              Net                 -                       -       0.115     -           1         
haps_system_memory.memory_core.wr_to_memory_0                  LUT6                I5                      In      -         1.095 r     -         
haps_system_memory.memory_core.wr_to_memory_0                  LUT6                O                       Out     0.029     1.125 r     -         
wr_to_memory                                                   Net                 -                       -       0.764     -           4         
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     RAMB18E2            WEBWE[0]                In      -         1.889 r     -         
===================================================================================================================================================
Total path delay (propagation time + setup) of 2.582 is 0.780(30.2%) logic and 1.802(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Paths without Starting Clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                   Arrival           
Instance            Reference     Type     Pin               Net               Time        Slack 
                    Clock                                                                        
-------------------------------------------------------------------------------------------------
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[6]      ALUOUTMEM[6]      0.000       95.291
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[7]      ALUOUTMEM[7]      0.000       95.291
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[8]      ALUOUTMEM[8]      0.000       95.291
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[9]      ALUOUTMEM[9]      0.000       95.291
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[10]     ALUOUTMEM[10]     0.000       95.291
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[0]      ALUOUTMEM[0]      0.000       95.715
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[1]      ALUOUTMEM[1]      0.000       95.715
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[2]      ALUOUTMEM[2]      0.000       96.014
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[3]      ALUOUTMEM[3]      0.000       96.014
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[4]      ALUOUTMEM[4]      0.000       96.014
=================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                   Required           
Instance                    Reference     Type     Pin                       Net                       Time         Slack 
                            Clock                                                                                         
--------------------------------------------------------------------------------------------------------------------------
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[6]      ALUOUTMEM_aptn_ft[6]      97.600       95.291
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[7]      ALUOUTMEM_aptn_ft[7]      97.600       95.291
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[8]      ALUOUTMEM_aptn_ft[8]      97.600       95.291
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[9]      ALUOUTMEM_aptn_ft[9]      97.600       95.291
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[10]     ALUOUTMEM_aptn_ft[10]     97.600       95.291
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[0]      ALUOUTMEM_aptn_ft[0]      98.700       95.715
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[1]      ALUOUTMEM_aptn_ft[1]      98.700       95.715
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[2]      ALUOUTMEM_aptn_ft[2]      99.000       96.014
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[3]      ALUOUTMEM_aptn_ft[3]      99.000       96.014
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[4]      ALUOUTMEM_aptn_ft[4]      99.000       96.014
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      97.600
    = Required time:                         97.600

    - Propagation time:                      2.309
    = Slack (non-critical) :                 95.291

    Number of logic level(s):                2
    Starting point:                          ALUOUTMEM[63:0] / ALUOUTMEM[6]
    Ending point:                            ALUOUTMEM_aptn_ft[10:0] / ALUOUTMEM_aptn_ft[6]
    The start point is clocked by            NA
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 97.599998 (from p:ALUOUTMEM[6] to p:ALUOUTMEM_aptn_ft[6])

Instance / Net                         Pin                      Pin               Arrival     No. of    
Name                          Type     Name                     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ALUOUTMEM[63:0]               Port     ALUOUTMEM[6]             In      0.000     0.000 r     -         
ALUOUTMEM[6]                  Net      -                        -       0.000     -           1         
ALUOUTMEM_ibuf[6]             IBUF     I                        In      -         0.000 r     -         
ALUOUTMEM_ibuf[6]             IBUF     O                        Out     0.790     0.790 r     -         
ALUOUTMEM_c[6]                Net      -                        -       0.493     -           3         
ALUOUTMEM_aptn_ft_obuf[6]     OBUF     I                        In      -         1.283 r     -         
ALUOUTMEM_aptn_ft_obuf[6]     OBUF     O                        Out     1.026     2.309 r     -         
ALUOUTMEM_aptn_ft[6]          Net      -                        -       0.000     -           1         
ALUOUTMEM_aptn_ft[10:0]       Port     ALUOUTMEM_aptn_ft[6]     Out     -         2.309 r     -         
========================================================================================================
Total path delay (propagation time + setup) of 2.309 is 1.816(78.6%) logic and 0.493(21.4%) route.



##### END OF TIMING REPORT #####]

@S0.0 |Timing exceptions that could not be applied
Writing compile point status file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/map/m0/FB1_uD/cpprop

Summary of Compile Points :
*************************** 
Name       Status     Reason     
---------------------------------
FB1_uD     Mapped     No database
=================================

Process took 0h:01m:26s realtime, 0h:01m:25s cputime
# Sun Apr  9 22:46:01 2023

###########################################################]
