Timing Report Max Delay Analysis

SmartTime Version v11.6
Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.34)
Date: Mon Apr 11 21:36:21 2016


Design: full_system
Family: ProASIC3L
Die: M1A3P1000L
Package: 484 FBGA
Temperature Range: 0 - 70 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK_26MHZ_0/Core:GLA
Period (ns):                11.590
Frequency (MHz):            86.281
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        12.195
External Hold (ns):         -2.422
Min Clock-To-Out (ns):      2.056
Max Clock-To-Out (ns):      8.936

Clock Domain:               clock_div_1MHZ_100KHZ_0/clk_out:Q
Period (ns):                15.542
Frequency (MHz):            64.342
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        9.160
External Hold (ns):         0.583
Min Clock-To-Out (ns):      2.945
Max Clock-To-Out (ns):      14.791

Clock Domain:               clock_div_1MHZ_10HZ_0/clk_out:Q
Period (ns):                9.660
Frequency (MHz):            103.520
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               clock_div_26MHZ_1MHZ_0/clk_out:Q
Period (ns):                7.862
Frequency (MHz):            127.194
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      4.322
Max Clock-To-Out (ns):      11.677

Clock Domain:               memory_controller_0/next_read/U1:Q
Period (ns):                10.139
Frequency (MHz):            98.629
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               memory_controller_0/next_write/U1:Q
Period (ns):                8.864
Frequency (MHz):            112.816
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               spi_mode_config2_0/next_b/U1:Q
Period (ns):                4.818
Frequency (MHz):            207.555
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               spi_mode_config2_0/ss_b/U1:Q
Period (ns):                5.898
Frequency (MHz):            169.549
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        3.422
External Hold (ns):         0.378
Min Clock-To-Out (ns):      3.975
Max Clock-To-Out (ns):      10.546

                            Input to Output
Min Delay (ns):             N/A
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CLK_26MHZ_0/Core:GLA

SET Register to Register

Path 1
  From:                        spi_mode_config2_0/rst_cntr[1]/U1:CLK
  To:                          spi_mode_config2_0/byte_out_b[4]/U1:D
  Delay (ns):                  11.062
  Slack (ns):
  Arrival (ns):                11.934
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         11.590

Path 2
  From:                        spi_mode_config2_0/rst_cntr[0]:CLK
  To:                          spi_mode_config2_0/byte_out_b[4]/U1:D
  Delay (ns):                  11.052
  Slack (ns):
  Arrival (ns):                11.924
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         11.580

Path 3
  From:                        spi_mode_config2_0/rst_cntr[1]/U1:CLK
  To:                          spi_mode_config2_0/byte_out_b[0]/U1:D
  Delay (ns):                  10.556
  Slack (ns):
  Arrival (ns):                11.428
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         11.084

Path 4
  From:                        spi_mode_config2_0/rst_cntr[0]:CLK
  To:                          spi_mode_config2_0/byte_out_b[0]/U1:D
  Delay (ns):                  10.546
  Slack (ns):
  Arrival (ns):                11.418
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         11.074

Path 5
  From:                        spi_mode_config2_0/rst_cntr[2]/U1:CLK
  To:                          spi_mode_config2_0/byte_out_b[4]/U1:D
  Delay (ns):                  10.524
  Slack (ns):
  Arrival (ns):                11.379
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         11.035


Expanded Path 1
  From: spi_mode_config2_0/rst_cntr[1]/U1:CLK
  To: spi_mode_config2_0/byte_out_b[4]/U1:D
  data required time                             N/C
  data arrival time                          -   11.934
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  0.000                        CLK_26MHZ_0/Core:GLA (r)
               +     0.872          net: GLA
  0.872                        spi_mode_config2_0/rst_cntr[1]/U1:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  1.390                        spi_mode_config2_0/rst_cntr[1]/U1:Q (r)
               +     0.379          net: spi_mode_config2_0/rst_cntr[1]
  1.769                        spi_mode_config2_0/rst_cntr_RNI46TR[2]:A (r)
               +     0.877          cell: ADLIB:OA1
  2.646                        spi_mode_config2_0/rst_cntr_RNI46TR[2]:Y (r)
               +     1.050          net: spi_mode_config2_0/rst_cntr18lt5
  3.696                        spi_mode_config2_0/rst_cntr_RNI2I412[6]:A (r)
               +     0.877          cell: ADLIB:OA1
  4.573                        spi_mode_config2_0/rst_cntr_RNI2I412[6]:Y (r)
               +     0.313          net: spi_mode_config2_0/rst_cntr18lt9
  4.886                        spi_mode_config2_0/rst_cntr_RNIN5203[10]:A (r)
               +     0.877          cell: ADLIB:OA1
  5.763                        spi_mode_config2_0/rst_cntr_RNIN5203[10]:Y (r)
               +     0.315          net: spi_mode_config2_0/rst_cntr18
  6.078                        spi_mode_config2_0/rst_cntr_RNIT00C3[10]:A (r)
               +     0.460          cell: ADLIB:NOR2A
  6.538                        spi_mode_config2_0/rst_cntr_RNIT00C3[10]:Y (r)
               +     2.514          net: spi_mode_config2_0/byte_out_b_1_sqmuxa_0
  9.052                        spi_mode_config2_0/state_b_RNIQA6I4[2]:B (r)
               +     0.459          cell: ADLIB:NOR2A
  9.511                        spi_mode_config2_0/state_b_RNIQA6I4[2]:Y (f)
               +     1.660          net: spi_mode_config2_0/byte_out_b_1_sqmuxa_1
  11.171                       spi_mode_config2_0/byte_out_b[4]/U0:S (f)
               +     0.463          cell: ADLIB:MX2
  11.634                       spi_mode_config2_0/byte_out_b[4]/U0:Y (f)
               +     0.300          net: spi_mode_config2_0/byte_out_b[4]/Y
  11.934                       spi_mode_config2_0/byte_out_b[4]/U1:D (f)
                                    
  11.934                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
               +     0.855          net: GLA
  N/C                          spi_mode_config2_0/byte_out_b[4]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          spi_mode_config2_0/byte_out_b[4]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        MISO
  To:                          spi_mode_config2_0/ss_b/U1:D
  Delay (ns):                  12.551
  Slack (ns):
  Arrival (ns):                12.551
  Required (ns):
  Setup (ns):                  0.511
  External Setup (ns):         12.195

Path 2
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[18]:D
  Delay (ns):                  12.033
  Slack (ns):
  Arrival (ns):                12.033
  Required (ns):
  Setup (ns):                  0.480
  External Setup (ns):         11.646

Path 3
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[1]:D
  Delay (ns):                  11.787
  Slack (ns):
  Arrival (ns):                11.787
  Required (ns):
  Setup (ns):                  0.511
  External Setup (ns):         11.395

Path 4
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[6]:D
  Delay (ns):                  11.775
  Slack (ns):
  Arrival (ns):                11.775
  Required (ns):
  Setup (ns):                  0.480
  External Setup (ns):         11.388

Path 5
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[4]:D
  Delay (ns):                  11.708
  Slack (ns):
  Arrival (ns):                11.708
  Required (ns):
  Setup (ns):                  0.480
  External Setup (ns):         11.321


Expanded Path 1
  From: MISO
  To: spi_mode_config2_0/ss_b/U1:D
  data required time                             N/C
  data arrival time                          -   12.551
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MISO (r)
               +     0.000          net: MISO
  0.000                        MISO_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        MISO_pad/U0/U0:Y (r)
               +     0.000          net: MISO_pad/U0/NET1
  0.857                        MISO_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        MISO_pad/U0/U1:Y (r)
               +     4.916          net: MISO_c
  5.812                        spi_mode_config2_0/miso_high_counter_RNIPG0D1[8]:B (r)
               +     0.638          cell: ADLIB:NOR3C
  6.450                        spi_mode_config2_0/miso_high_counter_RNIPG0D1[8]:Y (r)
               +     0.357          net: spi_mode_config2_0/m60_m6_0_a2_4
  6.807                        spi_mode_config2_0/miso_high_counter_RNIDMIL4[5]:B (r)
               +     0.556          cell: ADLIB:NOR3C
  7.363                        spi_mode_config2_0/miso_high_counter_RNIDMIL4[5]:Y (r)
               +     0.694          net: spi_mode_config2_0/m60_m6_0_a2_7
  8.057                        spi_mode_config2_0/miso_high_counter_RNI9SEF9[5]:A (r)
               +     0.435          cell: ADLIB:NOR2B
  8.492                        spi_mode_config2_0/miso_high_counter_RNI9SEF9[5]:Y (r)
               +     0.896          net: spi_mode_config2_0/miso_high_counter_0_sqmuxa
  9.388                        spi_mode_config2_0/ss_b_RNO_5:C (r)
               +     0.361          cell: ADLIB:OA1C
  9.749                        spi_mode_config2_0/ss_b_RNO_5:Y (f)
               +     0.300          net: spi_mode_config2_0/ss_b_1_sqmuxa_3_0_0
  10.049                       spi_mode_config2_0/ss_b_RNO_2:C (f)
               +     0.564          cell: ADLIB:AO1
  10.613                       spi_mode_config2_0/ss_b_RNO_2:Y (f)
               +     0.303          net: spi_mode_config2_0/un1_ss_b_1_sqmuxa_1_0_0
  10.916                       spi_mode_config2_0/ss_b_RNO:A (f)
               +     0.516          cell: ADLIB:MX2
  11.432                       spi_mode_config2_0/ss_b_RNO:Y (f)
               +     0.303          net: spi_mode_config2_0/ss_b_14_0_0
  11.735                       spi_mode_config2_0/ss_b/U0:A (f)
               +     0.516          cell: ADLIB:MX2
  12.251                       spi_mode_config2_0/ss_b/U0:Y (f)
               +     0.300          net: spi_mode_config2_0/ss_b/Y
  12.551                       spi_mode_config2_0/ss_b/U1:D (f)
                                    
  12.551                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
               +     0.867          net: GLA
  N/C                          spi_mode_config2_0/ss_b/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          spi_mode_config2_0/ss_b/U1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        spi_master_0/state_q[1]/U1:CLK
  To:                          SPI_SCK
  Delay (ns):                  8.080
  Slack (ns):
  Arrival (ns):                8.936
  Required (ns):
  Clock to Out (ns):           8.936

Path 2
  From:                        spi_master_0/sck_q[1]/U1:CLK
  To:                          SPI_SCK
  Delay (ns):                  8.058
  Slack (ns):
  Arrival (ns):                8.908
  Required (ns):
  Clock to Out (ns):           8.908

Path 3
  From:                        spi_master_0/state_q[0]/U1:CLK
  To:                          SPI_SCK
  Delay (ns):                  7.761
  Slack (ns):
  Arrival (ns):                8.605
  Required (ns):
  Clock to Out (ns):           8.605

Path 4
  From:                        spi_mode_config2_0/ss_b/U1:CLK
  To:                          SS
  Delay (ns):                  6.495
  Slack (ns):
  Arrival (ns):                7.362
  Required (ns):
  Clock to Out (ns):           7.362

Path 5
  From:                        spi_master_0/mosi_q/U1:CLK
  To:                          MOSI
  Delay (ns):                  5.027
  Slack (ns):
  Arrival (ns):                5.873
  Required (ns):
  Clock to Out (ns):           5.873


Expanded Path 1
  From: spi_master_0/state_q[1]/U1:CLK
  To: SPI_SCK
  data required time                             N/C
  data arrival time                          -   8.936
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  0.000                        CLK_26MHZ_0/Core:GLA (r)
               +     0.856          net: GLA
  0.856                        spi_master_0/state_q[1]/U1:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  1.513                        spi_master_0/state_q[1]/U1:Q (f)
               +     2.174          net: spi_master_0/state_q[1]
  3.687                        spi_master_0/state_q_RNIU1R21[1]:A (f)
               +     0.572          cell: ADLIB:NOR3A
  4.259                        spi_master_0/state_q_RNIU1R21[1]:Y (f)
               +     2.366          net: SPI_SCK_c
  6.625                        SPI_SCK_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  7.212                        SPI_SCK_pad/U0/U1:DOUT (f)
               +     0.000          net: SPI_SCK_pad/U0/NET1
  7.212                        SPI_SCK_pad/U0/U0:D (f)
               +     1.724          cell: ADLIB:IOPAD_TRI
  8.936                        SPI_SCK_pad/U0/U0:PAD (f)
               +     0.000          net: SPI_SCK
  8.936                        SPI_SCK (f)
                                    
  8.936                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
                                    
  N/C                          SPI_SCK (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          clock_div_26MHZ_1MHZ_0/counter[10]:CLR
  Delay (ns):                  16.699
  Slack (ns):
  Arrival (ns):                16.699
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      16.103

Path 2
  From:                        CLK_48MHZ
  To:                          clock_div_26MHZ_1MHZ_0/counter[11]:CLR
  Delay (ns):                  16.507
  Slack (ns):
  Arrival (ns):                16.507
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      15.911

Path 3
  From:                        CLK_48MHZ
  To:                          clock_div_26MHZ_1MHZ_0/counter[9]:CLR
  Delay (ns):                  16.253
  Slack (ns):
  Arrival (ns):                16.253
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      15.657

Path 4
  From:                        CLK_48MHZ
  To:                          clock_div_26MHZ_1MHZ_0/counter[12]:CLR
  Delay (ns):                  16.191
  Slack (ns):
  Arrival (ns):                16.191
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      15.600

Path 5
  From:                        CLK_48MHZ
  To:                          clock_div_26MHZ_1MHZ_0/counter[13]:CLR
  Delay (ns):                  16.014
  Slack (ns):
  Arrival (ns):                16.014
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      15.423


Expanded Path 1
  From: CLK_48MHZ
  To: clock_div_26MHZ_1MHZ_0/counter[10]:CLR
  data required time                             N/C
  data arrival time                          -   16.699
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     5.165          net: CLK_48MHZ_c
  6.072                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  6.487                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     5.878          net: CLK_48MHZ_c_0
  12.365                       reset_pulse_0/RESET_34:B (r)
               +     0.527          cell: ADLIB:OR2
  12.892                       reset_pulse_0/RESET_34:Y (r)
               +     3.807          net: reset_pulse_0_RESET_34
  16.699                       clock_div_26MHZ_1MHZ_0/counter[10]:CLR (r)
                                    
  16.699                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
               +     0.861          net: GLA
  N/C                          clock_div_26MHZ_1MHZ_0/counter[10]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          clock_div_26MHZ_1MHZ_0/counter[10]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_100KHZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        i2c_interface2_0/ctr_a[0]/U1:CLK
  To:                          i2c_interface2_0/data_b[42]/U1:D
  Delay (ns):                  7.158
  Slack (ns):
  Arrival (ns):                11.114
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         15.542

Path 2
  From:                        i2c_interface2_0/ctr_a[0]/U1:CLK
  To:                          i2c_interface2_0/data_b[26]/U1:D
  Delay (ns):                  7.155
  Slack (ns):
  Arrival (ns):                11.111
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         15.536

Path 3
  From:                        i2c_interface2_0/ctr_a[1]/U1:CLK
  To:                          i2c_interface2_0/data_b[29]/U1:D
  Delay (ns):                  7.069
  Slack (ns):
  Arrival (ns):                11.025
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         15.340

Path 4
  From:                        i2c_interface2_0/ctr_a[1]/U1:CLK
  To:                          i2c_interface2_0/data_b[21]/U1:D
  Delay (ns):                  6.938
  Slack (ns):
  Arrival (ns):                10.894
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         15.164

Path 5
  From:                        i2c_interface2_0/ctr_a[1]/U1:CLK
  To:                          i2c_interface2_0/data_b[4]/U1:D
  Delay (ns):                  6.936
  Slack (ns):
  Arrival (ns):                10.892
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         15.150


Expanded Path 1
  From: i2c_interface2_0/ctr_a[0]/U1:CLK
  To: i2c_interface2_0/data_b[42]/U1:D
  data required time                             N/C
  data arrival time                          -   11.114
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.365          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  2.365                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  3.048                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.908          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  3.956                        i2c_interface2_0/ctr_a[0]/U1:CLK (f)
               +     0.470          cell: ADLIB:DFN0C0
  4.426                        i2c_interface2_0/ctr_a[0]/U1:Q (r)
               +     1.550          net: i2c_interface2_0/ctr_a[0]
  5.976                        i2c_interface2_0/ctr_a_RNIDCPT_3[2]:B (r)
               +     0.572          cell: ADLIB:OR3A
  6.548                        i2c_interface2_0/ctr_a_RNIDCPT_3[2]:Y (r)
               +     1.911          net: i2c_interface2_0/N_335
  8.459                        i2c_interface2_0/data_b_RNO_0[42]:A (r)
               +     0.812          cell: ADLIB:OA1B
  9.271                        i2c_interface2_0/data_b_RNO_0[42]:Y (r)
               +     0.299          net: i2c_interface2_0/N_546
  9.570                        i2c_interface2_0/data_b_RNO[42]:C (r)
               +     0.434          cell: ADLIB:OA1C
  10.004                       i2c_interface2_0/data_b_RNO[42]:Y (f)
               +     0.300          net: i2c_interface2_0/N_43
  10.304                       i2c_interface2_0/data_b[42]/U0:B (f)
               +     0.510          cell: ADLIB:MX2
  10.814                       i2c_interface2_0/data_b[42]/U0:Y (f)
               +     0.300          net: i2c_interface2_0/data_b[42]/Y
  11.114                       i2c_interface2_0/data_b[42]/U1:D (f)
                                    
  11.114                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
               +     2.281          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (r)
               +     0.907          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          i2c_interface2_0/data_b[42]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          i2c_interface2_0/data_b[42]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        I2C_SDA
  To:                          i2c_interface2_0/ctr_a[1]/U1:D
  Delay (ns):                  12.481
  Slack (ns):
  Arrival (ns):                12.481
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         9.160

Path 2
  From:                        I2C_SDA
  To:                          i2c_interface2_0/ctr_a[0]/U1:D
  Delay (ns):                  12.175
  Slack (ns):
  Arrival (ns):                12.175
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         8.854

Path 3
  From:                        I2C_SDA
  To:                          i2c_interface2_0/state_a[0]/U1:D
  Delay (ns):                  10.944
  Slack (ns):
  Arrival (ns):                10.944
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         7.663

Path 4
  From:                        I2C_SDA
  To:                          i2c_interface2_0/ctr_a[2]/U1:D
  Delay (ns):                  10.820
  Slack (ns):
  Arrival (ns):                10.820
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         7.499

Path 5
  From:                        I2C_SDA
  To:                          i2c_interface2_0/state_a[1]/U1:D
  Delay (ns):                  10.544
  Slack (ns):
  Arrival (ns):                10.544
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         7.264


Expanded Path 1
  From: I2C_SDA
  To: i2c_interface2_0/ctr_a[1]/U1:D
  data required time                             N/C
  data arrival time                          -   12.481
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (f)
               +     0.000          net: I2C_SDA
  0.000                        I2C_SDA_pad/U0/U0:PAD (f)
               +     0.591          cell: ADLIB:IOPAD_BI
  0.591                        I2C_SDA_pad/U0/U0:Y (f)
               +     0.000          net: I2C_SDA_pad/U0/NET3
  0.591                        I2C_SDA_pad/U0/U1:YIN (f)
               +     0.036          cell: ADLIB:IOBI_IB_OB_EB
  0.627                        I2C_SDA_pad/U0/U1:Y (f)
               +     2.752          net: I2C_SDA_in
  3.379                        i2c_interface2_0/start_ctr_RNISC5G:B (f)
               +     0.580          cell: ADLIB:OR2A
  3.959                        i2c_interface2_0/start_ctr_RNISC5G:Y (f)
               +     0.310          net: i2c_interface2_0/N_336
  4.269                        i2c_interface2_0/state_a_0_RNIS8D41[3]:A (f)
               +     0.609          cell: ADLIB:NOR3A
  4.878                        i2c_interface2_0/state_a_0_RNIS8D41[3]:Y (f)
               +     1.572          net: i2c_interface2_0/N_943
  6.450                        i2c_interface2_0/init_ctr_a_RNI9CU03[3]:B (f)
               +     0.637          cell: ADLIB:OR3
  7.087                        i2c_interface2_0/init_ctr_a_RNI9CU03[3]:Y (f)
               +     0.313          net: i2c_interface2_0/ctr_a_17_0_i_o2_1[2]
  7.400                        i2c_interface2_0/state_a_RNIKKD05[2]:C (f)
               +     0.629          cell: ADLIB:AO1
  8.029                        i2c_interface2_0/state_a_RNIKKD05[2]:Y (f)
               +     1.284          net: i2c_interface2_0/N_362
  9.313                        i2c_interface2_0/ctr_a_RNO[1]:A (f)
               +     0.831          cell: ADLIB:OA1C
  10.144                       i2c_interface2_0/ctr_a_RNO[1]:Y (r)
               +     0.313          net: i2c_interface2_0/N_25
  10.457                       i2c_interface2_0/ctr_a[1]/U0:A (r)
               +     0.507          cell: ADLIB:MX2
  10.964                       i2c_interface2_0/ctr_a[1]/U0:Y (r)
               +     1.517          net: i2c_interface2_0/ctr_a[1]/Y
  12.481                       i2c_interface2_0/ctr_a[1]/U1:D (r)
                                    
  12.481                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.365          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.908          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          i2c_interface2_0/ctr_a[1]/U1:CLK (f)
               -     0.635          Library setup time: ADLIB:DFN0C0
  N/C                          i2c_interface2_0/ctr_a[1]/U1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        i2c_interface2_0/state_a[0]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  10.875
  Slack (ns):
  Arrival (ns):                14.791
  Required (ns):
  Clock to Out (ns):           14.791

Path 2
  From:                        i2c_interface2_0/state_a[1]/U1:CLK
  To:                          I2C_SDA
  Delay (ns):                  10.481
  Slack (ns):
  Arrival (ns):                14.396
  Required (ns):
  Clock to Out (ns):           14.396

Path 3
  From:                        i2c_interface2_0/state_a[0]/U1:CLK
  To:                          I2C_SDA
  Delay (ns):                  10.006
  Slack (ns):
  Arrival (ns):                13.922
  Required (ns):
  Clock to Out (ns):           13.922

Path 4
  From:                        i2c_interface2_0/state_a[3]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  9.763
  Slack (ns):
  Arrival (ns):                13.674
  Required (ns):
  Clock to Out (ns):           13.674

Path 5
  From:                        i2c_interface2_0/state_a[1]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  9.667
  Slack (ns):
  Arrival (ns):                13.582
  Required (ns):
  Clock to Out (ns):           13.582


Expanded Path 1
  From: i2c_interface2_0/state_a[0]/U1:CLK
  To: I2C_SCL
  data required time                             N/C
  data arrival time                          -   14.791
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.365          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  2.365                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  3.048                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.868          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  3.916                        i2c_interface2_0/state_a[0]/U1:CLK (f)
               +     0.470          cell: ADLIB:DFN0C0
  4.386                        i2c_interface2_0/state_a[0]/U1:Q (r)
               +     2.370          net: i2c_interface2_0/state_a[0]
  6.756                        i2c_interface2_0/state_a_RNIECVU[0]:A (r)
               +     0.324          cell: ADLIB:OR2
  7.080                        i2c_interface2_0/state_a_RNIECVU[0]:Y (r)
               +     1.230          net: i2c_interface2_0/N_323
  8.310                        i2c_interface2_0/scl_enable_RNI3VTV1:A (r)
               +     0.832          cell: ADLIB:OA1
  9.142                        i2c_interface2_0/scl_enable_RNI3VTV1:Y (r)
               +     0.313          net: i2c_interface2_0/scl_i_0_a3_0
  9.455                        i2c_interface2_0/scl_enable_RNIPKA64:A (r)
               +     0.567          cell: ADLIB:OA1C
  10.022                       i2c_interface2_0/scl_enable_RNIPKA64:Y (f)
               +     2.139          net: i2c_interface2_0_N_48
  12.161                       I2C_SCL_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  12.748                       I2C_SCL_pad/U0/U1:DOUT (f)
               +     0.000          net: I2C_SCL_pad/U0/NET1
  12.748                       I2C_SCL_pad/U0/U0:D (f)
               +     2.043          cell: ADLIB:IOPAD_TRI
  14.791                       I2C_SCL_pad/U0/U0:PAD (f)
               +     0.000          net: I2C_SCL
  14.791                       I2C_SCL (f)
                                    
  14.791                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
                                    
  N/C                          I2C_SCL (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_cntr[3]:CLR
  Delay (ns):                  17.239
  Slack (ns):
  Arrival (ns):                17.239
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.593

Path 2
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[62]/U1:CLR
  Delay (ns):                  15.643
  Slack (ns):
  Arrival (ns):                15.643
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.998

Path 3
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[53]/U1:CLR
  Delay (ns):                  15.471
  Slack (ns):
  Arrival (ns):                15.471
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.812

Path 4
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[56]/U1:CLR
  Delay (ns):                  15.391
  Slack (ns):
  Arrival (ns):                15.391
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.735

Path 5
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[45]/U1:CLR
  Delay (ns):                  15.311
  Slack (ns):
  Arrival (ns):                15.311
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.620


Expanded Path 1
  From: CLK_48MHZ
  To: i2c_interface2_0/data_cntr[3]:CLR
  data required time                             N/C
  data arrival time                          -   17.239
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     5.165          net: CLK_48MHZ_c
  6.072                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  6.487                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     5.878          net: CLK_48MHZ_c_0
  12.365                       reset_pulse_0/RESET_34:B (r)
               +     0.527          cell: ADLIB:OR2
  12.892                       reset_pulse_0/RESET_34:Y (r)
               +     4.347          net: reset_pulse_0_RESET_34
  17.239                       i2c_interface2_0/data_cntr[3]:CLR (r)
                                    
  17.239                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.365          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.863          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          i2c_interface2_0/data_cntr[3]:CLK (f)
               -     0.265          Library recovery time: ADLIB:DFN0C0
  N/C                          i2c_interface2_0/data_cntr[3]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_10HZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        timestamp_0/TIMESTAMP[1]:CLK
  To:                          timestamp_0/TIMESTAMP[6]:D
  Delay (ns):                  9.123
  Slack (ns):
  Arrival (ns):                14.635
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.660

Path 2
  From:                        timestamp_0/TIMESTAMP[0]:CLK
  To:                          timestamp_0/TIMESTAMP[6]:D
  Delay (ns):                  9.007
  Slack (ns):
  Arrival (ns):                14.519
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.544

Path 3
  From:                        timestamp_0/TIMESTAMP[1]:CLK
  To:                          timestamp_0/TIMESTAMP[22]:D
  Delay (ns):                  8.987
  Slack (ns):
  Arrival (ns):                14.499
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         9.499

Path 4
  From:                        orbit_control_0/cntr[2]:CLK
  To:                          orbit_control_0/cntr[12]:D
  Delay (ns):                  8.973
  Slack (ns):
  Arrival (ns):                14.429
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.484

Path 5
  From:                        orbit_control_0/cntr[1]:CLK
  To:                          orbit_control_0/cntr[12]:D
  Delay (ns):                  8.945
  Slack (ns):
  Arrival (ns):                14.420
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.475


Expanded Path 1
  From: timestamp_0/TIMESTAMP[1]:CLK
  To: timestamp_0/TIMESTAMP[6]:D
  data required time                             N/C
  data arrival time                          -   14.635
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     3.936          net: clock_div_1MHZ_10HZ_0/clk_out_i
  3.936                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  4.602                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.910          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  5.512                        timestamp_0/TIMESTAMP[1]:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  6.169                        timestamp_0/TIMESTAMP[1]:Q (f)
               +     0.327          net: timestamp_0_TIMESTAMP[1]
  6.496                        timestamp_0/TIMESTAMP_RNIR7R[1]:B (f)
               +     0.559          cell: ADLIB:NOR2B
  7.055                        timestamp_0/TIMESTAMP_RNIR7R[1]:Y (f)
               +     1.263          net: timestamp_0/TIMESTAMP_c1
  8.318                        timestamp_0/TIMESTAMP_RNIAT81[2]:A (f)
               +     0.344          cell: ADLIB:NOR2B
  8.662                        timestamp_0/TIMESTAMP_RNIAT81[2]:Y (f)
               +     0.866          net: timestamp_0/TIMESTAMP_c2
  9.528                        timestamp_0/TIMESTAMP_RNIBB42[4]:B (f)
               +     0.572          cell: ADLIB:NOR3C
  10.100                       timestamp_0/TIMESTAMP_RNIBB42[4]:Y (f)
               +     1.013          net: timestamp_0/TIMESTAMP_c4
  11.113                       timestamp_0/TIMESTAMP_RNIT3I2[5]:A (f)
               +     0.459          cell: ADLIB:NOR2B
  11.572                       timestamp_0/TIMESTAMP_RNIT3I2[5]:Y (f)
               +     1.981          net: timestamp_0/TIMESTAMP_c5
  13.553                       timestamp_0/TIMESTAMP_RNO[6]:A (f)
               +     0.466          cell: ADLIB:XOR2
  14.019                       timestamp_0/TIMESTAMP_RNO[6]:Y (f)
               +     0.616          net: timestamp_0/TIMESTAMP_n6
  14.635                       timestamp_0/TIMESTAMP[6]:D (f)
                                    
  14.635                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     3.936          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.884          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          timestamp_0/TIMESTAMP[6]:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          timestamp_0/TIMESTAMP[6]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          timestamp_0/TIMESTAMP[23]:CLR
  Delay (ns):                  17.413
  Slack (ns):
  Arrival (ns):                17.413
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.206

Path 2
  From:                        CLK_48MHZ
  To:                          orbit_control_0/cntr[0]:CLR
  Delay (ns):                  17.381
  Slack (ns):
  Arrival (ns):                17.381
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.171

Path 3
  From:                        CLK_48MHZ
  To:                          timestamp_0/TIMESTAMP[19]:CLR
  Delay (ns):                  17.163
  Slack (ns):
  Arrival (ns):                17.163
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.948

Path 4
  From:                        CLK_48MHZ
  To:                          timestamp_0/TIMESTAMP[21]:CLR
  Delay (ns):                  17.154
  Slack (ns):
  Arrival (ns):                17.154
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.939

Path 5
  From:                        CLK_48MHZ
  To:                          timestamp_0/TIMESTAMP[22]:CLR
  Delay (ns):                  17.154
  Slack (ns):
  Arrival (ns):                17.154
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.939


Expanded Path 1
  From: CLK_48MHZ
  To: timestamp_0/TIMESTAMP[23]:CLR
  data required time                             N/C
  data arrival time                          -   17.413
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     5.165          net: CLK_48MHZ_c
  6.072                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  6.487                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     4.277          net: CLK_48MHZ_c_0
  10.764                       reset_pulse_0/RESET_39:B (r)
               +     0.527          cell: ADLIB:OR2
  11.291                       reset_pulse_0/RESET_39:Y (r)
               +     6.122          net: reset_pulse_0_RESET_39
  17.413                       timestamp_0/TIMESTAMP[23]:CLR (r)
                                    
  17.413                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     3.936          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.870          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          timestamp_0/TIMESTAMP[23]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          timestamp_0/TIMESTAMP[23]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_26MHZ_1MHZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        clock_div_1MHZ_10HZ_0/counter[9]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[14]:D
  Delay (ns):                  5.698
  Slack (ns):
  Arrival (ns):                8.262
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.862

Path 2
  From:                        clock_div_1MHZ_10HZ_0/counter[9]:CLK
  To:                          clock_div_1MHZ_10HZ_0/clk_out:D
  Delay (ns):                  5.685
  Slack (ns):
  Arrival (ns):                8.249
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.849

Path 3
  From:                        clock_div_1MHZ_10HZ_0/counter[12]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[14]:D
  Delay (ns):                  5.596
  Slack (ns):
  Arrival (ns):                7.841
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.441

Path 4
  From:                        clock_div_1MHZ_10HZ_0/counter[12]:CLK
  To:                          clock_div_1MHZ_10HZ_0/clk_out:D
  Delay (ns):                  5.574
  Slack (ns):
  Arrival (ns):                7.819
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.419

Path 5
  From:                        clock_div_1MHZ_10HZ_0/counter[2]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[14]:D
  Delay (ns):                  6.489
  Slack (ns):
  Arrival (ns):                7.774
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.374


Expanded Path 1
  From: clock_div_1MHZ_10HZ_0/counter[9]:CLK
  To: clock_div_1MHZ_10HZ_0/counter[14]:D
  data required time                             N/C
  data arrival time                          -   8.262
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     2.564          net: clk_out
  2.564                        clock_div_1MHZ_10HZ_0/counter[9]:CLK (r)
               +     0.583          cell: ADLIB:DFN1C0
  3.147                        clock_div_1MHZ_10HZ_0/counter[9]:Q (f)
               +     1.426          net: clock_div_1MHZ_10HZ_0/counter[9]
  4.573                        clock_div_1MHZ_10HZ_0/counter_RNIGSN61[1]:A (f)
               +     0.572          cell: ADLIB:NOR3B
  5.145                        clock_div_1MHZ_10HZ_0/counter_RNIGSN61[1]:Y (f)
               +     0.300          net: clock_div_1MHZ_10HZ_0/clk_out5_11
  5.445                        clock_div_1MHZ_10HZ_0/counter_RNI3SFD2[1]:C (f)
               +     0.572          cell: ADLIB:NOR3C
  6.017                        clock_div_1MHZ_10HZ_0/counter_RNI3SFD2[1]:Y (f)
               +     1.103          net: clock_div_1MHZ_10HZ_0/clk_out5_13
  7.120                        clock_div_1MHZ_10HZ_0/counter_RNO[14]:A (f)
               +     0.832          cell: ADLIB:AOI1B
  7.952                        clock_div_1MHZ_10HZ_0/counter_RNO[14]:Y (r)
               +     0.310          net: clock_div_1MHZ_10HZ_0/counter_3[14]
  8.262                        clock_div_1MHZ_10HZ_0/counter[14]:D (r)
                                    
  8.262                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     1.035          net: clk_out
  N/C                          clock_div_1MHZ_10HZ_0/counter[14]:CLK (r)
               -     0.635          Library setup time: ADLIB:DFN1C0
  N/C                          clock_div_1MHZ_10HZ_0/counter[14]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        clock_div_1MHZ_100KHZ_0/clk_out:CLK
  To:                          I2C_SCL
  Delay (ns):                  9.847
  Slack (ns):
  Arrival (ns):                11.677
  Required (ns):
  Clock to Out (ns):           11.677


Expanded Path 1
  From: clock_div_1MHZ_100KHZ_0/clk_out:CLK
  To: I2C_SCL
  data required time                             N/C
  data arrival time                          -   11.677
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     1.830          net: clk_out
  1.830                        clock_div_1MHZ_100KHZ_0/clk_out:CLK (r)
               +     0.583          cell: ADLIB:DFN1P0
  2.413                        clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.365          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  4.778                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  5.461                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.866          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  6.327                        i2c_interface2_0/scl_enable_RNIPKA64:B (f)
               +     0.581          cell: ADLIB:OA1C
  6.908                        i2c_interface2_0/scl_enable_RNIPKA64:Y (f)
               +     2.139          net: i2c_interface2_0_N_48
  9.047                        I2C_SCL_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  9.634                        I2C_SCL_pad/U0/U1:DOUT (f)
               +     0.000          net: I2C_SCL_pad/U0/NET1
  9.634                        I2C_SCL_pad/U0/U0:D (f)
               +     2.043          cell: ADLIB:IOPAD_TRI
  11.677                       I2C_SCL_pad/U0/U0:PAD (f)
               +     0.000          net: I2C_SCL
  11.677                       I2C_SCL (f)
                                    
  11.677                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
                                    
  N/C                          I2C_SCL (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/clk_out:PRE
  Delay (ns):                  16.290
  Slack (ns):
  Arrival (ns):                16.290
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      15.520

Path 2
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/counter[4]:CLR
  Delay (ns):                  15.700
  Slack (ns):
  Arrival (ns):                15.700
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      14.930

Path 3
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/counter[3]:CLR
  Delay (ns):                  14.885
  Slack (ns):
  Arrival (ns):                14.885
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      14.847

Path 4
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/counter[8]:CLR
  Delay (ns):                  15.331
  Slack (ns):
  Arrival (ns):                15.331
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      14.561

Path 5
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/counter[6]:CLR
  Delay (ns):                  14.742
  Slack (ns):
  Arrival (ns):                14.742
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.972


Expanded Path 1
  From: CLK_48MHZ
  To: clock_div_1MHZ_10HZ_0/clk_out:PRE
  data required time                             N/C
  data arrival time                          -   16.290
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     5.165          net: CLK_48MHZ_c
  6.072                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  6.487                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.839          net: CLK_48MHZ_c_0
  10.326                       reset_pulse_0/RESET_33:B (r)
               +     0.527          cell: ADLIB:OR2
  10.853                       reset_pulse_0/RESET_33:Y (r)
               +     5.437          net: reset_pulse_0_RESET_33
  16.290                       clock_div_1MHZ_10HZ_0/clk_out:PRE (r)
                                    
  16.290                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     1.035          net: clk_out
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1P0
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:PRE


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_read/U1:Q

SET Register to Register

Path 1
  From:                        read_address_traversal_0/address[8]/U1:CLK
  To:                          read_address_traversal_0/address[16]/U1:D
  Delay (ns):                  9.076
  Slack (ns):
  Arrival (ns):                11.076
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         10.139

Path 2
  From:                        read_address_traversal_0/address[8]/U1:CLK
  To:                          read_address_traversal_0/address[15]/U1:D
  Delay (ns):                  8.825
  Slack (ns):
  Arrival (ns):                10.825
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.809

Path 3
  From:                        read_address_traversal_0/address[0]:CLK
  To:                          read_address_traversal_0/address[10]/U1:D
  Delay (ns):                  8.909
  Slack (ns):
  Arrival (ns):                9.840
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.505

Path 4
  From:                        read_address_traversal_0/address[4]:CLK
  To:                          read_address_traversal_0/address[16]/U1:D
  Delay (ns):                  8.905
  Slack (ns):
  Arrival (ns):                10.157
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.220

Path 5
  From:                        read_address_traversal_0/address[1]:CLK
  To:                          read_address_traversal_0/address[10]/U1:D
  Delay (ns):                  9.027
  Slack (ns):
  Arrival (ns):                9.356
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.021


Expanded Path 1
  From: read_address_traversal_0/address[8]/U1:CLK
  To: read_address_traversal_0/address[16]/U1:D
  data required time                             N/C
  data arrival time                          -   11.076
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_read/U1:Q (r)
               +     2.000          net: next_read
  2.000                        read_address_traversal_0/address[8]/U1:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  2.518                        read_address_traversal_0/address[8]/U1:Q (r)
               +     1.353          net: read_address_traversal_0_R_ADDRESS_OUT[8]
  3.871                        read_address_traversal_0/address_m6_0_a2_4:C (r)
               +     0.593          cell: ADLIB:NOR3C
  4.464                        read_address_traversal_0/address_m6_0_a2_4:Y (r)
               +     0.328          net: read_address_traversal_0/address_m6_0_a2_4
  4.792                        read_address_traversal_0/address_m6_0_a2_6:C (r)
               +     0.593          cell: ADLIB:NOR3C
  5.385                        read_address_traversal_0/address_m6_0_a2_6:Y (r)
               +     0.376          net: read_address_traversal_0/address_m6_0_a2_6
  5.761                        read_address_traversal_0/address_n12_0_o2:A (r)
               +     0.468          cell: ADLIB:OR3C
  6.229                        read_address_traversal_0/address_n12_0_o2:Y (f)
               +     0.379          net: read_address_traversal_0/N_31
  6.608                        read_address_traversal_0/address_n13_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  7.188                        read_address_traversal_0/address_n13_0_o2:Y (f)
               +     0.394          net: read_address_traversal_0/N_32
  7.582                        read_address_traversal_0/address_n14_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  8.162                        read_address_traversal_0/address_n14_0_o2:Y (f)
               +     0.379          net: read_address_traversal_0/N_33
  8.541                        read_address_traversal_0/address_n15_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  9.121                        read_address_traversal_0/address_n15_0_o2:Y (f)
               +     0.313          net: read_address_traversal_0/N_34
  9.434                        read_address_traversal_0/address_n16_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  10.014                       read_address_traversal_0/address_n16_0_o2:Y (f)
               +     0.299          net: read_address_traversal_0/N_35
  10.313                       read_address_traversal_0/address[16]/U0:S (f)
               +     0.463          cell: ADLIB:MX2
  10.776                       read_address_traversal_0/address[16]/U0:Y (f)
               +     0.300          net: read_address_traversal_0/address[16]/Y
  11.076                       read_address_traversal_0/address[16]/U1:D (f)
                                    
  11.076                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     1.448          net: next_read
  N/C                          read_address_traversal_0/address[16]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/address[16]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[1]:CLR
  Delay (ns):                  17.632
  Slack (ns):
  Arrival (ns):                17.632
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      17.568

Path 2
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[0]:CLR
  Delay (ns):                  17.731
  Slack (ns):
  Arrival (ns):                17.731
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      17.065

Path 3
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[3]:CLR
  Delay (ns):                  17.524
  Slack (ns):
  Arrival (ns):                17.524
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      16.858

Path 4
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[4]:CLR
  Delay (ns):                  17.519
  Slack (ns):
  Arrival (ns):                17.519
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      16.532

Path 5
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[2]:CLR
  Delay (ns):                  17.387
  Slack (ns):
  Arrival (ns):                17.387
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      16.390


Expanded Path 1
  From: CLK_48MHZ
  To: read_address_traversal_0/address[1]:CLR
  data required time                             N/C
  data arrival time                          -   17.632
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     5.165          net: CLK_48MHZ_c
  6.072                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  6.487                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     6.008          net: CLK_48MHZ_c_0
  12.495                       reset_pulse_0/RESET_36:B (r)
               +     0.527          cell: ADLIB:OR2
  13.022                       reset_pulse_0/RESET_36:Y (r)
               +     4.610          net: reset_pulse_0_RESET_36
  17.632                       read_address_traversal_0/address[1]:CLR (r)
                                    
  17.632                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     0.329          net: next_read
  N/C                          read_address_traversal_0/address[1]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/address[1]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_write/U1:Q

SET Register to Register

Path 1
  From:                        write_address_traversal_0/address[1]:CLK
  To:                          write_address_traversal_0/address[8]/U1:D
  Delay (ns):                  8.353
  Slack (ns):
  Arrival (ns):                8.879
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.864

Path 2
  From:                        write_address_traversal_0/address[0]:CLK
  To:                          write_address_traversal_0/address[8]/U1:D
  Delay (ns):                  8.314
  Slack (ns):
  Arrival (ns):                8.840
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.825

Path 3
  From:                        write_address_traversal_0/address[1]:CLK
  To:                          write_address_traversal_0/address[9]/U1:D
  Delay (ns):                  8.656
  Slack (ns):
  Arrival (ns):                9.182
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.487

Path 4
  From:                        write_address_traversal_0/address[0]:CLK
  To:                          write_address_traversal_0/address[9]/U1:D
  Delay (ns):                  8.617
  Slack (ns):
  Arrival (ns):                9.143
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.448

Path 5
  From:                        write_address_traversal_0/address[3]:CLK
  To:                          write_address_traversal_0/address[8]/U1:D
  Delay (ns):                  7.272
  Slack (ns):
  Arrival (ns):                8.380
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.365


Expanded Path 1
  From: write_address_traversal_0/address[1]:CLK
  To: write_address_traversal_0/address[8]/U1:D
  data required time                             N/C
  data arrival time                          -   8.879
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_write/U1:Q (r)
               +     0.526          net: next_write
  0.526                        write_address_traversal_0/address[1]:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  1.044                        write_address_traversal_0/address[1]:Q (r)
               +     0.313          net: write_address_traversal_0_W_ADDRESS_OUT[1]
  1.357                        read_buffer_0/init_stage_tr3_2_o3:B (r)
               +     0.460          cell: ADLIB:OR2B
  1.817                        read_buffer_0/init_stage_tr3_2_o3:Y (f)
               +     0.303          net: read_buffer_0_N_8
  2.120                        write_address_traversal_0/address_n3_0_o2:B (f)
               +     0.576          cell: ADLIB:OR2A
  2.696                        write_address_traversal_0/address_n3_0_o2:Y (f)
               +     0.313          net: write_address_traversal_0/N_22
  3.009                        write_address_traversal_0/address_n4_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  3.589                        write_address_traversal_0/address_n4_0_o2:Y (f)
               +     0.313          net: write_address_traversal_0/N_23
  3.902                        write_address_traversal_0/address_n6_0_o2_0:B (f)
               +     0.580          cell: ADLIB:OR2A
  4.482                        write_address_traversal_0/address_n6_0_o2_0:Y (f)
               +     0.313          net: write_address_traversal_0/N_24
  4.795                        write_address_traversal_0/address_n6_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  5.375                        write_address_traversal_0/address_n6_0_o2:Y (f)
               +     0.313          net: write_address_traversal_0/N_25
  5.688                        write_address_traversal_0/address_n7_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  6.268                        write_address_traversal_0/address_n7_0_o2:Y (f)
               +     0.379          net: write_address_traversal_0/N_26
  6.647                        write_address_traversal_0/address_n8_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  7.227                        write_address_traversal_0/address_n8_0_o2:Y (f)
               +     0.889          net: write_address_traversal_0/N_27
  8.116                        write_address_traversal_0/address[8]/U0:S (f)
               +     0.463          cell: ADLIB:MX2
  8.579                        write_address_traversal_0/address[8]/U0:Y (f)
               +     0.300          net: write_address_traversal_0/address[8]/Y
  8.879                        write_address_traversal_0/address[8]/U1:D (f)
                                    
  8.879                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     0.526          net: next_write
  N/C                          write_address_traversal_0/address[8]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/address[8]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[0]:CLR
  Delay (ns):                  13.797
  Slack (ns):
  Arrival (ns):                13.797
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.536

Path 2
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[2]:CLR
  Delay (ns):                  13.797
  Slack (ns):
  Arrival (ns):                13.797
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.536

Path 3
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[1]:CLR
  Delay (ns):                  13.404
  Slack (ns):
  Arrival (ns):                13.404
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.143

Path 4
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[4]:CLR
  Delay (ns):                  13.725
  Slack (ns):
  Arrival (ns):                13.725
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.628

Path 5
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[10]:CLR
  Delay (ns):                  13.465
  Slack (ns):
  Arrival (ns):                13.465
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.417


Expanded Path 1
  From: CLK_48MHZ
  To: write_address_traversal_0/address[0]:CLR
  data required time                             N/C
  data arrival time                          -   13.797
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     5.165          net: CLK_48MHZ_c
  6.072                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  6.487                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.302          net: CLK_48MHZ_c_0
  9.789                        reset_pulse_0/RESET_30:B (r)
               +     0.527          cell: ADLIB:OR2
  10.316                       reset_pulse_0/RESET_30:Y (r)
               +     3.481          net: reset_pulse_0_RESET_30
  13.797                       write_address_traversal_0/address[0]:CLR (r)
                                    
  13.797                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     0.526          net: next_write
  N/C                          write_address_traversal_0/address[0]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/address[0]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain spi_mode_config2_0/next_b/U1:Q

SET Register to Register

Path 1
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[0]/U1:D
  Delay (ns):                  5.371
  Slack (ns):
  Arrival (ns):                5.897
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.818

Path 2
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/position[1]:D
  Delay (ns):                  4.245
  Slack (ns):
  Arrival (ns):                4.771
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.725

Path 3
  From:                        read_buffer_0/position[0]:CLK
  To:                          read_buffer_0/byte_out[6]/U1:D
  Delay (ns):                  3.743
  Slack (ns):
  Arrival (ns):                4.786
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.198

Path 4
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[7]/U1:D
  Delay (ns):                  4.492
  Slack (ns):
  Arrival (ns):                5.018
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.157

Path 5
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[2]/U1:D
  Delay (ns):                  4.477
  Slack (ns):
  Arrival (ns):                5.003
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.139


Expanded Path 1
  From: read_buffer_0/position[1]:CLK
  To: read_buffer_0/byte_out[0]/U1:D
  data required time                             N/C
  data arrival time                          -   5.897
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/next_b/U1:Q (r)
               +     0.526          net: next_b
  0.526                        read_buffer_0/position[1]:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  1.183                        read_buffer_0/position[1]:Q (f)
               +     2.321          net: read_buffer_0/position[1]
  3.504                        read_buffer_0/byte_out_RNO_0[0]:S (f)
               +     0.428          cell: ADLIB:MX2
  3.932                        read_buffer_0/byte_out_RNO_0[0]:Y (r)
               +     0.313          net: read_buffer_0/N_55
  4.245                        read_buffer_0/byte_out_RNO[0]:A (r)
               +     0.507          cell: ADLIB:MX2
  4.752                        read_buffer_0/byte_out_RNO[0]:Y (r)
               +     0.310          net: read_buffer_0/byte_out_6[0]
  5.062                        read_buffer_0/byte_out[0]/U0:B (r)
               +     0.522          cell: ADLIB:MX2
  5.584                        read_buffer_0/byte_out[0]/U0:Y (r)
               +     0.313          net: read_buffer_0/byte_out[0]/Y
  5.897                        read_buffer_0/byte_out[0]/U1:D (r)
                                    
  5.897                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/next_b/U1:Q (r)
               +     1.559          net: next_b
  N/C                          read_buffer_0/byte_out[0]/U1:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          read_buffer_0/byte_out[0]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          read_buffer_0/position[1]:CLR
  Delay (ns):                  16.755
  Slack (ns):
  Arrival (ns):                16.755
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      16.494

Path 2
  From:                        CLK_48MHZ
  To:                          read_buffer_0/position[0]:CLR
  Delay (ns):                  17.008
  Slack (ns):
  Arrival (ns):                17.008
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      16.230

Path 3
  From:                        CLK_48MHZ
  To:                          read_buffer_0/byte_out[5]/U1:CLR
  Delay (ns):                  13.954
  Slack (ns):
  Arrival (ns):                13.954
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.659

Path 4
  From:                        CLK_48MHZ
  To:                          read_buffer_0/byte_out[6]/U1:CLR
  Delay (ns):                  13.379
  Slack (ns):
  Arrival (ns):                13.379
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.576

Path 5
  From:                        CLK_48MHZ
  To:                          read_buffer_0/byte_out[4]/U1:CLR
  Delay (ns):                  12.379
  Slack (ns):
  Arrival (ns):                12.379
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.118


Expanded Path 1
  From: CLK_48MHZ
  To: read_buffer_0/position[1]:CLR
  data required time                             N/C
  data arrival time                          -   16.755
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     5.165          net: CLK_48MHZ_c
  6.072                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  6.487                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     6.008          net: CLK_48MHZ_c_0
  12.495                       reset_pulse_0/RESET_36:B (r)
               +     0.527          cell: ADLIB:OR2
  13.022                       reset_pulse_0/RESET_36:Y (r)
               +     3.733          net: reset_pulse_0_RESET_36
  16.755                       read_buffer_0/position[1]:CLR (r)
                                    
  16.755                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/next_b/U1:Q (r)
               +     0.526          net: next_b
  N/C                          read_buffer_0/position[1]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          read_buffer_0/position[1]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain spi_mode_config2_0/ss_b/U1:Q

SET Register to Register

Path 1
  From:                        spi_master_0/chip_rdy_0:G
  To:                          spi_master_0/mosi_d:D
  Delay (ns):                  4.523
  Slack (ns):
  Arrival (ns):                8.662
  Required (ns):
  Setup (ns):                  0.671
  Minimum Period (ns):         5.898

Path 2
  From:                        spi_master_0/chip_rdy_0:G
  To:                          spi_master_0/state_d[1]:D
  Delay (ns):                  4.298
  Slack (ns):
  Arrival (ns):                8.437
  Required (ns):
  Setup (ns):                  0.671
  Minimum Period (ns):         5.668


Expanded Path 1
  From: spi_master_0/chip_rdy_0:G
  To: spi_master_0/mosi_d:D
  data required time                             N/C
  data arrival time                          -   8.662
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.959          net: spi_mode_config2_0/ss_b_i
  1.959                        spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  2.599                        spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.829          net: SS_c
  3.428                        spi_master_0/ctr_q_RNIBTOP2[1]:A (r)
               +     0.329          cell: ADLIB:AO1C
  3.757                        spi_master_0/ctr_q_RNIBTOP2[1]:Y (f)
               +     0.382          net: spi_master_0/ctr_q_RNIBTOP2[1]
  4.139                        spi_master_0/chip_rdy_0:G (f)
               +     0.493          cell: ADLIB:DLN1
  4.632                        spi_master_0/chip_rdy_0:Q (r)
               +     0.313          net: spi_master_0_chip_rdy_0
  4.945                        spi_master_0/sck_q_RNIGKR3[1]:A (r)
               +     0.592          cell: ADLIB:NOR3A
  5.537                        spi_master_0/sck_q_RNIGKR3[1]:Y (r)
               +     0.313          net: spi_master_0/N_131
  5.850                        spi_master_0/state_q_RNIB6A31[1]:B (r)
               +     0.803          cell: ADLIB:OA1C
  6.653                        spi_master_0/state_q_RNIB6A31[1]:Y (r)
               +     0.315          net: spi_master_0/N_140
  6.968                        spi_master_0/state_q_RNILKEI2[1]:B (r)
               +     0.459          cell: ADLIB:OR2A
  7.427                        spi_master_0/state_q_RNILKEI2[1]:Y (r)
               +     0.363          net: spi_master_0/N_71
  7.790                        spi_master_0/mosi_d_RNO:C (r)
               +     0.572          cell: ADLIB:NOR3
  8.362                        spi_master_0/mosi_d_RNO:Y (f)
               +     0.300          net: spi_master_0/N_28
  8.662                        spi_master_0/mosi_d:D (f)
                                    
  8.662                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.959          net: spi_mode_config2_0/ss_b_i
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.836          net: SS_c
  N/C                          spi_master_0/mosi_d:G (r)
               -     0.671          Library setup time: ADLIB:DLN0C0
  N/C                          spi_master_0/mosi_d:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        MISO
  To:                          spi_master_0/data_d[0]:D
  Delay (ns):                  6.216
  Slack (ns):
  Arrival (ns):                6.216
  Required (ns):
  Setup (ns):                  0.671
  External Setup (ns):         3.422

Path 2
  From:                        MISO
  To:                          spi_master_0/chip_rdy_0:D
  Delay (ns):                  4.609
  Slack (ns):
  Arrival (ns):                4.609
  Required (ns):
  Setup (ns):                  0.671
  External Setup (ns):         1.141

Path 3
  From:                        MISO
  To:                          spi_master_0/chip_rdy:D
  Delay (ns):                  4.256
  Slack (ns):
  Arrival (ns):                4.256
  Required (ns):
  Setup (ns):                  0.671
  External Setup (ns):         0.788


Expanded Path 1
  From: MISO
  To: spi_master_0/data_d[0]:D
  data required time                             N/C
  data arrival time                          -   6.216
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MISO (r)
               +     0.000          net: MISO
  0.000                        MISO_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        MISO_pad/U0/U0:Y (r)
               +     0.000          net: MISO_pad/U0/NET1
  0.857                        MISO_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        MISO_pad/U0/U1:Y (r)
               +     2.811          net: MISO_c
  3.707                        spi_master_0/data_d_RNO_2[0]:A (r)
               +     0.593          cell: ADLIB:MX2C
  4.300                        spi_master_0/data_d_RNO_2[0]:Y (f)
               +     0.313          net: spi_master_0/N_57
  4.613                        spi_master_0/data_d_RNO_0[0]:B (f)
               +     0.572          cell: ADLIB:NOR3B
  5.185                        spi_master_0/data_d_RNO_0[0]:Y (f)
               +     0.286          net: spi_master_0/N_120
  5.471                        spi_master_0/data_d_RNO[0]:A (f)
               +     0.435          cell: ADLIB:NOR3
  5.906                        spi_master_0/data_d_RNO[0]:Y (r)
               +     0.310          net: spi_master_0/N_44
  6.216                        spi_master_0/data_d[0]:D (r)
                                    
  6.216                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.959          net: spi_mode_config2_0/ss_b_i
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.866          net: SS_c
  N/C                          spi_master_0/data_d[0]:G (r)
               -     0.671          Library setup time: ADLIB:DLN0C0
  N/C                          spi_master_0/data_d[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        spi_master_0/chip_rdy_0:G
  To:                          SPI_SCK
  Delay (ns):                  6.407
  Slack (ns):
  Arrival (ns):                10.546
  Required (ns):
  Clock to Out (ns):           10.546


Expanded Path 1
  From: spi_master_0/chip_rdy_0:G
  To: SPI_SCK
  data required time                             N/C
  data arrival time                          -   10.546
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.959          net: spi_mode_config2_0/ss_b_i
  1.959                        spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  2.599                        spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.829          net: SS_c
  3.428                        spi_master_0/ctr_q_RNIBTOP2[1]:A (r)
               +     0.329          cell: ADLIB:AO1C
  3.757                        spi_master_0/ctr_q_RNIBTOP2[1]:Y (f)
               +     0.382          net: spi_master_0/ctr_q_RNIBTOP2[1]
  4.139                        spi_master_0/chip_rdy_0:G (f)
               +     0.493          cell: ADLIB:DLN1
  4.632                        spi_master_0/chip_rdy_0:Q (r)
               +     0.916          net: spi_master_0_chip_rdy_0
  5.548                        spi_master_0/state_q_RNIU1R21[1]:B (r)
               +     0.321          cell: ADLIB:NOR3A
  5.869                        spi_master_0/state_q_RNIU1R21[1]:Y (f)
               +     2.366          net: SPI_SCK_c
  8.235                        SPI_SCK_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  8.822                        SPI_SCK_pad/U0/U1:DOUT (f)
               +     0.000          net: SPI_SCK_pad/U0/NET1
  8.822                        SPI_SCK_pad/U0/U0:D (f)
               +     1.724          cell: ADLIB:IOPAD_TRI
  10.546                       SPI_SCK_pad/U0/U0:PAD (f)
               +     0.000          net: SPI_SCK
  10.546                       SPI_SCK (f)
                                    
  10.546                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
                                    
  N/C                          SPI_SCK (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          spi_master_0/sck_d[0]:PRE
  Delay (ns):                  15.006
  Slack (ns):
  Arrival (ns):                15.006
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.836

Path 2
  From:                        CLK_48MHZ
  To:                          spi_master_0/ctr_d[1]:CLR
  Delay (ns):                  14.848
  Slack (ns):
  Arrival (ns):                14.848
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.673

Path 3
  From:                        CLK_48MHZ
  To:                          spi_master_0/ctr_d[2]:CLR
  Delay (ns):                  14.848
  Slack (ns):
  Arrival (ns):                14.848
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.663

Path 4
  From:                        CLK_48MHZ
  To:                          spi_master_0/ctr_d[0]:CLR
  Delay (ns):                  14.848
  Slack (ns):
  Arrival (ns):                14.848
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.663

Path 5
  From:                        CLK_48MHZ
  To:                          spi_master_0/sck_d[1]:CLR
  Delay (ns):                  14.727
  Slack (ns):
  Arrival (ns):                14.727
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.543


Expanded Path 1
  From: CLK_48MHZ
  To: spi_master_0/sck_d[0]:PRE
  data required time                             N/C
  data arrival time                          -   15.006
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     5.165          net: CLK_48MHZ_c
  6.072                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  6.487                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.302          net: CLK_48MHZ_c_0
  9.789                        reset_pulse_0/RESET_30:B (r)
               +     0.527          cell: ADLIB:OR2
  10.316                       reset_pulse_0/RESET_30:Y (r)
               +     4.690          net: reset_pulse_0_RESET_30
  15.006                       spi_master_0/sck_d[0]:PRE (r)
                                    
  15.006                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.959          net: spi_mode_config2_0/ss_b_i
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.836          net: SS_c
  N/C                          spi_master_0/sck_d[0]:G (r)
               -     0.265          Library recovery time: ADLIB:DLN0P0
  N/C                          spi_master_0/sck_d[0]:PRE


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path

END SET Input to Output

----------------------------------------------------

Path set User Sets

