

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         2.73MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                 0.05 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f7421490626d7d0a989c27a2a17be5e7  /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.05/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.05/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.05/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_adob75
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ZnxSXL"
Running: cat _ptx_ZnxSXL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_zFFAOr
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_zFFAOr --output-file  /dev/null 2> _ptx_ZnxSXLinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ZnxSXL _ptx2_zFFAOr _ptx_ZnxSXLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
Ending simulation
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 705127
gpu_sim_insn = 103760320
gpu_ipc =     147.1512
gpu_tot_sim_cycle = 927277
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     111.8979
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 73287
gpu_stall_icnt2sh    = 204749
partiton_reqs_in_parallel = 15439507
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.8961
partiton_level_parallism_total  =      16.6504
partiton_reqs_in_parallel_util = 15439507
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 702730
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9708
partiton_level_parallism_util_total  =      21.9708
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      15.2213 GB/Sec
L2_BW_total  =      11.5747 GB/Sec
gpu_total_sim_rate=57869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8681
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8681
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2679, 3450, 3455, 3447, 3455, 3302, 3318, 2688, 2510, 3138, 3144, 3137, 3145, 3136, 3144, 2518, 2510, 3139, 3143, 3138, 3143, 3133, 3146, 2510, 2506, 3142, 3140, 3138, 3145, 3134, 3142, 2516, 2260, 2825, 2830, 2826, 2833, 2824, 2832, 2264, 2505, 3136, 3139, 3135, 3140, 3135, 3140, 2515, 2260, 2828, 2831, 2822, 2829, 2823, 2831, 2266, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 119237
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 73432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40919
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:168695	W0_Idle:19250734	W0_Scoreboard:16818012	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 512 
maxdqlatency = 0 
maxmflatency = 123818 
averagemflatency = 18268 
max_icnt2mem_latency = 123520 
max_icnt2sh_latency = 927276 
mrq_lat_table:17868 	1832 	1335 	4103 	6942 	7402 	3082 	3777 	3478 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38058 	18423 	123 	26 	1028 	2199 	2393 	23608 	22784 	4230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25623 	1339 	117 	45 	29640 	204 	0 	0 	114 	940 	2746 	1972 	26797 	19485 	4214 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24648 	38414 	21590 	1053 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	28 	1 	1 	5 	8 	13 	30 	106 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        55        55        68        70        68        70        68        70        68        70        68        70        58        62        68        70 
dram[1]:        54        60        68        70        68        70        68        70        68        70        68        70        56        55        68        70 
dram[2]:        55        57        68        70        68        70        68        70        68        70        68        70        56        58        68        70 
dram[3]:        57        57        68        70        68        70        68        70        68        70        68        70        68        70        68        70 
dram[4]:        54        60        68        70        68        70        68        70        68        70        68        70        68        70        68        70 
dram[5]:        59        61        68        70        68        70        68        70        68        70        68        70        68        70        68        70 
dram[6]:        61        62        68        70        68        70        68        70        68        70        68        70        68        70        68        70 
dram[7]:        57        63        68        70        68        70        68        70        68        70        68        70        68        70        68        70 
dram[8]:        59        60        68        70        68        70        68        70        68        70        68        70        54        58        68        70 
dram[9]:        60        62        68        70        68        70        68        70        68        70        68        70        56        55        68        70 
dram[10]:        59        64        68        70        68        70        68        70        68        70        68        70        56        58        68        70 
maximum service time to same row:
dram[0]:    125357    124838    133503    133510    138675    138680    138698    138773    146498    146474    160576    161041    191260    191200    205261    205390 
dram[1]:    125092    125157    133559    133603    138681    138687    138664    138738    146472    146476    160544    161042    191261    192227    205374    205336 
dram[2]:    124765    124773    133463    133470    138688    138691    138662    138698    146541    146479    160526    160993    191760    191518    205256    205355 
dram[3]:    125520    124839    133540    133567    138693    138732    138696    138768    146520    146519    160505    160998    191479    191547    205305    205506 
dram[4]:    125343    125268    133489    133544    138736    138736    138661    138742    146519    146538    160507    160329    191482    192275    205471    205410 
dram[5]:    124895    124990    133460    133468    138723    138720    138662    138696    146537    146531    160254    160993    191805    191552    220867    220830 
dram[6]:    125522    124997    133539    133567    138729    138734    138695    138767    146530    146509    160503    160998    191517    191534    220960    220819 
dram[7]:    125200    125299    133483    133530    138690    138682    138709    138740    146500    146496    160507    161028    191469    191440    220816    220767 
dram[8]:    125355    124840    133500    133508    138674    138678    138697    138748    146497    146473    160560    161041    191279    191209    205391    205377 
dram[9]:    125090    125160    133556    133602    138679    138685    138735    138820    146470    146473    160551    161044    191251    191213    205373    205333 
dram[10]:    124776    124775    133518    133542    138681    138681    138706    138790    146500    146476    160552    161068    191292    191237    205294    205345 
average row accesses per activate:
dram[0]: 15.277778 15.722222 29.900000 30.400000 22.153847 22.769230 32.555557 33.444443 26.600000 27.500000 23.636364 24.090910 21.692308 22.307692 15.666667 21.846153 
dram[1]: 17.062500 16.764706 30.000000 30.600000 22.000000 22.769230 32.888889 33.444443 26.700001 27.100000 23.454546 24.090910 21.461538 21.538462 18.933332 16.823530 
dram[2]: 15.111111 15.666667 29.900000 30.400000 22.230770 22.846153 32.666668 33.111111 26.500000 26.799999 23.272728 24.000000 21.538462 21.846153 15.777778 18.799999 
dram[3]: 15.500000 15.105263 29.900000 30.400000 22.000000 22.615385 32.777779 33.333332 29.333334 30.111111 23.545454 24.181818 21.384615 25.909090 15.555555 21.692308 
dram[4]: 16.000000 16.705883 30.000000 30.600000 22.230770 22.615385 32.555557 33.333332 29.333334 29.777779 23.454546 24.090910 25.363636 31.222221 15.777778 16.764706 
dram[5]: 15.111111 15.611111 30.000000 30.500000 22.076923 22.846153 32.777779 33.222221 29.333334 30.000000 23.636364 24.090910 30.777779 31.777779 16.647058 15.555555 
dram[6]: 17.437500 16.764706 30.000000 30.500000 22.153847 22.692308 32.777779 33.333332 29.000000 29.777779 23.636364 24.454546 30.666666 31.333334 20.071428 16.882353 
dram[7]: 14.315789 16.647058 30.000000 30.500000 22.230770 22.846153 32.444443 33.111111 29.222221 29.888889 23.272728 23.909090 31.222221 31.333334 14.842105 18.000000 
dram[8]: 15.166667 17.625000 30.000000 30.500000 22.000000 22.615385 32.444443 33.333332 26.299999 27.100000 23.636364 24.000000 21.846153 22.000000 14.894737 15.833333 
dram[9]: 17.125000 18.866667 29.799999 30.600000 21.846153 22.615385 32.777779 33.333332 26.200001 26.799999 23.727272 24.636364 21.307692 21.923077 17.687500 16.055555 
dram[10]: 16.235294 16.823530 29.900000 30.500000 22.153847 22.692308 32.666668 33.333332 26.600000 26.900000 23.545454 24.272728 21.769230 21.923077 16.764706 19.200001 
average row locality = 49820/2156 = 23.107607
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       130       139       155       160       144       152       150       158       138       147       132       137       140       148       138       140 
dram[1]:       129       141       156       162       142       152       153       158       139       143       130       137       137       138       140       142 
dram[2]:       128       138       155       160       145       153       151       155       137       140       128       136       138       142       140       138 
dram[3]:       135       143       155       160       142       150       152       157       136       143       131       138       136       143       136       138 
dram[4]:       128       140       156       162       145       150       150       157       136       140       130       137       137       139       139       140 
dram[5]:       128       137       156       161       143       153       152       156       136       142       132       137       134       143       138       135 
dram[6]:       135       141       156       161       144       151       153       158       133       140       132       141       133       139       136       142 
dram[7]:       128       139       156       161       145       153       150       156       135       141       128       135       138       139       137       143 
dram[8]:       129       138       156       161       142       150       150       158       135       143       132       136       141       143       138       140 
dram[9]:       130       139       154       162       140       150       153       158       134       140       133       143       134       142       138       144 
dram[10]:       132       142       155       161       144       151       152       158       138       141       131       139       140       142       140       144 
total reads: 25230
bank skew: 162/128 = 1.27
chip skew: 2310/2283 = 1.01
average mf latency per bank:
dram[0]:      38641     37990     46033     46002     62979     62240     53970     52960     47559     46917     36955     36628     24900     24547     22707     22760
dram[1]:      38474     37811     45207     45458     63717     62575     52301     52696     47144     46913     36612     36286     24919     25098     22438     22609
dram[2]:      38558     37699     45767     46390     61510     61151     52976     53488     47302     47389     37279     36850     24806     24844     22829     23402
dram[3]:      36221     36044     45892     46335     62554     61533     53762     53341     46747     46015     37504     36817     24696     24531     23120     23222
dram[4]:      38045     37385     45414     45684     61869     61950     52601     52804     46179     46094     36762     36849     24402     24441     22578     23026
dram[5]:      37876     37189     46194     46509     61486     60862     53304     53395     47143     46664     37619     37345     24339     23841     23031     23498
dram[6]:      36732     37182     46976     47568     61718     61027     53584     53467     46670     45920     37674     36842     24055     23973     22999     22854
dram[7]:      37483     36782     46778     47140     60631     60276     53311     53507     46609     46610     37603     37273     23631     24200     22919     23074
dram[8]:      38192     37554     46881     46827     62522     62084     53379     52388     47918     47312     36679     36452     24137     24214     23241     23335
dram[9]:      38779     38822     47029     47054     63194     61984     53068     53479     47083     46197     36573     35862     24145     23921     23098     22927
dram[10]:      39090     38531     46633     47075     61649     61770     52958     53096     46652     47014     36675     36233     24149     24520     22930     23178
maximum mf latency per bank:
dram[0]:     123766    123776     75547     75544     75222     75063     75505     75511     75070     75518     72936     72911     75497     75536     75534     75561
dram[1]:     123751    123777     75541     75543     75309     75028     75547     75546     75535     75078     75055     75514     75534     75504     74754     75251
dram[2]:     123788    123801     75562     75533     75114     74979     75544     75556     75009     74694     75349     75506     75546     75520     75502     75059
dram[3]:     123756    123757     75549     75548     74979     71210     75533     75538     74300     70043     75321     75231     75527     75530     75538     75560
dram[4]:     123743    123758     75543     75572     75557     75268     75345     75505     75244     75550     75108     75517     75508     75509     74752     75254
dram[5]:     123748    123770     75540     75536     75540     75169     75522     75558     75555     75515     75353     75509     75043     74662     75501     75058
dram[6]:     123767    123777     75546     75514     75517     75073     75079     75494     75263     75546     75321     75230     75545     75558     75517     75062
dram[7]:     123785    123763     75546     75149     75576     75546     75126     75218     75255     75522     75106     75077     75506     75525     74638     72947
dram[8]:     123782    123803     75513     75067     75537     75168     75242     74613     75555     75519     75015     72485     75498     75537     71710     70304
dram[9]:     123763    123818     75096     70331     75515     75103     75547     75543     75511     75549     72469     72920     75534     75548     72934     72959
dram[10]:     123816    123775     75566     75254     75544     75513     75545     75193     75251     75270     72932     72916     75523     75525     72141     72639
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295329 n_act=200 n_pre=184 n_req=4543 n_rd=8940 n_write=4663 bw_util=0.02078
n_activity=43518 dram_eff=0.6252
bk0: 580a 1305240i bk1: 576a 1304491i bk2: 576a 1304591i bk3: 576a 1303926i bk4: 576a 1305080i bk5: 576a 1304052i bk6: 572a 1304988i bk7: 572a 1304219i bk8: 512a 1305090i bk9: 512a 1304579i bk10: 512a 1304962i bk11: 512a 1304658i bk12: 568a 1305225i bk13: 568a 1304518i bk14: 576a 1305121i bk15: 576a 1304898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295343 n_act=197 n_pre=181 n_req=4533 n_rd=8936 n_write=4659 bw_util=0.02077
n_activity=43470 dram_eff=0.6255
bk0: 576a 1305340i bk1: 576a 1304680i bk2: 576a 1304463i bk3: 576a 1303852i bk4: 576a 1305097i bk5: 576a 1304222i bk6: 572a 1304877i bk7: 572a 1304316i bk8: 512a 1305136i bk9: 512a 1304677i bk10: 512a 1305113i bk11: 512a 1304597i bk12: 568a 1305218i bk13: 568a 1304798i bk14: 576a 1305131i bk15: 576a 1304543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295359 n_act=201 n_pre=185 n_req=4518 n_rd=8936 n_write=4635 bw_util=0.02073
n_activity=43295 dram_eff=0.6269
bk0: 576a 1305260i bk1: 576a 1304667i bk2: 576a 1304437i bk3: 576a 1303850i bk4: 576a 1304807i bk5: 576a 1304204i bk6: 572a 1304976i bk7: 572a 1304553i bk8: 512a 1305114i bk9: 512a 1304560i bk10: 512a 1305088i bk11: 512a 1304554i bk12: 568a 1305339i bk13: 568a 1304831i bk14: 576a 1304783i bk15: 576a 1304716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295366 n_act=196 n_pre=180 n_req=4529 n_rd=8936 n_write=4638 bw_util=0.02073
n_activity=43377 dram_eff=0.6259
bk0: 576a 1305106i bk1: 576a 1304619i bk2: 576a 1304389i bk3: 576a 1303791i bk4: 576a 1305321i bk5: 576a 1304209i bk6: 572a 1305111i bk7: 572a 1304320i bk8: 512a 1305150i bk9: 512a 1304701i bk10: 512a 1304966i bk11: 512a 1304645i bk12: 568a 1305298i bk13: 568a 1304612i bk14: 576a 1305003i bk15: 576a 1304868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342049
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295367 n_act=193 n_pre=177 n_req=4522 n_rd=8944 n_write=4635 bw_util=0.02074
n_activity=43191 dram_eff=0.6288
bk0: 576a 1305310i bk1: 576a 1304628i bk2: 576a 1304367i bk3: 576a 1303740i bk4: 576a 1304728i bk5: 576a 1304260i bk6: 572a 1304878i bk7: 572a 1304227i bk8: 512a 1305239i bk9: 512a 1304567i bk10: 512a 1304932i bk11: 512a 1304471i bk12: 568a 1305366i bk13: 568a 1304916i bk14: 580a 1304982i bk15: 580a 1304634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345029
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295365 n_act=193 n_pre=177 n_req=4521 n_rd=8952 n_write=4629 bw_util=0.02075
n_activity=43146 dram_eff=0.6295
bk0: 576a 1305247i bk1: 576a 1304557i bk2: 576a 1304443i bk3: 576a 1303679i bk4: 576a 1304811i bk5: 576a 1304260i bk6: 572a 1305011i bk7: 572a 1304412i bk8: 512a 1305214i bk9: 512a 1304716i bk10: 512a 1305014i bk11: 512a 1304472i bk12: 572a 1305567i bk13: 572a 1304841i bk14: 580a 1304924i bk15: 580a 1304681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340152
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295375 n_act=186 n_pre=170 n_req=4531 n_rd=8944 n_write=4641 bw_util=0.02075
n_activity=43194 dram_eff=0.629
bk0: 576a 1305329i bk1: 576a 1304766i bk2: 576a 1304459i bk3: 576a 1303694i bk4: 576a 1305125i bk5: 576a 1304347i bk6: 568a 1305045i bk7: 568a 1304296i bk8: 512a 1305348i bk9: 512a 1304790i bk10: 512a 1305026i bk11: 512a 1304674i bk12: 572a 1305389i bk13: 572a 1304634i bk14: 580a 1305238i bk15: 580a 1304560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.343029
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295365 n_act=193 n_pre=177 n_req=4520 n_rd=8944 n_write=4637 bw_util=0.02075
n_activity=43325 dram_eff=0.6269
bk0: 576a 1305260i bk1: 576a 1304810i bk2: 576a 1304522i bk3: 576a 1303959i bk4: 576a 1304840i bk5: 576a 1304089i bk6: 568a 1304929i bk7: 568a 1304348i bk8: 512a 1305205i bk9: 512a 1304562i bk10: 512a 1305066i bk11: 512a 1304485i bk12: 572a 1305334i bk13: 572a 1304954i bk14: 580a 1305002i bk15: 580a 1304749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342398
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295346 n_act=203 n_pre=187 n_req=4528 n_rd=8944 n_write=4636 bw_util=0.02074
n_activity=43374 dram_eff=0.6262
bk0: 576a 1305248i bk1: 576a 1304666i bk2: 576a 1304605i bk3: 576a 1303779i bk4: 576a 1304964i bk5: 576a 1304453i bk6: 568a 1304958i bk7: 568a 1304248i bk8: 512a 1305150i bk9: 512a 1304639i bk10: 512a 1304914i bk11: 512a 1304573i bk12: 572a 1305128i bk13: 572a 1304570i bk14: 580a 1304955i bk15: 580a 1304712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337781
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295341 n_act=197 n_pre=181 n_req=4530 n_rd=8944 n_write=4653 bw_util=0.02077
n_activity=43397 dram_eff=0.6266
bk0: 576a 1305111i bk1: 576a 1304646i bk2: 576a 1304457i bk3: 576a 1303789i bk4: 576a 1305145i bk5: 576a 1304396i bk6: 568a 1304931i bk7: 568a 1304396i bk8: 512a 1305162i bk9: 512a 1304782i bk10: 512a 1304875i bk11: 512a 1304433i bk12: 572a 1305217i bk13: 572a 1304627i bk14: 580a 1305072i bk15: 580a 1304604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347313
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309316 n_nop=1295310 n_act=198 n_pre=182 n_req=4545 n_rd=8940 n_write=4686 bw_util=0.02081
n_activity=43377 dram_eff=0.6283
bk0: 576a 1305216i bk1: 576a 1304675i bk2: 576a 1304436i bk3: 576a 1303872i bk4: 576a 1304821i bk5: 576a 1304102i bk6: 568a 1305082i bk7: 568a 1304460i bk8: 512a 1305025i bk9: 512a 1304524i bk10: 512a 1305024i bk11: 512a 1304327i bk12: 572a 1305131i bk13: 572a 1304705i bk14: 580a 1305024i bk15: 576a 1304704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2445, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2541, Reservation_fails = 0
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2377, Reservation_fails = 0
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2590, Reservation_fails = 0
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2374, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2574, Reservation_fails = 0
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2450, Reservation_fails = 0
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2556, Reservation_fails = 0
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2426, Reservation_fails = 0
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2614, Reservation_fails = 0
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2441, Reservation_fails = 0
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2603, Reservation_fails = 0
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2470, Reservation_fails = 0
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2596, Reservation_fails = 0
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2460, Reservation_fails = 0
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2616, Reservation_fails = 0
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2437, Reservation_fails = 0
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2582, Reservation_fails = 1
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2414, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2564, Reservation_fails = 0
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2419, Reservation_fails = 0
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2601, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 55150
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 343
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.2193
	minimum = 6
	maximum = 779
Network latency average = 14.7677
	minimum = 6
	maximum = 761
Slowest packet = 79791
Flit latency average = 13.6359
	minimum = 6
	maximum = 759
Slowest flit = 174455
Fragmentation average = 0.0204264
	minimum = 0
	maximum = 708
Injected packet rate average = 0.00321179
	minimum = 0.00271654 (at node 27)
	maximum = 0.00371778 (at node 39)
Accepted packet rate average = 0.00321179
	minimum = 0.00271654 (at node 27)
	maximum = 0.00371778 (at node 39)
Injected flit rate average = 0.0068655
	minimum = 0.00409501 (at node 20)
	maximum = 0.0103825 (at node 43)
Accepted flit rate average= 0.0068655
	minimum = 0.00535578 (at node 34)
	maximum = 0.00849139 (at node 0)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2193 (1 samples)
	minimum = 6 (1 samples)
	maximum = 779 (1 samples)
Network latency average = 14.7677 (1 samples)
	minimum = 6 (1 samples)
	maximum = 761 (1 samples)
Flit latency average = 13.6359 (1 samples)
	minimum = 6 (1 samples)
	maximum = 759 (1 samples)
Fragmentation average = 0.0204264 (1 samples)
	minimum = 0 (1 samples)
	maximum = 708 (1 samples)
Injected packet rate average = 0.00321179 (1 samples)
	minimum = 0.00271654 (1 samples)
	maximum = 0.00371778 (1 samples)
Accepted packet rate average = 0.00321179 (1 samples)
	minimum = 0.00271654 (1 samples)
	maximum = 0.00371778 (1 samples)
Injected flit rate average = 0.0068655 (1 samples)
	minimum = 0.00409501 (1 samples)
	maximum = 0.0103825 (1 samples)
Accepted flit rate average = 0.0068655 (1 samples)
	minimum = 0.00535578 (1 samples)
	maximum = 0.00849139 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 53 sec (1793 sec)
gpgpu_simulation_rate = 57869 (inst/sec)
gpgpu_simulation_rate = 585 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4052 Tlb_hit: 1194 Tlb_miss: 2858 Tlb_hit_rate: 0.294669
Shader1: Tlb_access: 3868 Tlb_hit: 834 Tlb_miss: 3034 Tlb_hit_rate: 0.215615
Shader2: Tlb_access: 3824 Tlb_hit: 826 Tlb_miss: 2998 Tlb_hit_rate: 0.216004
Shader3: Tlb_access: 3968 Tlb_hit: 802 Tlb_miss: 3166 Tlb_hit_rate: 0.202117
Shader4: Tlb_access: 3980 Tlb_hit: 1034 Tlb_miss: 2946 Tlb_hit_rate: 0.259799
Shader5: Tlb_access: 3948 Tlb_hit: 974 Tlb_miss: 2974 Tlb_hit_rate: 0.246707
Shader6: Tlb_access: 4144 Tlb_hit: 1010 Tlb_miss: 3134 Tlb_hit_rate: 0.243726
Shader7: Tlb_access: 4108 Tlb_hit: 884 Tlb_miss: 3224 Tlb_hit_rate: 0.215190
Shader8: Tlb_access: 3940 Tlb_hit: 858 Tlb_miss: 3082 Tlb_hit_rate: 0.217766
Shader9: Tlb_access: 4084 Tlb_hit: 864 Tlb_miss: 3220 Tlb_hit_rate: 0.211557
Shader10: Tlb_access: 4036 Tlb_hit: 1204 Tlb_miss: 2832 Tlb_hit_rate: 0.298315
Shader11: Tlb_access: 4168 Tlb_hit: 800 Tlb_miss: 3368 Tlb_hit_rate: 0.191939
Shader12: Tlb_access: 3892 Tlb_hit: 808 Tlb_miss: 3084 Tlb_hit_rate: 0.207605
Shader13: Tlb_access: 4228 Tlb_hit: 1088 Tlb_miss: 3140 Tlb_hit_rate: 0.257332
Shader14: Tlb_access: 4044 Tlb_hit: 816 Tlb_miss: 3228 Tlb_hit_rate: 0.201780
Shader15: Tlb_access: 4176 Tlb_hit: 952 Tlb_miss: 3224 Tlb_hit_rate: 0.227969
Shader16: Tlb_access: 4060 Tlb_hit: 992 Tlb_miss: 3068 Tlb_hit_rate: 0.244335
Shader17: Tlb_access: 3856 Tlb_hit: 1020 Tlb_miss: 2836 Tlb_hit_rate: 0.264523
Shader18: Tlb_access: 3904 Tlb_hit: 968 Tlb_miss: 2936 Tlb_hit_rate: 0.247951
Shader19: Tlb_access: 3988 Tlb_hit: 762 Tlb_miss: 3226 Tlb_hit_rate: 0.191073
Shader20: Tlb_access: 3868 Tlb_hit: 1058 Tlb_miss: 2810 Tlb_hit_rate: 0.273526
Shader21: Tlb_access: 4468 Tlb_hit: 1336 Tlb_miss: 3132 Tlb_hit_rate: 0.299015
Shader22: Tlb_access: 4016 Tlb_hit: 840 Tlb_miss: 3176 Tlb_hit_rate: 0.209163
Shader23: Tlb_access: 4120 Tlb_hit: 980 Tlb_miss: 3140 Tlb_hit_rate: 0.237864
Shader24: Tlb_access: 4180 Tlb_hit: 1074 Tlb_miss: 3106 Tlb_hit_rate: 0.256938
Shader25: Tlb_access: 4020 Tlb_hit: 952 Tlb_miss: 3068 Tlb_hit_rate: 0.236816
Shader26: Tlb_access: 4060 Tlb_hit: 1150 Tlb_miss: 2910 Tlb_hit_rate: 0.283251
Shader27: Tlb_access: 3816 Tlb_hit: 664 Tlb_miss: 3152 Tlb_hit_rate: 0.174004
Tlb_tot_access: 112816 Tlb_tot_hit: 26744, Tlb_tot_miss: 86072, Tlb_tot_hit_rate: 0.237059
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 666 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader1: Tlb_validate: 688 Tlb_invalidate: 296 Tlb_evict: 0 Tlb_page_evict: 296
Shader2: Tlb_validate: 712 Tlb_invalidate: 298 Tlb_evict: 0 Tlb_page_evict: 298
Shader3: Tlb_validate: 684 Tlb_invalidate: 286 Tlb_evict: 0 Tlb_page_evict: 286
Shader4: Tlb_validate: 726 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader5: Tlb_validate: 684 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader6: Tlb_validate: 694 Tlb_invalidate: 300 Tlb_evict: 0 Tlb_page_evict: 300
Shader7: Tlb_validate: 716 Tlb_invalidate: 308 Tlb_evict: 0 Tlb_page_evict: 308
Shader8: Tlb_validate: 680 Tlb_invalidate: 294 Tlb_evict: 0 Tlb_page_evict: 294
Shader9: Tlb_validate: 698 Tlb_invalidate: 300 Tlb_evict: 0 Tlb_page_evict: 300
Shader10: Tlb_validate: 694 Tlb_invalidate: 300 Tlb_evict: 0 Tlb_page_evict: 300
Shader11: Tlb_validate: 712 Tlb_invalidate: 305 Tlb_evict: 0 Tlb_page_evict: 305
Shader12: Tlb_validate: 712 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader13: Tlb_validate: 628 Tlb_invalidate: 266 Tlb_evict: 0 Tlb_page_evict: 266
Shader14: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader15: Tlb_validate: 726 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader16: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader17: Tlb_validate: 740 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader18: Tlb_validate: 656 Tlb_invalidate: 277 Tlb_evict: 0 Tlb_page_evict: 277
Shader19: Tlb_validate: 684 Tlb_invalidate: 293 Tlb_evict: 0 Tlb_page_evict: 293
Shader20: Tlb_validate: 638 Tlb_invalidate: 272 Tlb_evict: 0 Tlb_page_evict: 272
Shader21: Tlb_validate: 656 Tlb_invalidate: 278 Tlb_evict: 0 Tlb_page_evict: 278
Shader22: Tlb_validate: 726 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader23: Tlb_validate: 670 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader24: Tlb_validate: 698 Tlb_invalidate: 296 Tlb_evict: 0 Tlb_page_evict: 296
Shader25: Tlb_validate: 656 Tlb_invalidate: 277 Tlb_evict: 0 Tlb_page_evict: 277
Shader26: Tlb_validate: 564 Tlb_invalidate: 243 Tlb_evict: 0 Tlb_page_evict: 243
Shader27: Tlb_validate: 684 Tlb_invalidate: 294 Tlb_evict: 0 Tlb_page_evict: 294
Tlb_tot_valiate: 19272 Tlb_invalidate: 8233, Tlb_tot_evict: 0, Tlb_tot_evict page: 8233
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2858 Page_hit: 958 Page_miss: 1900 Page_hit_rate: 0.335199 Page_fault: 0 Page_pending: 1899
Shader1: Page_table_access:3034 Page_hit: 1050 Page_miss: 1984 Page_hit_rate: 0.346078 Page_fault: 7 Page_pending: 1977
Shader2: Page_table_access:2998 Page_hit: 1118 Page_miss: 1880 Page_hit_rate: 0.372915 Page_fault: 7 Page_pending: 1873
Shader3: Page_table_access:3166 Page_hit: 1178 Page_miss: 1988 Page_hit_rate: 0.372078 Page_fault: 7 Page_pending: 1981
Shader4: Page_table_access:2946 Page_hit: 1022 Page_miss: 1924 Page_hit_rate: 0.346911 Page_fault: 21 Page_pending: 1904
Shader5: Page_table_access:2974 Page_hit: 1014 Page_miss: 1960 Page_hit_rate: 0.340955 Page_fault: 6 Page_pending: 1954
Shader6: Page_table_access:3134 Page_hit: 1050 Page_miss: 2084 Page_hit_rate: 0.335035 Page_fault: 6 Page_pending: 2078
Shader7: Page_table_access:3224 Page_hit: 1148 Page_miss: 2076 Page_hit_rate: 0.356079 Page_fault: 2 Page_pending: 2073
Shader8: Page_table_access:3082 Page_hit: 974 Page_miss: 2108 Page_hit_rate: 0.316029 Page_fault: 0 Page_pending: 2108
Shader9: Page_table_access:3220 Page_hit: 1200 Page_miss: 2020 Page_hit_rate: 0.372671 Page_fault: 4 Page_pending: 2016
Shader10: Page_table_access:2832 Page_hit: 936 Page_miss: 1896 Page_hit_rate: 0.330508 Page_fault: 0 Page_pending: 1896
Shader11: Page_table_access:3368 Page_hit: 1252 Page_miss: 2116 Page_hit_rate: 0.371734 Page_fault: 6 Page_pending: 2110
Shader12: Page_table_access:3084 Page_hit: 1084 Page_miss: 2000 Page_hit_rate: 0.351492 Page_fault: 0 Page_pending: 2000
Shader13: Page_table_access:3140 Page_hit: 1176 Page_miss: 1964 Page_hit_rate: 0.374522 Page_fault: 6 Page_pending: 1958
Shader14: Page_table_access:3228 Page_hit: 1116 Page_miss: 2112 Page_hit_rate: 0.345725 Page_fault: 19 Page_pending: 2093
Shader15: Page_table_access:3224 Page_hit: 1248 Page_miss: 1976 Page_hit_rate: 0.387097 Page_fault: 0 Page_pending: 1975
Shader16: Page_table_access:3068 Page_hit: 1000 Page_miss: 2068 Page_hit_rate: 0.325945 Page_fault: 6 Page_pending: 2062
Shader17: Page_table_access:2836 Page_hit: 1056 Page_miss: 1780 Page_hit_rate: 0.372355 Page_fault: 0 Page_pending: 1780
Shader18: Page_table_access:2936 Page_hit: 856 Page_miss: 2080 Page_hit_rate: 0.291553 Page_fault: 0 Page_pending: 2080
Shader19: Page_table_access:3226 Page_hit: 1102 Page_miss: 2124 Page_hit_rate: 0.341599 Page_fault: 1 Page_pending: 2124
Shader20: Page_table_access:2811 Page_hit: 850 Page_miss: 1961 Page_hit_rate: 0.302383 Page_fault: 16 Page_pending: 1944
Shader21: Page_table_access:3132 Page_hit: 1076 Page_miss: 2056 Page_hit_rate: 0.343550 Page_fault: 6 Page_pending: 2050
Shader22: Page_table_access:3176 Page_hit: 1172 Page_miss: 2004 Page_hit_rate: 0.369018 Page_fault: 8 Page_pending: 1996
Shader23: Page_table_access:3140 Page_hit: 1160 Page_miss: 1980 Page_hit_rate: 0.369427 Page_fault: 6 Page_pending: 1974
Shader24: Page_table_access:3106 Page_hit: 1118 Page_miss: 1988 Page_hit_rate: 0.359948 Page_fault: 7 Page_pending: 1981
Shader25: Page_table_access:3068 Page_hit: 1000 Page_miss: 2068 Page_hit_rate: 0.325945 Page_fault: 1 Page_pending: 2068
Shader26: Page_table_access:2910 Page_hit: 806 Page_miss: 2104 Page_hit_rate: 0.276976 Page_fault: 0 Page_pending: 2104
Shader27: Page_table_access:3152 Page_hit: 1084 Page_miss: 2068 Page_hit_rate: 0.343909 Page_fault: 0 Page_pending: 2068
Page_talbe_tot_access: 86073 Page_tot_hit: 29804, Page_tot_miss 56269, Page_tot_hit_rate: 0.346264 Page_tot_fault: 142 Page_tot_pending: 56126
Total_memory_access_page_fault: 14, Average_latency 328812.437500
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 30 Page_evict_not_diry: 74
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.400380
[0-25]: 0.522259, [26-50]: 0.025694, [51-75]: 0.452047, [76-100]: 0.000000
Pcie_write_utilization: 0.135625
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   927277 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(476.115448)
F:   223850----T:   230715 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 804bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 804cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   279865 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   279865----T:   288105 	 St: 803cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   288105----T:   290905 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   290905----T:   306131 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306131----T:   308736 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308736----T:   324431 	 St: 804dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   329273----T:   331878 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   331878----T:   347573 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   348376----T:   351176 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   351176----T:   381429 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   381429----T:   384034 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384034----T:   414757 	 St: 804fc000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   419977----T:   422777 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   422777----T:   453030 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   461624----T:   464424 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   464424----T:   524789 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   524789----T:   527394 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527394----T:   588230 	 St: 8053c000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   593532----T:   596137 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   596137----T:   598742 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   598742----T:   601347 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   601347----T:   603952 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   603952----T:   606557 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   606557----T:   609162 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   609162----T:   611767 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611767----T:   614372 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   614372----T:   616977 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616977----T:   619582 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   619582----T:   622187 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   622187----T:   624792 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   624792----T:   627397 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   627397----T:   630002 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   630002----T:   632607 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   632607----T:   635212 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   635212----T:   637817 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   637817----T:   640422 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   640422----T:   643027 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   643027----T:   645632 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645632----T:   648237 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   648237----T:   650842 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   650842----T:   653447 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   653447----T:   656052 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   656052----T:   658657 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658657----T:   661262 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   661262----T:   663867 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   663867----T:   666472 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   666472----T:   669077 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   669077----T:   671682 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   671682----T:   674287 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   674287----T:   676892 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676892----T:   679497 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   679497----T:   682102 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   682102----T:   684707 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684707----T:   687312 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   687312----T:   689917 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689917----T:   692522 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   692522----T:   695127 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   695127----T:   697732 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697732----T:   700337 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   700337----T:   702942 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702942----T:   705547 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   705547----T:   708152 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   708152----T:   710757 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710757----T:   713362 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   713362----T:   715967 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715967----T:   718572 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   716311----T:   718916 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   718572----T:   721177 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718916----T:   721521 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   721177----T:   723782 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   721521----T:   724126 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   723782----T:   726387 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   724126----T:   726731 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   726387----T:   728992 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   726731----T:   729336 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   728992----T:   731597 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   729336----T:   731941 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   731597----T:   734202 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731941----T:   734546 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   734202----T:   736807 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   734546----T:   737151 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   736807----T:   739412 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   737151----T:   739756 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   739412----T:   742017 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   739756----T:   742361 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   742017----T:   744622 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   742361----T:   744966 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   744622----T:   747227 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744966----T:   747571 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   747227----T:   749832 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   747574----T:   750179 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   749832----T:   752437 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   750179----T:   752784 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   752437----T:   755042 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   752784----T:   755389 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   755042----T:   757647 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   755389----T:   757994 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   757647----T:   760252 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   760252----T:   762857 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762857----T:   765462 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   765462----T:   768067 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   768067----T:   770672 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770672----T:   773277 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   773277----T:   775882 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775882----T:   778487 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   778487----T:   781092 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   781092----T:   783697 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783697----T:   786302 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   786302----T:   788907 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788907----T:   791512 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791512----T:   794117 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   794117----T:   796722 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   794458----T:   797063 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   796722----T:   799327 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   797063----T:   799668 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   799327----T:   801932 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   801932----T:   804537 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   804537----T:   807142 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   807142----T:   809747 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809747----T:   812352 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   810066----T:   812671 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   812352----T:   814957 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   812671----T:   815276 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   814957----T:   817562 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   815276----T:   817881 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   817562----T:   820167 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817881----T:   820486 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   820167----T:   822772 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   820486----T:   823091 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   822772----T:   825377 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   823091----T:   825696 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   825377----T:   827982 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   825727----T:   828332 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   827982----T:   830587 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   828332----T:   830937 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   830587----T:   833192 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830937----T:   833542 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   833192----T:   835797 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   833542----T:   836147 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   835797----T:   838402 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   836147----T:   838752 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   838402----T:   841007 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   838752----T:   841357 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   841007----T:   843612 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843612----T:   846217 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   846217----T:   848822 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848822----T:   851427 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   851427----T:   854032 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   854032----T:   856637 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   856637----T:   859242 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   859242----T:   861847 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861847----T:   864452 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   864452----T:   867057 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   867057----T:   869662 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   869662----T:   872267 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   872267----T:   874872 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874872----T:   877477 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   877477----T:   880082 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   880082----T:   882687 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   882687----T:   885292 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   885292----T:   887897 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887897----T:   890502 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   890502----T:   893107 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   893107----T:   895712 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   895712----T:   898317 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   898317----T:   900922 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900922----T:   903527 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   903527----T:   906132 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   906132----T:   908737 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908737----T:   911342 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   911342----T:   913947 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913947----T:   916552 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   916552----T:   919157 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   919157----T:   921762 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921762----T:   924367 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   924367----T:   926972 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   927277----T:   929882 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   927277----T:   935517 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   938122----T:   940727 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   938122----T:   946362 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   948967----T:   951572 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   948967----T:   964662 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   967267----T:   969872 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   967267----T:   997990 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1000595----T:  1003200 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1000595----T:  1047313 	 St: 0 Sz: 397312 	 Sm: 0 	 T: device_sync(31.544903)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 705127(cycle), 476.115448(us)
Tot_kernel_exec_time_and_fault_time: 10168717(cycle), 6866.115234(us)
Tot_memcpy_h2d_time: 678361(cycle), 458.042542(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 678361(cycle), 458.042542(us)
Tot_devicesync_time: 122641(cycle), 82.809586(us)
Tot_writeback_time: 78150(cycle), 52.768398(us)
Tot_memcpy_d2h_sync_wb_time: 200791(cycle), 135.577988(us)
GPGPU-Sim: *** exit detected ***
