Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 12:23:48 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.280        0.000                      0                 1130        0.097        0.000                      0                 1130        4.500        0.000                       0                   446  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.280        0.000                      0                 1130        0.097        0.000                      0                 1130        4.500        0.000                       0                   446  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 2.982ns (32.691%)  route 6.140ns (67.309%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.782     6.370    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  sm/D_registers_d_reg[5]_i_45/O
                         net (fo=2, routed)           0.560     7.054    sm/D_registers_d_reg[5]_i_45_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  sm/ram_reg_i_148/O
                         net (fo=2, routed)           0.770     7.948    sm/ram_reg_i_148_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.000     8.072    sm/i__carry_i_27_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.284 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.578     8.862    sm/i__carry_i_20_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.299     9.161 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.457     9.618    sm/M_sm_bsel[0]
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.742 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          1.066    10.808    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.932 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    10.932    alum/ram_reg_i_93_0[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.330 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.330    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.444    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.558    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.780 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.770    12.550    alum/p_0_in
    SLICE_X49Y71         LUT3 (Prop_lut3_I0_O)        0.299    12.849 f  alum/ram_reg_i_54/O
                         net (fo=1, routed)           0.264    13.113    sm/ram_reg_8
    SLICE_X49Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.237 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.459    13.696    display/ram_reg
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.124    13.820 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.434    14.254    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 2.493ns (27.527%)  route 6.563ns (72.473%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.782     6.370    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  sm/D_registers_d_reg[5]_i_45/O
                         net (fo=2, routed)           0.560     7.054    sm/D_registers_d_reg[5]_i_45_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  sm/ram_reg_i_148/O
                         net (fo=2, routed)           0.770     7.948    sm/ram_reg_i_148_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.000     8.072    sm/i__carry_i_27_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.284 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.578     8.862    sm/i__carry_i_20_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.299     9.161 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.457     9.618    sm/M_sm_bsel[0]
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.742 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          1.066    10.808    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.932 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    10.932    alum/ram_reg_i_93_0[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.284 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.585    11.868    alum/data1[3]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.306    12.174 f  alum/ram_reg_i_85/O
                         net (fo=1, routed)           0.501    12.675    sm/D_registers_q_reg[7][3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.799 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.546    13.345    sm/ram_reg_i_37
    SLICE_X48Y70         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  sm/ram_reg_i_10/O
                         net (fo=1, routed)           0.719    14.188    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.468    14.873    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.529    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 2.744ns (30.338%)  route 6.301ns (69.662%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.782     6.370    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  sm/D_registers_d_reg[5]_i_45/O
                         net (fo=2, routed)           0.560     7.054    sm/D_registers_d_reg[5]_i_45_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  sm/ram_reg_i_148/O
                         net (fo=2, routed)           0.770     7.948    sm/ram_reg_i_148_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.000     8.072    sm/i__carry_i_27_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.284 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.578     8.862    sm/i__carry_i_20_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.299     9.161 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.457     9.618    sm/M_sm_bsel[0]
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.742 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          1.066    10.808    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.932 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    10.932    alum/ram_reg_i_93_0[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.330 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.330    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.444    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.666 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.760    12.426    L_reg/data1[3]
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.299    12.725 f  L_reg/ram_reg_i_28/O
                         net (fo=3, routed)           0.599    13.323    L_reg/out_sig0_carry__1_2
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.447 r  L_reg/ram_reg_i_5/O
                         net (fo=1, routed)           0.729    14.177    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.468    14.873    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.529    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 2.582ns (27.303%)  route 6.875ns (72.697%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.540     5.124    display/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.580 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          1.198     6.778    sm/M_brams_ro
    SLICE_X42Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.902 r  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.528     7.430    sm/ram_reg_i_185_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.554 r  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.497     8.051    sm/ram_reg_i_160_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  sm/ram_reg_i_124/O
                         net (fo=26, routed)          0.891     9.066    L_reg/M_sm_ra1[0]
    SLICE_X42Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.190 f  L_reg/ram_reg_i_86/O
                         net (fo=1, routed)           0.466     9.656    L_reg/ram_reg_i_86_n_0
    SLICE_X42Y66         LUT3 (Prop_lut3_I0_O)        0.124     9.780 r  L_reg/ram_reg_i_39/O
                         net (fo=18, routed)          0.882    10.662    L_reg/DI[2]
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.786 r  L_reg/D_states_q[5]_i_22/O
                         net (fo=1, routed)           0.000    10.786    L_reg/D_states_q[5]_i_22_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.299 r  L_reg/D_states_q_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.299    L_reg/D_states_q_reg[5]_i_17_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.553 f  L_reg/D_states_q_reg[5]_i_15/CO[0]
                         net (fo=3, routed)           0.632    12.185    sm/CO[0]
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.367    12.552 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.444    12.996    sm/D_states_q[2]_i_8_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.120 r  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.644    13.764    sm/D_states_q[2]_i_2_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.888 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.692    14.581    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X44Y71         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.426    14.830    sm/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X44Y71         FDRE (Setup_fdre_C_D)       -0.067    14.986    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 2.746ns (30.547%)  route 6.243ns (69.453%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.782     6.370    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  sm/D_registers_d_reg[5]_i_45/O
                         net (fo=2, routed)           0.560     7.054    sm/D_registers_d_reg[5]_i_45_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  sm/ram_reg_i_148/O
                         net (fo=2, routed)           0.770     7.948    sm/ram_reg_i_148_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.000     8.072    sm/i__carry_i_27_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.284 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.578     8.862    sm/i__carry_i_20_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.299     9.161 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.457     9.618    sm/M_sm_bsel[0]
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.742 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          1.066    10.808    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.932 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    10.932    alum/ram_reg_i_93_0[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.330 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.330    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.664 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.616    12.280    L_reg/data1[2]
    SLICE_X46Y69         LUT6 (Prop_lut6_I3_O)        0.303    12.583 f  L_reg/ram_reg_i_34/O
                         net (fo=3, routed)           0.826    13.409    L_reg/out_sig0_carry__0_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.533 r  L_reg/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.589    14.122    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 2.860ns (31.825%)  route 6.127ns (68.175%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.782     6.370    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  sm/D_registers_d_reg[5]_i_45/O
                         net (fo=2, routed)           0.560     7.054    sm/D_registers_d_reg[5]_i_45_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  sm/ram_reg_i_148/O
                         net (fo=2, routed)           0.770     7.948    sm/ram_reg_i_148_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.000     8.072    sm/i__carry_i_27_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.284 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.578     8.862    sm/i__carry_i_20_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.299     9.161 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.457     9.618    sm/M_sm_bsel[0]
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.742 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          1.066    10.808    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.932 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    10.932    alum/ram_reg_i_93_0[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.330 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.330    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.444    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.778 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.499    12.276    L_reg/data1[4]
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.303    12.579 f  L_reg/ram_reg_i_26/O
                         net (fo=3, routed)           0.678    13.257    L_reg/out_sig0_carry__1_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  L_reg/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.737    14.119    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 2.860ns (31.888%)  route 6.109ns (68.112%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.782     6.370    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  sm/D_registers_d_reg[5]_i_45/O
                         net (fo=2, routed)           0.560     7.054    sm/D_registers_d_reg[5]_i_45_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  sm/ram_reg_i_148/O
                         net (fo=2, routed)           0.770     7.948    sm/ram_reg_i_148_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.000     8.072    sm/i__carry_i_27_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.284 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.578     8.862    sm/i__carry_i_20_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.299     9.161 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.457     9.618    sm/M_sm_bsel[0]
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.742 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          1.066    10.808    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.932 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    10.932    alum/ram_reg_i_93_0[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.330 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.330    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.444    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.778 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.499    12.276    L_reg/data1[4]
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.303    12.579 f  L_reg/ram_reg_i_26/O
                         net (fo=3, routed)           0.681    13.260    L_reg/out_sig0_carry__1_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.384 r  L_reg/ram_reg_i_4/O
                         net (fo=1, routed)           0.717    14.101    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.468    14.873    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.529    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 2.982ns (33.260%)  route 5.984ns (66.740%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.782     6.370    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  sm/D_registers_d_reg[5]_i_45/O
                         net (fo=2, routed)           0.560     7.054    sm/D_registers_d_reg[5]_i_45_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  sm/ram_reg_i_148/O
                         net (fo=2, routed)           0.770     7.948    sm/ram_reg_i_148_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.000     8.072    sm/i__carry_i_27_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.284 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.578     8.862    sm/i__carry_i_20_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.299     9.161 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.457     9.618    sm/M_sm_bsel[0]
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.742 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          1.066    10.808    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.932 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    10.932    alum/ram_reg_i_93_0[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.330 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.330    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.444    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.558    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.780 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.770    12.550    alum/p_0_in
    SLICE_X49Y71         LUT3 (Prop_lut3_I0_O)        0.299    12.849 f  alum/ram_reg_i_54/O
                         net (fo=1, routed)           0.264    13.113    sm/ram_reg_8
    SLICE_X49Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.237 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.161    13.398    sm/ram_reg_i_19
    SLICE_X49Y71         LUT5 (Prop_lut5_I4_O)        0.124    13.522 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.576    14.098    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.468    14.873    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.529    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.098    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 2.746ns (30.647%)  route 6.214ns (69.353%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.782     6.370    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  sm/D_registers_d_reg[5]_i_45/O
                         net (fo=2, routed)           0.560     7.054    sm/D_registers_d_reg[5]_i_45_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  sm/ram_reg_i_148/O
                         net (fo=2, routed)           0.770     7.948    sm/ram_reg_i_148_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.000     8.072    sm/i__carry_i_27_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.284 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.578     8.862    sm/i__carry_i_20_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.299     9.161 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.457     9.618    sm/M_sm_bsel[0]
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.742 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          1.066    10.808    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.932 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    10.932    alum/ram_reg_i_93_0[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.330 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.330    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.664 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.616    12.280    L_reg/data1[2]
    SLICE_X46Y69         LUT6 (Prop_lut6_I3_O)        0.303    12.583 f  L_reg/ram_reg_i_34/O
                         net (fo=3, routed)           0.656    13.239    L_reg/out_sig0_carry__0_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.363 r  L_reg/ram_reg_i_8/O
                         net (fo=1, routed)           0.729    14.092    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.468    14.873    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.529    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 2.493ns (27.980%)  route 6.417ns (72.020%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.782     6.370    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  sm/D_registers_d_reg[5]_i_45/O
                         net (fo=2, routed)           0.560     7.054    sm/D_registers_d_reg[5]_i_45_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  sm/ram_reg_i_148/O
                         net (fo=2, routed)           0.770     7.948    sm/ram_reg_i_148_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.000     8.072    sm/i__carry_i_27_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.284 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.578     8.862    sm/i__carry_i_20_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.299     9.161 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.457     9.618    sm/M_sm_bsel[0]
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.742 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          1.066    10.808    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.932 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    10.932    alum/ram_reg_i_93_0[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.284 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.585    11.868    alum/data1[3]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.306    12.174 f  alum/ram_reg_i_85/O
                         net (fo=1, routed)           0.501    12.675    sm/D_registers_q_reg[7][3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.799 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.543    13.342    display/ram_reg_7
    SLICE_X48Y70         LUT5 (Prop_lut5_I3_O)        0.124    13.466 r  display/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.576    14.042    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.567     1.511    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.010 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.010    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_7
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.835     2.025    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.567     1.511    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.770    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  bseg_driver/ctr/D_ctr_q_reg[16]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.984    bseg_driver/ctr/D_ctr_q_reg[16]_i_1__7_n_7
    SLICE_X49Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.834     2.024    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.567     1.511    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.023 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.023    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_5
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.835     2.025    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.231ns (50.028%)  route 0.231ns (49.972%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X37Y66         FDRE                                         r  display/D_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_sclk_counter_q_reg[3]/Q
                         net (fo=6, routed)           0.103     1.744    display/D_sclk_counter_q_reg[3]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  display/D_latch_blank_q[0]_i_3/O
                         net (fo=7, routed)           0.128     1.917    display/D_latch_blank_q[0]_i_3_n_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.962 r  display/D_sclk_counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.962    display/D_sclk_counter_d[6]
    SLICE_X35Y66         FDRE                                         r  display/D_sclk_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.822     2.011    display/clk_IBUF_BUFG
    SLICE_X35Y66         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
                         clock pessimism             -0.251     1.761    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.091     1.852    display/D_sclk_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.134     1.782    aseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.943    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.997    aseg_driver/ctr/D_ctr_q_reg[16]_i_1__6_n_7
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.832     2.021    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.587     1.531    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.737    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.855     2.044    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.075     1.606    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.567     1.511    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.046 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.046    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_6
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.835     2.025    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.567     1.511    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.048 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     2.048    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_4
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.835     2.025    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.567     1.511    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.997    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.050 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[16]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.050    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[16]_i_1__5_n_7
    SLICE_X52Y51         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.835     2.025    forLoop_idx_0_1166701129[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1166701129[3].cond_butt_dirs/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.567     1.511    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.770    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  bseg_driver/ctr/D_ctr_q_reg[16]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     2.020    bseg_driver/ctr/D_ctr_q_reg[16]_i_1__7_n_6
    SLICE_X49Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.834     2.024    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y60   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y60   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y60   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y60   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y50   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y52   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y50   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y50   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y60   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y50   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y50   D_gamecounter_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.082ns  (logic 11.183ns (31.877%)  route 23.899ns (68.123%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  L_reg/D_registers_q_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[5][10]/Q
                         net (fo=15, routed)          1.968     7.550    L_reg/M_reg_bn[10]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.152     7.702 f  L_reg/L_5a81901b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.858     8.560    L_reg/L_5a81901b_remainder0__0_carry_i_19_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.886 r  L_reg/L_5a81901b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799     9.685    L_reg/L_5a81901b_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.809 f  L_reg/L_5a81901b_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.670    10.479    L_reg/L_5a81901b_remainder0__0_carry_i_14_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.629 r  L_reg/L_5a81901b_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.972    11.601    L_reg/L_5a81901b_remainder0__0_carry_i_12_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.354    11.955 r  L_reg/L_5a81901b_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.669    12.625    L_reg/L_5a81901b_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.326    12.951 r  L_reg/L_5a81901b_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.951    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.331    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.448 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.448    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.687 f  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.848    14.535    L_reg/L_5a81901b_remainder0[10]
    SLICE_X39Y53         LUT5 (Prop_lut5_I1_O)        0.301    14.836 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.012    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    16.000 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.143    17.144    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.326    17.470 r  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.137    18.607    L_reg/i__carry_i_17__0_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.731 r  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.852    19.583    L_reg/i__carry_i_11__0_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.149    19.732 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           1.014    20.746    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332    21.078 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.591 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.906 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.907    22.813    L_reg/i__carry__0_i_14[3]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.307    23.120 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           1.198    24.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.442 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.879    25.321    L_reg/i__carry_i_18__0_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.445 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.682    26.127    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.152    26.279 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.806    27.085    L_reg/i__carry_i_9__0_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.348    27.433 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.680    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[2]
    SLICE_X37Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.613    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.835 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.695    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.299    29.994 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    30.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124    30.562 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.965    31.527    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    31.651 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.800    32.451    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    32.575 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.982    33.557    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I2_O)        0.152    33.709 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.750    36.460    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    40.208 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.208    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.003ns  (logic 11.162ns (31.888%)  route 23.841ns (68.112%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  L_reg/D_registers_q_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[5][10]/Q
                         net (fo=15, routed)          1.968     7.550    L_reg/M_reg_bn[10]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.152     7.702 f  L_reg/L_5a81901b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.858     8.560    L_reg/L_5a81901b_remainder0__0_carry_i_19_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.886 r  L_reg/L_5a81901b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799     9.685    L_reg/L_5a81901b_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.809 f  L_reg/L_5a81901b_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.670    10.479    L_reg/L_5a81901b_remainder0__0_carry_i_14_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.629 r  L_reg/L_5a81901b_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.972    11.601    L_reg/L_5a81901b_remainder0__0_carry_i_12_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.354    11.955 r  L_reg/L_5a81901b_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.669    12.625    L_reg/L_5a81901b_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.326    12.951 r  L_reg/L_5a81901b_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.951    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.331    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.448 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.448    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.687 f  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.848    14.535    L_reg/L_5a81901b_remainder0[10]
    SLICE_X39Y53         LUT5 (Prop_lut5_I1_O)        0.301    14.836 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.012    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    16.000 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.143    17.144    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.326    17.470 r  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.137    18.607    L_reg/i__carry_i_17__0_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.731 r  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.852    19.583    L_reg/i__carry_i_11__0_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.149    19.732 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           1.014    20.746    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332    21.078 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.591 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.906 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.907    22.813    L_reg/i__carry__0_i_14[3]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.307    23.120 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           1.198    24.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.442 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.879    25.321    L_reg/i__carry_i_18__0_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.445 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.682    26.127    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.152    26.279 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.806    27.085    L_reg/i__carry_i_9__0_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.348    27.433 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.680    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[2]
    SLICE_X37Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.613    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.835 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.695    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.299    29.994 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    30.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124    30.562 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.967    31.528    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124    31.652 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.660    32.312    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.436 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.049    33.485    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.146    33.631 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.766    36.396    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.733    40.129 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.129    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.864ns  (logic 11.137ns (31.945%)  route 23.726ns (68.055%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  L_reg/D_registers_q_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[5][10]/Q
                         net (fo=15, routed)          1.968     7.550    L_reg/M_reg_bn[10]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.152     7.702 f  L_reg/L_5a81901b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.858     8.560    L_reg/L_5a81901b_remainder0__0_carry_i_19_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.886 r  L_reg/L_5a81901b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799     9.685    L_reg/L_5a81901b_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.809 f  L_reg/L_5a81901b_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.670    10.479    L_reg/L_5a81901b_remainder0__0_carry_i_14_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.629 r  L_reg/L_5a81901b_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.972    11.601    L_reg/L_5a81901b_remainder0__0_carry_i_12_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.354    11.955 r  L_reg/L_5a81901b_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.669    12.625    L_reg/L_5a81901b_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.326    12.951 r  L_reg/L_5a81901b_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.951    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.331    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.448 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.448    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.687 f  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.848    14.535    L_reg/L_5a81901b_remainder0[10]
    SLICE_X39Y53         LUT5 (Prop_lut5_I1_O)        0.301    14.836 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.012    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    16.000 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.143    17.144    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.326    17.470 r  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.137    18.607    L_reg/i__carry_i_17__0_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.731 r  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.852    19.583    L_reg/i__carry_i_11__0_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.149    19.732 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           1.014    20.746    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332    21.078 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.591 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.906 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.907    22.813    L_reg/i__carry__0_i_14[3]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.307    23.120 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           1.198    24.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.442 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.879    25.321    L_reg/i__carry_i_18__0_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.445 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.682    26.127    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.152    26.279 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.806    27.085    L_reg/i__carry_i_9__0_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.348    27.433 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.680    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[2]
    SLICE_X37Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.613    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.835 f  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.695    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.299    29.994 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    30.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124    30.562 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.967    31.528    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124    31.652 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.660    32.312    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.436 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.167    33.603    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.153    33.756 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.532    36.288    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.701    39.990 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.990    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.760ns  (logic 10.924ns (31.426%)  route 23.837ns (68.574%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  L_reg/D_registers_q_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[5][10]/Q
                         net (fo=15, routed)          1.968     7.550    L_reg/M_reg_bn[10]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.152     7.702 f  L_reg/L_5a81901b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.858     8.560    L_reg/L_5a81901b_remainder0__0_carry_i_19_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.886 r  L_reg/L_5a81901b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799     9.685    L_reg/L_5a81901b_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.809 f  L_reg/L_5a81901b_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.670    10.479    L_reg/L_5a81901b_remainder0__0_carry_i_14_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.629 r  L_reg/L_5a81901b_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.972    11.601    L_reg/L_5a81901b_remainder0__0_carry_i_12_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.354    11.955 r  L_reg/L_5a81901b_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.669    12.625    L_reg/L_5a81901b_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.326    12.951 r  L_reg/L_5a81901b_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.951    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.331    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.448 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.448    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.687 f  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.848    14.535    L_reg/L_5a81901b_remainder0[10]
    SLICE_X39Y53         LUT5 (Prop_lut5_I1_O)        0.301    14.836 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.012    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    16.000 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.143    17.144    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.326    17.470 r  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.137    18.607    L_reg/i__carry_i_17__0_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.731 r  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.852    19.583    L_reg/i__carry_i_11__0_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.149    19.732 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           1.014    20.746    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332    21.078 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.591 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.906 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.907    22.813    L_reg/i__carry__0_i_14[3]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.307    23.120 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           1.198    24.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.442 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.879    25.321    L_reg/i__carry_i_18__0_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.445 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.682    26.127    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.152    26.279 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.806    27.085    L_reg/i__carry_i_9__0_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.348    27.433 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.680    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[2]
    SLICE_X37Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.613    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.835 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.695    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.299    29.994 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    30.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124    30.562 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.967    31.528    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124    31.652 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.660    32.312    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.436 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.814    33.250    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.374 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.996    36.370    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.886 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.886    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.758ns  (logic 11.354ns (32.665%)  route 23.404ns (67.335%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=1 LUT4=9 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X40Y68         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=15, routed)          1.879     7.462    L_reg/M_reg_targetpixel[5]
    SLICE_X45Y47         LUT4 (Prop_lut4_I3_O)        0.150     7.612 f  L_reg/L_5a81901b_remainder0__0_carry_i_23__0/O
                         net (fo=1, routed)           0.817     8.429    L_reg/L_5a81901b_remainder0__0_carry_i_23__0_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.326     8.755 r  L_reg/L_5a81901b_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.796     9.552    L_reg/L_5a81901b_remainder0__0_carry_i_15__0_n_0
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.676 f  L_reg/L_5a81901b_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.446    10.122    L_reg/L_5a81901b_remainder0__0_carry_i_21__0_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.246 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.692    10.938    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.150    11.088 r  L_reg/L_5a81901b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.978    12.066    L_reg/L_5a81901b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.328    12.394 r  L_reg/L_5a81901b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 f  timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.675    13.955    L_reg/L_5a81901b_remainder0_1[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I1_O)        0.299    14.254 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.490    15.744    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X46Y44         LUT4 (Prop_lut4_I0_O)        0.152    15.896 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.809    16.705    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.348    17.053 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.043    18.096    L_reg/i__carry_i_18__3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.152    18.248 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.965    19.213    L_reg/i__carry_i_12__1_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.350    19.563 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.626    20.190    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.328    20.518 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.560    21.078    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124    21.202 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    21.202    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.600 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.600    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.913 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.961    22.873    L_reg/i__carry__0_i_10__3[3]
    SLICE_X39Y44         LUT5 (Prop_lut5_I1_O)        0.306    23.179 f  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.006    24.186    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           0.820    25.130    L_reg/D_registers_q_reg[4][4]_0
    SLICE_X37Y43         LUT4 (Prop_lut4_I1_O)        0.124    25.254 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.415    25.669    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    25.793 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.968    26.761    L_reg/i__carry_i_12__3_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I0_O)        0.124    26.885 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.885    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.418 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.418    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.535    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.850 f  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.476    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.307    28.783 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.046    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124    29.170 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.978    30.147    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    30.271 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.949    31.220    L_reg/timerseg_OBUF[1]_inst_i_1_3
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124    31.344 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.785    32.129    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.153    32.282 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.855    36.138    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    39.885 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.885    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.713ns  (logic 10.929ns (31.483%)  route 23.784ns (68.517%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  L_reg/D_registers_q_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[5][10]/Q
                         net (fo=15, routed)          1.968     7.550    L_reg/M_reg_bn[10]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.152     7.702 f  L_reg/L_5a81901b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.858     8.560    L_reg/L_5a81901b_remainder0__0_carry_i_19_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.886 r  L_reg/L_5a81901b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799     9.685    L_reg/L_5a81901b_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.809 f  L_reg/L_5a81901b_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.670    10.479    L_reg/L_5a81901b_remainder0__0_carry_i_14_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.629 r  L_reg/L_5a81901b_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.972    11.601    L_reg/L_5a81901b_remainder0__0_carry_i_12_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.354    11.955 r  L_reg/L_5a81901b_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.669    12.625    L_reg/L_5a81901b_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.326    12.951 r  L_reg/L_5a81901b_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.951    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.331    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.448 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.448    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.687 f  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.848    14.535    L_reg/L_5a81901b_remainder0[10]
    SLICE_X39Y53         LUT5 (Prop_lut5_I1_O)        0.301    14.836 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.012    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    16.000 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.143    17.144    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.326    17.470 r  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.137    18.607    L_reg/i__carry_i_17__0_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.731 r  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.852    19.583    L_reg/i__carry_i_11__0_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.149    19.732 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           1.014    20.746    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332    21.078 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.591 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.906 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.907    22.813    L_reg/i__carry__0_i_14[3]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.307    23.120 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           1.198    24.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.442 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.879    25.321    L_reg/i__carry_i_18__0_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.445 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.682    26.127    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.152    26.279 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.806    27.085    L_reg/i__carry_i_9__0_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.348    27.433 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.680    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[2]
    SLICE_X37Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.613    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.835 f  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.695    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.299    29.994 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    30.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124    30.562 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.967    31.528    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124    31.652 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.660    32.312    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.436 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.049    33.485    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I2_O)        0.124    33.609 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.709    36.317    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    39.839 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.839    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.691ns  (logic 10.914ns (31.459%)  route 23.778ns (68.541%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  L_reg/D_registers_q_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[5][10]/Q
                         net (fo=15, routed)          1.968     7.550    L_reg/M_reg_bn[10]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.152     7.702 f  L_reg/L_5a81901b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.858     8.560    L_reg/L_5a81901b_remainder0__0_carry_i_19_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.886 r  L_reg/L_5a81901b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799     9.685    L_reg/L_5a81901b_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.809 f  L_reg/L_5a81901b_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.670    10.479    L_reg/L_5a81901b_remainder0__0_carry_i_14_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.629 r  L_reg/L_5a81901b_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.972    11.601    L_reg/L_5a81901b_remainder0__0_carry_i_12_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.354    11.955 r  L_reg/L_5a81901b_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.669    12.625    L_reg/L_5a81901b_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.326    12.951 r  L_reg/L_5a81901b_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.951    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.331    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.448 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.448    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.687 f  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.848    14.535    L_reg/L_5a81901b_remainder0[10]
    SLICE_X39Y53         LUT5 (Prop_lut5_I1_O)        0.301    14.836 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.012    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    16.000 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.143    17.144    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.326    17.470 r  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.137    18.607    L_reg/i__carry_i_17__0_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.731 r  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.852    19.583    L_reg/i__carry_i_11__0_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.149    19.732 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           1.014    20.746    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332    21.078 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.591 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.906 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.907    22.813    L_reg/i__carry__0_i_14[3]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.307    23.120 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           1.198    24.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.442 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.879    25.321    L_reg/i__carry_i_18__0_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.445 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.682    26.127    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.152    26.279 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.806    27.085    L_reg/i__carry_i_9__0_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.348    27.433 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.680    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[2]
    SLICE_X37Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.613    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.835 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.695    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.299    29.994 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    30.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124    30.562 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.965    31.527    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    31.651 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.800    32.451    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    32.575 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.982    33.557    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.124    33.681 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.629    36.311    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.817 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.817    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.691ns  (logic 10.930ns (31.506%)  route 23.761ns (68.493%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  L_reg/D_registers_q_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[5][10]/Q
                         net (fo=15, routed)          1.968     7.550    L_reg/M_reg_bn[10]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.152     7.702 f  L_reg/L_5a81901b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.858     8.560    L_reg/L_5a81901b_remainder0__0_carry_i_19_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.886 r  L_reg/L_5a81901b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799     9.685    L_reg/L_5a81901b_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.809 f  L_reg/L_5a81901b_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.670    10.479    L_reg/L_5a81901b_remainder0__0_carry_i_14_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.150    10.629 r  L_reg/L_5a81901b_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.972    11.601    L_reg/L_5a81901b_remainder0__0_carry_i_12_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I1_O)        0.354    11.955 r  L_reg/L_5a81901b_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.669    12.625    L_reg/L_5a81901b_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.326    12.951 r  L_reg/L_5a81901b_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.951    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.331 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.331    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.448 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.448    aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.687 f  aseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.848    14.535    L_reg/L_5a81901b_remainder0[10]
    SLICE_X39Y53         LUT5 (Prop_lut5_I1_O)        0.301    14.836 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.012    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    16.000 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.143    17.144    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.326    17.470 r  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.137    18.607    L_reg/i__carry_i_17__0_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.731 r  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.852    19.583    L_reg/i__carry_i_11__0_n_0
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.149    19.732 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           1.014    20.746    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332    21.078 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.591 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.906 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.907    22.813    L_reg/i__carry__0_i_14[3]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.307    23.120 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           1.198    24.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.442 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.879    25.321    L_reg/i__carry_i_18__0_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.445 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.682    26.127    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.152    26.279 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.806    27.085    L_reg/i__carry_i_9__0_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.348    27.433 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.680    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[2]
    SLICE_X37Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.613    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.835 r  aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.695    aseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.299    29.994 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    30.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124    30.562 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.967    31.528    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124    31.652 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.660    32.312    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.436 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.167    33.603    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.124    33.727 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.567    36.294    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    39.817 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.817    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.383ns  (logic 11.152ns (32.434%)  route 23.231ns (67.566%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=1 LUT4=9 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X40Y68         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=15, routed)          1.879     7.462    L_reg/M_reg_targetpixel[5]
    SLICE_X45Y47         LUT4 (Prop_lut4_I3_O)        0.150     7.612 f  L_reg/L_5a81901b_remainder0__0_carry_i_23__0/O
                         net (fo=1, routed)           0.817     8.429    L_reg/L_5a81901b_remainder0__0_carry_i_23__0_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.326     8.755 r  L_reg/L_5a81901b_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.796     9.552    L_reg/L_5a81901b_remainder0__0_carry_i_15__0_n_0
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.676 f  L_reg/L_5a81901b_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.446    10.122    L_reg/L_5a81901b_remainder0__0_carry_i_21__0_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.246 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.692    10.938    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.150    11.088 r  L_reg/L_5a81901b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.978    12.066    L_reg/L_5a81901b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.328    12.394 r  L_reg/L_5a81901b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 f  timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.675    13.955    L_reg/L_5a81901b_remainder0_1[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I1_O)        0.299    14.254 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.490    15.744    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X46Y44         LUT4 (Prop_lut4_I0_O)        0.152    15.896 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.809    16.705    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.348    17.053 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.043    18.096    L_reg/i__carry_i_18__3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.152    18.248 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.965    19.213    L_reg/i__carry_i_12__1_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.350    19.563 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.626    20.190    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.328    20.518 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.560    21.078    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124    21.202 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    21.202    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.600 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.600    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.913 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.961    22.873    L_reg/i__carry__0_i_10__3[3]
    SLICE_X39Y44         LUT5 (Prop_lut5_I1_O)        0.306    23.179 f  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.006    24.186    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           0.820    25.130    L_reg/D_registers_q_reg[4][4]_0
    SLICE_X37Y43         LUT4 (Prop_lut4_I1_O)        0.124    25.254 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.415    25.669    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    25.793 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.968    26.761    L_reg/i__carry_i_12__3_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I0_O)        0.124    26.885 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.885    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.418 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.418    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.535    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.850 f  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.476    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.307    28.783 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.046    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124    29.170 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.978    30.147    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    30.271 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.949    31.220    L_reg/timerseg_OBUF[1]_inst_i_1_3
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124    31.344 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.020    32.364    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I0_O)        0.124    32.488 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.448    35.936    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.510 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.510    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.235ns  (logic 11.104ns (32.434%)  route 23.131ns (67.566%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=1 LUT4=9 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X40Y68         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=15, routed)          1.879     7.462    L_reg/M_reg_targetpixel[5]
    SLICE_X45Y47         LUT4 (Prop_lut4_I3_O)        0.150     7.612 f  L_reg/L_5a81901b_remainder0__0_carry_i_23__0/O
                         net (fo=1, routed)           0.817     8.429    L_reg/L_5a81901b_remainder0__0_carry_i_23__0_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.326     8.755 r  L_reg/L_5a81901b_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.796     9.552    L_reg/L_5a81901b_remainder0__0_carry_i_15__0_n_0
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.676 f  L_reg/L_5a81901b_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.446    10.122    L_reg/L_5a81901b_remainder0__0_carry_i_21__0_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.246 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.692    10.938    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.150    11.088 r  L_reg/L_5a81901b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.978    12.066    L_reg/L_5a81901b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.328    12.394 r  L_reg/L_5a81901b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__0_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 f  timerseg_driver/decimal_renderer/L_5a81901b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.675    13.955    L_reg/L_5a81901b_remainder0_1[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I1_O)        0.299    14.254 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.490    15.744    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X46Y44         LUT4 (Prop_lut4_I0_O)        0.152    15.896 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.809    16.705    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.348    17.053 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.043    18.096    L_reg/i__carry_i_18__3_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.152    18.248 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.965    19.213    L_reg/i__carry_i_12__1_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.350    19.563 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.626    20.190    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.328    20.518 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.560    21.078    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124    21.202 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    21.202    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.600 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.600    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.913 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.961    22.873    L_reg/i__carry__0_i_10__3[3]
    SLICE_X39Y44         LUT5 (Prop_lut5_I1_O)        0.306    23.179 f  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.006    24.186    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           0.820    25.130    L_reg/D_registers_q_reg[4][4]_0
    SLICE_X37Y43         LUT4 (Prop_lut4_I1_O)        0.124    25.254 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.415    25.669    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    25.793 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.968    26.761    L_reg/i__carry_i_12__3_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I0_O)        0.124    26.885 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.885    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.418 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.418    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.535    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.850 r  timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.476    timerseg_driver/decimal_renderer/L_5a81901b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.307    28.783 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.046    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124    29.170 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.958    30.127    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    30.251 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.811    31.062    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.186 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.867    32.053    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124    32.177 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.659    35.836    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.362 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.362    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.363ns (82.378%)  route 0.292ns (17.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.292     1.967    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.190 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.190    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.409ns (78.929%)  route 0.376ns (21.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.376     2.039    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.319 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.319    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.367ns (76.008%)  route 0.431ns (23.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.431     2.107    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.333 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.333    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.404ns (77.446%)  route 0.409ns (22.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.409     2.072    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.348 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.433ns (77.733%)  route 0.411ns (22.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.148     1.683 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.093    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.379 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.461ns (71.011%)  route 0.596ns (28.989%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.148     1.826    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X63Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.871 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.051     1.922    cond_butt_next_play/io_led_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.967 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.397     2.364    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.594 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.594    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.373ns (63.503%)  route 0.789ns (36.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.789     2.428    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.660 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.660    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.383ns (62.692%)  route 0.823ns (37.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.823     2.464    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.706 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.706    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.369ns (61.372%)  route 0.861ns (38.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.861     2.502    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.730 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.730    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.386ns (61.238%)  route 0.877ns (38.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.877     2.518    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.762 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.762    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1166701129[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.617ns (38.739%)  route 2.558ns (61.261%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.558     4.051    forLoop_idx_0_1166701129[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.175 r  forLoop_idx_0_1166701129[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.175    forLoop_idx_0_1166701129[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.453     4.858    forLoop_idx_0_1166701129[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_1166701129[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1166701129[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.619ns (39.453%)  route 2.484ns (60.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.484     3.979    forLoop_idx_0_1166701129[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.103 r  forLoop_idx_0_1166701129[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.103    forLoop_idx_0_1166701129[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y52         FDRE                                         r  forLoop_idx_0_1166701129[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.509     4.913    forLoop_idx_0_1166701129[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  forLoop_idx_0_1166701129[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.881ns  (logic 1.615ns (41.614%)  route 2.266ns (58.386%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.266     3.757    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.881 r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.881    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.501     4.905    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 1.622ns (44.622%)  route 2.014ns (55.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.014     3.512    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X60Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.636 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.636    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.628ns  (logic 1.625ns (44.779%)  route 2.004ns (55.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.004     3.504    forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.628 r  forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.628    forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.506     4.910    forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2143589824[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.300ns (36.571%)  route 0.520ns (63.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.520     0.774    forLoop_idx_0_2143589824[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.819 r  forLoop_idx_0_2143589824[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.819    forLoop_idx_0_2143589824[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_2143589824[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.860     2.049    forLoop_idx_0_2143589824[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_2143589824[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.311ns (28.658%)  route 0.775ns (71.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.041    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X60Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.086    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.863     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.313ns (28.284%)  route 0.795ns (71.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.795     1.063    forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.108 r  forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.108    forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.860     2.049    forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_1166701129[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2143589824[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.307ns (26.029%)  route 0.873ns (73.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.873     1.135    forLoop_idx_0_2143589824[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X58Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.180 r  forLoop_idx_0_2143589824[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.180    forLoop_idx_0_2143589824[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_2143589824[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.860     2.050    forLoop_idx_0_2143589824[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_2143589824[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.304ns (25.066%)  route 0.908ns (74.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.908     1.167    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.212 r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.212    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.855     2.044    forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1166701129[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





