#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Yesung Kang
    #tagline: Full Stack Developer
    avatar: YSK.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: yeskang@postech.ac.kr
    phone: +82 10 7441 8232
    #website: soc.postech.ac.kr/bbs/board.php?bo_table=sub4_1&wr_id=15 #do not add http://
    linkedin: yeskang
    github: yeskang
   
    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Professional

      #- idiom: Spanish
      #  level: Professional

    #interests:
    #  - item: Climbing
    #    link:

    #  - item: Snowboarding
    #    link:

    #  - item: Cooking
    #    link:

career-profile:
    title: Career Profile
    summary: |
    Yesung Kang is with Postech Future IT Innovation Laboratory, Postech, Korea. His research interests are energy-efficient circuit design for deep learning accelerator, multi-valued logic and approximate computing. He is speciallized in Verilog/C/Python/Tcl.
 
education:
    - degree: Combined MSc/PhD in Electrical Engineering
      university: Ulsan National Institute of Science and Technology (UNIST)
      time: 2013 - 2019

    - degree: BSc in Electrical and Computer Engineering
      university: Ulsan National Institute of Science and Technology (UNIST)
      time: 2009 - 2013

experiences:
    - role: Post-Doctoral Researcher
      time: 2019 - Present
      company: Pohang University of Science and Technology (POSTECH)
      
projects:
    title: Projects
    intro: >
    assignments:
      - title: Energy-efficient Circuit Design for Deep Learning
        link: "#hook"
      - title: Approximate Computing
        link: "#hook"
      - title: Multi-valued Logic
        link: "#hook"
        #tagline: "A responsive website template designed to help startups promote, market and sell their products."

publications:
    title: Publications
    intro: |
    papers:
      #Jorunals
      - title: "Channel Length Biasing for Improving Read Margin of the 8T SRAM at Near Threshold Operation"
        link: "#"
        authors: I. J. Chang, <b>Y. Kang</b> and Y.Kim
        journal: Electronics, 8(6), pp.611, 2019

      - title: "High-resolution electrohydrodynamic inkjet printing of stretchable metal oxide semiconductor transistors with high performance"
        link: "#"
        authors: S.-Y. Kim, K. Kim, Y. H. Hwang, J. Park, J. Jang, Y. Nam, <b>Y. Kang</b>, H. J. Park, Z. Lee, J. Choi, Y. Kim, S. Jeong, B.-S. Bae and J.-U. Park
        journal: Nanoscale, 8(39), pp.17113-17121, Sep 2016
        
      - title: "A Wide-Range On-Chip Leakage Sensor Using a Currentâ€“Frequency Converting Technique in 65-nm Technology Node"
        link: "#"
        authors: <b>Y. Kang</b>, J. Choi and Y. Kim
        journal: IEEE Trans. on Circuits and Systems II, 62(9), pp.846-850, May 2015
        
      - title: "Intra-gate Length Biasing for Leakage Optimization in 45nm Technology Node"
        link: "#"
        authors: <b>Y. Kang</b> and Y. Kim
        journal:  IEICE Trans. Fundamentals, Vol. E96-A, No. 5, pp. 947-952, May 2013
        
      #Conferences  
      - title: "Outlier-aware Time-multiplexing MAC for Higher Energy-Efficiency on CNNs"
        link: "#"
        authors: Eunji Kwon, <b>Y. Kang</b> and S. Kang
        conference: ISOCC, 2019
        
      - title: "Analysis and Solution of CNN Accuracy Reduction over Channel Loop Tiling"
        link: "#"
        authors: <b>Y. Kang</b>, Y. Park, S. Kim, E. Kwon, T. Lim, S. Oh, M. Woo, and S. Kang
        conference: DATE, 2020
        
      - title: "A Novel Ternary Multiplier based on Ternary CMOS Compact Model"
        link: "#"
        authors: <b>Y. Kang</b>, J. Kim, S. Kim, S. Shin, E. Jang, J. Jeong, K. Kim and S. Kang
        conference: ISMVL, 2017
        
      - title: "A Novel Approximate Synthesis Flow for the Energy-Efficient FIR filter"
        link: "#"
        authors: <b>Y. Kang</b>, J. Kim and S. Kang
        conference: ICCD, 2016
      
      - title: "Analysis of On Chip Decoupling Capacitor in the Double-gate FinFETs with PEEC-based Power Delivery Network"
        link: "#"
        authors: J. Lee, <b>Y. Kang</b> and Y. Kim
        conference: ISOCC, 2014
        
      - title: "Transistor Layout Optimization for Leakage Saving"
        link: "#"
        authors: M. Ryu, <b>Y. Kang</b> and Y. Kim
        conference: ISOCC, 2013
        
      - title: "Simple and Accurate Capacitance Modeling of 32nm Multi-fin FinFET"
        link: "#"
        authors: D. Kim, <b>Y. Kang</b>, M. Ryu and Y. Kim
        conference: ISOCC, 2013
        
      - title: "Simple and Accurate Modeling of Double-Gate FinFET Fin Body Variations"
        link: "#"
        authors: D. Kim, <b>Y. Kang</b> and Y. Kim
        conference: SMACD, 2012
        

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python
        level: 100%

      - name: Verilog
        level: 100%

      - name: Synopsys/Cadence Front/back-end Tools
        level: 90%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
