$comment
	File created using the following command:
		vcd file LogicalStep_Lab1.msim.vcd -direction
$end
$date
	Fri Jan 26 09:48:41 2018
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab1_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 2 " PB [1:0] $end
$var reg 2 # sw [1:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 5 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 6 seg7_char1~output_o $end
$var wire 1 7 seg7_char2~output_o $end
$var wire 1 8 leds[7]~output_o $end
$var wire 1 9 leds[6]~output_o $end
$var wire 1 : leds[5]~output_o $end
$var wire 1 ; leds[4]~output_o $end
$var wire 1 < leds[3]~output_o $end
$var wire 1 = leds[2]~output_o $end
$var wire 1 > leds[1]~output_o $end
$var wire 1 ? leds[0]~output_o $end
$var wire 1 @ PB[1]~input_o $end
$var wire 1 A clkin_50~input_o $end
$var wire 1 B clkin_50~inputclkctrl_outclk $end
$var wire 1 C inst5|auto_generated|counter_comb_bita0~combout $end
$var wire 1 D ~GND~combout $end
$var wire 1 E sw[0]~input_o $end
$var wire 1 F inst5|auto_generated|cmpr1|aneb_result_wire[0]~5_combout $end
$var wire 1 G inst5|auto_generated|cmpr1|aneb_result_wire[0]~3_combout $end
$var wire 1 H inst5|auto_generated|cmpr1|aneb_result_wire[0]~2_combout $end
$var wire 1 I inst5|auto_generated|cmpr1|aneb_result_wire[0]~1_combout $end
$var wire 1 J inst5|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 K inst5|auto_generated|cmpr1|aneb_result_wire[0]~4_combout $end
$var wire 1 L inst5|auto_generated|cmpr1|aneb_result_wire[0]~6_combout $end
$var wire 1 M inst5|auto_generated|cmpr1|aneb_result_wire[0]~7_combout $end
$var wire 1 N inst5|auto_generated|cmpr1|aneb_result_wire[0]~8_combout $end
$var wire 1 O inst5|auto_generated|counter_comb_bita27~COUT $end
$var wire 1 P inst5|auto_generated|counter_comb_bita27~0_combout $end
$var wire 1 Q inst5|auto_generated|cout_actual~combout $end
$var wire 1 R inst5|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 S inst5|auto_generated|counter_comb_bita1~combout $end
$var wire 1 T inst5|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 U inst5|auto_generated|counter_comb_bita2~combout $end
$var wire 1 V inst5|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 W inst5|auto_generated|counter_comb_bita3~combout $end
$var wire 1 X inst5|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 Y inst5|auto_generated|counter_comb_bita4~combout $end
$var wire 1 Z inst5|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 [ inst5|auto_generated|counter_comb_bita5~combout $end
$var wire 1 \ inst5|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 ] inst5|auto_generated|counter_comb_bita6~combout $end
$var wire 1 ^ inst5|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 _ inst5|auto_generated|counter_comb_bita7~combout $end
$var wire 1 ` inst5|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 a inst5|auto_generated|counter_comb_bita8~combout $end
$var wire 1 b inst5|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 c inst5|auto_generated|counter_comb_bita9~combout $end
$var wire 1 d inst5|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 e inst5|auto_generated|counter_comb_bita10~combout $end
$var wire 1 f inst5|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 g inst5|auto_generated|counter_comb_bita11~combout $end
$var wire 1 h inst5|auto_generated|counter_comb_bita11~COUT $end
$var wire 1 i inst5|auto_generated|counter_comb_bita12~combout $end
$var wire 1 j inst5|auto_generated|counter_comb_bita12~COUT $end
$var wire 1 k inst5|auto_generated|counter_comb_bita13~combout $end
$var wire 1 l inst5|auto_generated|counter_comb_bita13~COUT $end
$var wire 1 m inst5|auto_generated|counter_comb_bita14~combout $end
$var wire 1 n inst5|auto_generated|counter_comb_bita14~COUT $end
$var wire 1 o inst5|auto_generated|counter_comb_bita15~combout $end
$var wire 1 p inst5|auto_generated|counter_comb_bita15~COUT $end
$var wire 1 q inst5|auto_generated|counter_comb_bita16~combout $end
$var wire 1 r inst5|auto_generated|counter_comb_bita16~COUT $end
$var wire 1 s inst5|auto_generated|counter_comb_bita17~combout $end
$var wire 1 t inst5|auto_generated|counter_comb_bita17~COUT $end
$var wire 1 u inst5|auto_generated|counter_comb_bita18~combout $end
$var wire 1 v inst5|auto_generated|counter_comb_bita18~COUT $end
$var wire 1 w inst5|auto_generated|counter_comb_bita19~combout $end
$var wire 1 x inst5|auto_generated|counter_comb_bita19~COUT $end
$var wire 1 y inst5|auto_generated|counter_comb_bita20~combout $end
$var wire 1 z inst5|auto_generated|counter_comb_bita20~COUT $end
$var wire 1 { inst5|auto_generated|counter_comb_bita21~combout $end
$var wire 1 | inst5|auto_generated|counter_comb_bita21~COUT $end
$var wire 1 } inst5|auto_generated|counter_comb_bita22~combout $end
$var wire 1 ~ inst5|auto_generated|counter_comb_bita22~COUT $end
$var wire 1 !! inst5|auto_generated|counter_comb_bita23~combout $end
$var wire 1 "! inst5|auto_generated|counter_comb_bita23~COUT $end
$var wire 1 #! inst5|auto_generated|counter_comb_bita24~combout $end
$var wire 1 $! inst5|auto_generated|counter_comb_bita24~COUT $end
$var wire 1 %! inst5|auto_generated|counter_comb_bita25~combout $end
$var wire 1 &! inst5|auto_generated|counter_comb_bita25~COUT $end
$var wire 1 '! inst5|auto_generated|counter_comb_bita26~combout $end
$var wire 1 (! inst5|auto_generated|counter_comb_bita26~COUT $end
$var wire 1 )! inst5|auto_generated|counter_comb_bita27~combout $end
$var wire 1 *! inst7~combout $end
$var wire 1 +! sw[1]~input_o $end
$var wire 1 ,! PB[0]~input_o $end
$var wire 1 -! inst10|XOR_OUT~combout $end
$var wire 1 .! inst10|OR_OUT~combout $end
$var wire 1 /! inst10|NAND_OUT~combout $end
$var wire 1 0! inst5|auto_generated|counter_reg_bit [27] $end
$var wire 1 1! inst5|auto_generated|counter_reg_bit [26] $end
$var wire 1 2! inst5|auto_generated|counter_reg_bit [25] $end
$var wire 1 3! inst5|auto_generated|counter_reg_bit [24] $end
$var wire 1 4! inst5|auto_generated|counter_reg_bit [23] $end
$var wire 1 5! inst5|auto_generated|counter_reg_bit [22] $end
$var wire 1 6! inst5|auto_generated|counter_reg_bit [21] $end
$var wire 1 7! inst5|auto_generated|counter_reg_bit [20] $end
$var wire 1 8! inst5|auto_generated|counter_reg_bit [19] $end
$var wire 1 9! inst5|auto_generated|counter_reg_bit [18] $end
$var wire 1 :! inst5|auto_generated|counter_reg_bit [17] $end
$var wire 1 ;! inst5|auto_generated|counter_reg_bit [16] $end
$var wire 1 <! inst5|auto_generated|counter_reg_bit [15] $end
$var wire 1 =! inst5|auto_generated|counter_reg_bit [14] $end
$var wire 1 >! inst5|auto_generated|counter_reg_bit [13] $end
$var wire 1 ?! inst5|auto_generated|counter_reg_bit [12] $end
$var wire 1 @! inst5|auto_generated|counter_reg_bit [11] $end
$var wire 1 A! inst5|auto_generated|counter_reg_bit [10] $end
$var wire 1 B! inst5|auto_generated|counter_reg_bit [9] $end
$var wire 1 C! inst5|auto_generated|counter_reg_bit [8] $end
$var wire 1 D! inst5|auto_generated|counter_reg_bit [7] $end
$var wire 1 E! inst5|auto_generated|counter_reg_bit [6] $end
$var wire 1 F! inst5|auto_generated|counter_reg_bit [5] $end
$var wire 1 G! inst5|auto_generated|counter_reg_bit [4] $end
$var wire 1 H! inst5|auto_generated|counter_reg_bit [3] $end
$var wire 1 I! inst5|auto_generated|counter_reg_bit [2] $end
$var wire 1 J! inst5|auto_generated|counter_reg_bit [1] $end
$var wire 1 K! inst5|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
bx "
b0 #
x+
x*
x)
x(
x'
x&
x%
x$
0,
0-
0.
1/
x0
11
12
13
z4
z5
06
07
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
1T
0U
0V
0W
1X
0Y
0Z
0[
1\
0]
0^
0_
1`
0a
0b
0c
1d
0e
0f
0g
1h
0i
0j
0k
1l
0m
0n
0o
1p
0q
0r
0s
1t
0u
0v
0w
1x
0y
0z
0{
1|
0}
0~
0!!
1"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
x*!
0+!
x,!
x-!
x.!
x/!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
$end
#50000
b1 #
1E
#100000
b11 #
b10 #
1+!
0E
#150000
b11 #
1E
#200000
b1 #
b0 #
0+!
0E
#250000
b1 #
1E
#300000
b11 #
b10 #
1+!
0E
#350000
b11 #
1E
#400000
b1 #
b0 #
0+!
0E
#450000
b1 #
1E
#500000
b11 #
b10 #
1+!
0E
#550000
b11 #
1E
#600000
b1 #
b0 #
0+!
0E
#650000
b1 #
1E
#700000
b11 #
b10 #
1+!
0E
#750000
b11 #
1E
#800000
b1 #
b0 #
0+!
0E
#850000
b1 #
1E
#900000
b11 #
b10 #
1+!
0E
#950000
b11 #
1E
#1000000
