
*** Running vivado
    with args -log AES_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_TOP.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jul  6 13:22:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source AES_TOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/utils_1/imports/synth_1/AES_TOP.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/utils_1/imports/synth_1/AES_TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top AES_TOP -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1376.785 ; gain = 447.316
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 's_IDLE' becomes localparam in 'uart_rx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1348]
WARNING: [Synth 8-11065] parameter 's_RX_START_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1349]
WARNING: [Synth 8-11065] parameter 's_RX_DATA_BITS' becomes localparam in 'uart_rx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1350]
WARNING: [Synth 8-11065] parameter 's_RX_STOP_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1351]
WARNING: [Synth 8-11065] parameter 's_CLEANUP' becomes localparam in 'uart_rx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1352]
WARNING: [Synth 8-11065] parameter 's_IDLE' becomes localparam in 'uart_tx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1460]
WARNING: [Synth 8-11065] parameter 's_TX_START_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1461]
WARNING: [Synth 8-11065] parameter 's_TX_DATA_BITS' becomes localparam in 'uart_tx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1462]
WARNING: [Synth 8-11065] parameter 's_TX_STOP_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1463]
WARNING: [Synth 8-11065] parameter 's_CLEANUP' becomes localparam in 'uart_tx' with formal parameter declaration list [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1464]
INFO: [Synth 8-6157] synthesizing module 'AES_TOP' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1339]
	Parameter CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1339]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1449]
	Parameter CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1449]
INFO: [Synth 8-6157] synthesizing module 'aes_key_expansion' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:986]
INFO: [Synth 8-3876] $readmem data file 'D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/sbox_mem.txt' is read successfully [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1012]
INFO: [Synth 8-6155] done synthesizing module 'aes_key_expansion' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:986]
INFO: [Synth 8-6157] synthesizing module 'aes_encryption_finale' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:975]
INFO: [Synth 8-6155] done synthesizing module 'aes_encryption_finale' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:975]
INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1080]
INFO: [Synth 8-3876] $readmem data file 'D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/sbox_mem.txt' is read successfully [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1087]
INFO: [Synth 8-6155] done synthesizing module 'aes_sub_bytes' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1080]
INFO: [Synth 8-6157] synthesizing module 'aes_shift_rows' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1106]
INFO: [Synth 8-6155] done synthesizing module 'aes_shift_rows' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1106]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_columns' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1127]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_columns' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1127]
INFO: [Synth 8-6157] synthesizing module 'aes_add_round_key' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1203]
INFO: [Synth 8-6155] done synthesizing module 'aes_add_round_key' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1203]
INFO: [Synth 8-6157] synthesizing module 'aes_shift_rows_inv' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1247]
INFO: [Synth 8-6155] done synthesizing module 'aes_shift_rows_inv' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1247]
INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes_inv' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1219]
INFO: [Synth 8-3876] $readmem data file 'D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/inv_sbox_mem.txt' is read successfully [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1226]
INFO: [Synth 8-6155] done synthesizing module 'aes_sub_bytes_inv' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1219]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_columns_inv' [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1278]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1293]
WARNING: [Synth 8-6104] Input port '(null)[0].a' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1295]
WARNING: [Synth 8-6104] Input port '(null)[0].b' has an internal driver [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1296]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_columns_inv' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1278]
INFO: [Synth 8-6155] done synthesizing module 'AES_TOP' (0#1) [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:23]
WARNING: [Synth 8-7137] Register w_reg[0] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[1] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[2] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[3] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[4] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[5] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[6] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[7] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[8] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[9] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[10] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[11] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[12] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[13] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[14] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[15] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[16] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[17] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[18] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[19] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[20] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[21] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[22] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[23] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[24] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[25] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[26] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[27] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[28] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[29] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[30] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[31] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[32] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[33] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[34] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[35] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[36] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[37] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[38] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[39] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[40] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[41] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[42] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-7137] Register w_reg[43] in module aes_key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:1041]
WARNING: [Synth 8-6014] Unused sequential element last_addroundkey_reg was removed.  [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/sources_1/new/AES_TOP.v:589]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.188 ; gain = 606.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.188 ; gain = 606.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.188 ; gain = 606.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1536.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/constrs_1/new/AES_CONSTR.xdc]
Finished Parsing XDC File [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/constrs_1/new/AES_CONSTR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/constrs_1/new/AES_CONSTR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AES_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AES_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1636.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1636.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
AES_TOP__GB6AES_TOP__GB5AES_TOP__GB4AES_TOP__GB3AES_TOP__GB2AES_TOP__GB1AES_TOP__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 142115
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+-------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.srcs/utils_1/imports/synth_1/AES_TOP.dcp |
+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2024.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |AES_TOP__GB0_#REUSE# |           1|         0|
|2     |AES_TOP__GB1_#REUSE# |           1|         0|
|3     |AES_TOP__GB2_#REUSE# |           1|         0|
|4     |AES_TOP__GB3_#REUSE# |           1|         0|
|5     |AES_TOP__GB4_#REUSE# |           1|         0|
|6     |AES_TOP__GB5_#REUSE# |           1|         0|
|7     |AES_TOP__GB6_#REUSE# |           1|         0|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1636.539 ; gain = 707.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.570 ; gain = 712.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1694.883 ; gain = 765.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1717.816 ; gain = 788.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1717.816 ; gain = 788.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1717.816 ; gain = 788.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.816 ; gain = 788.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.816 ; gain = 788.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.816 ; gain = 788.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |  2623|
|4     |LUT3   |  1513|
|5     |LUT4   |   393|
|6     |LUT5   |  1596|
|7     |LUT6   | 17029|
|8     |MUXF7  |  6220|
|9     |MUXF8  |  2854|
|10    |FDCE   |  9273|
|11    |FDRE   |  1457|
|12    |FDSE   |    14|
|13    |IBUF   |     3|
|14    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.816 ; gain = 788.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1717.816 ; gain = 687.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.816 ; gain = 788.348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.440 . Memory (MB): peak = 1717.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9082 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1717.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cd139d91
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1717.816 ; gain = 1183.672
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1717.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Licenta/Licenta/PROIECT LICENTA  FINAL/project_1/project_1.runs/synth_1/AES_TOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file AES_TOP_utilization_synth.rpt -pb AES_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul  6 13:23:02 2025...
