// Seed: 1987426589
module module_0 (
    input wor id_0,
    input uwire id_1,
    output supply1 id_2,
    input wor id_3,
    input wire id_4
);
  logic id_6;
  ;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output tri id_2,
    output supply1 id_3,
    output wor id_4,
    input wire id_5,
    output wor id_6,
    input wire id_7,
    output tri0 id_8,
    input wand id_9,
    output wire id_10,
    input supply1 id_11,
    input uwire id_12,
    input uwire id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_4,
      id_13,
      id_9
  );
endmodule
