

================================================================
== Vivado HLS Report for 'Conv1_Cal'
================================================================
* Date:           Wed Aug 19 09:56:50 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.747 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   906822|   906822| 9.068 ms | 9.068 ms |  906822|  906822|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CONV1_SIZE1         |   883460|   883460|    176692|          -|          -|     5|    no    |
        | + CONV1_SIZE2        |   176690|   176690|     35338|          -|          -|     5|    no    |
        |  ++ CONV1_ROW        |    35336|    35336|      1262|          -|          -|    28|    no    |
        |   +++ CONV1_COL      |     1260|     1260|        45|          -|          -|    28|    no    |
        |    ++++ CONV1_OUTD   |       42|       42|         7|          -|          -|     6|    no    |
        |- CONV1_BIAS_SIZE1    |    23360|    23360|       730|          -|          -|    32|    no    |
        | + CONV1_BIAS_SIZE2   |      728|      728|        26|          -|          -|    28|    no    |
        |  ++ CONV1_BIAS_OUTD  |       24|       24|         4|          -|          -|     6|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    700|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|       9|     16|    -|
|Multiplexer      |        -|      -|       -|    225|    -|
|Register         |        -|      -|     249|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     258|    941|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |Lenet_HLS_mul_mulcud_U1  |Lenet_HLS_mul_mulcud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv1_V_0_U     |Conv1_Cal_conv1_V_0   |        0|  6|  15|    0|   150|    6|     1|          900|
    |conv1_bias_V_U  |Conv1_Cal_conv1_bbkb  |        0|  3|   1|    0|     6|    3|     1|           18|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                      |        0|  9|  16|    0|   156|    9|     2|          918|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_5_fu_413_p2     |     +    |      0|  0|  12|           6|           6|
    |add_ln1117_6_fu_434_p2     |     +    |      0|  0|  12|           9|           9|
    |add_ln1117_7_fu_440_p2     |     +    |      0|  0|  12|           9|           9|
    |add_ln1117_fu_407_p2       |     +    |      0|  0|  12|           6|           6|
    |add_ln1192_4_fu_539_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln1265_4_fu_1083_p2    |     +    |      0|  0|  12|          14|          14|
    |add_ln1265_fu_1048_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln203_15_fu_502_p2     |     +    |      0|  0|  12|          14|          14|
    |add_ln203_fu_467_p2        |     +    |      0|  0|  14|          10|          10|
    |add_ln79_1_fu_350_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln79_fu_333_p2         |     +    |      0|  0|  15|           5|           5|
    |col_fu_344_p2              |     +    |      0|  0|  15|           5|           1|
    |i_4_fu_976_p2              |     +    |      0|  0|  15|           6|           1|
    |i_fu_275_p2                |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_992_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_295_p2                |     +    |      0|  0|  12|           3|           1|
    |out_d_2_fu_381_p2          |     +    |      0|  0|  12|           3|           1|
    |out_d_fu_1008_p2           |     +    |      0|  0|  12|           3|           1|
    |p_Val2_28_fu_1124_p2       |     +    |      0|  0|  12|          12|          12|
    |p_Val2_31_fu_790_p2        |     +    |      0|  0|  12|          12|          12|
    |p_Val2_36_fu_603_p2        |     +    |      0|  0|  12|          12|          12|
    |ret_V_4_fu_1110_p2         |     +    |      0|  0|  17|          13|          13|
    |ret_V_fu_534_p2            |     +    |      0|  0|  26|          19|          19|
    |row_fu_323_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln1265_1_fu_1077_p2    |     -    |      0|  0|  12|          14|          14|
    |sub_ln1265_fu_1038_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln203_2_fu_496_p2      |     -    |      0|  0|  12|          14|          14|
    |sub_ln203_fu_457_p2        |     -    |      0|  0|  15|           9|           9|
    |and_ln415_2_fu_593_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_780_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln777_fu_831_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_689_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_874_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_683_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_904_p2        |    and   |      0|  0|   2|           1|           1|
    |carry_6_fu_810_p2          |    and   |      0|  0|   2|           1|           1|
    |carry_8_fu_623_p2          |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_4_fu_677_p2   |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_fu_868_p2     |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_707_p2       |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_898_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_1144_p2     |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_724_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_922_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_1196_p2     |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln68_fu_269_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln70_fu_289_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln72_fu_317_p2        |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln74_fu_338_p2        |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln77_fu_375_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln78_fu_307_p2        |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln90_fu_970_p2        |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln92_fu_986_p2        |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln94_fu_1002_p2       |   icmp   |      0|  0|   9|           3|           3|
    |r_4_fu_754_p2              |   icmp   |      0|  0|  11|           5|           1|
    |r_5_fu_566_p2              |   icmp   |      0|  0|  11|           5|           1|
    |or_ln340_5_fu_928_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_940_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_934_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_729_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1162_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln406_fu_580_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln416_6_fu_856_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln416_7_fu_862_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln416_8_fu_665_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_671_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_697_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_886_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_713_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_910_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln78_fu_301_p2          |    or    |      0|  0|   3|           3|           3|
    |r_fu_767_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_2_fu_1168_p3  |  select  |      0|  0|  12|           1|          11|
    |select_ln340_4_fu_1184_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln340_5_fu_962_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln340_fu_946_p3     |  select  |      0|  0|  12|           1|          11|
    |select_ln388_2_fu_1176_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln388_fu_954_p3     |  select  |      0|  0|  13|           1|          13|
    |select_ln46_fu_1202_p3     |  select  |      0|  0|  11|           1|          11|
    |xor_ln340_2_fu_1156_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_1150_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln416_10_fu_850_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_11_fu_617_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_12_fu_659_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_9_fu_804_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_2_fu_653_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_844_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_892_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_693_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln785_8_fu_702_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_880_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln786_3_fu_916_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_718_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_1138_p2       |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 700|         367|         407|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  105|         22|    1|         22|
    |col_0_reg_208      |    9|          2|    5|         10|
    |i1_0_reg_231       |    9|          2|    6|         12|
    |i_0_reg_174        |    9|          2|    3|          6|
    |j2_0_reg_242       |    9|          2|    5|         10|
    |j_0_reg_186        |    9|          2|    3|          6|
    |layer2_V_address0  |   15|          3|   13|         39|
    |layer2_V_d0        |   33|          6|   12|         72|
    |out_d3_0_reg_253   |    9|          2|    3|          6|
    |out_d_0_reg_220    |    9|          2|    3|          6|
    |row_0_reg_197      |    9|          2|    5|         10|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  225|         47|   59|        199|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |Range2_all_ones_2_reg_1364  |   1|   0|    1|          0|
    |add_ln1117_7_reg_1307       |   9|   0|    9|          0|
    |add_ln79_reg_1271           |   5|   0|    5|          0|
    |and_ln786_7_reg_1370        |   1|   0|    1|          0|
    |ap_CS_fsm                   |  21|   0|   21|          0|
    |carry_8_reg_1353            |   1|   0|    1|          0|
    |col_0_reg_208               |   5|   0|    5|          0|
    |col_reg_1279                |   5|   0|    5|          0|
    |conv1_V_0_load_reg_1322     |   6|   0|    6|          0|
    |i1_0_reg_231                |   6|   0|    6|          0|
    |i_0_reg_174                 |   3|   0|    3|          0|
    |i_4_reg_1395                |   6|   0|    6|          0|
    |i_reg_1226                  |   3|   0|    3|          0|
    |icmp_ln1494_reg_1441        |   1|   0|    1|          0|
    |icmp_ln78_reg_1249          |   1|   0|    1|          0|
    |j2_0_reg_242                |   5|   0|    5|          0|
    |j_0_reg_186                 |   3|   0|    3|          0|
    |j_2_reg_1408                |   5|   0|    5|          0|
    |j_reg_1244                  |   3|   0|    3|          0|
    |layer2_V_addr_7_reg_1312    |  13|   0|   13|          0|
    |layer2_V_addr_reg_1426      |  13|   0|   13|          0|
    |or_ln340_8_reg_1383         |   1|   0|    1|          0|
    |out_d3_0_reg_253            |   3|   0|    3|          0|
    |out_d_0_reg_220             |   3|   0|    3|          0|
    |out_d_2_reg_1302            |   3|   0|    3|          0|
    |out_d_reg_1421              |   3|   0|    3|          0|
    |overflow_2_reg_1375         |   1|   0|    1|          0|
    |p_Result_31_reg_1342        |   1|   0|    1|          0|
    |p_Result_33_reg_1359        |   1|   0|    1|          0|
    |p_Val2_36_reg_1348          |  12|   0|   12|          0|
    |r_V_reg_1327                |  19|   0|   19|          0|
    |row_0_reg_197               |   5|   0|    5|          0|
    |row_reg_1261                |   5|   0|    5|          0|
    |select_ln340_5_reg_1387     |  12|   0|   12|          0|
    |sext_ln77_reg_1294          |  19|   0|   19|          0|
    |trunc_ln1494_reg_1436       |  11|   0|   11|          0|
    |underflow_4_reg_1379        |   1|   0|    1|          0|
    |zext_ln68_reg_1218          |   3|   0|    5|          2|
    |zext_ln70_1_reg_1231        |   3|   0|    6|          3|
    |zext_ln70_reg_1236          |   3|   0|    5|          2|
    |zext_ln72_reg_1253          |   3|   0|    9|          6|
    |zext_ln79_1_reg_1289        |   5|   0|   14|          9|
    |zext_ln79_reg_1266          |   5|   0|   10|          5|
    |zext_ln92_reg_1400          |   6|   0|   10|          4|
    |zext_ln94_reg_1413          |   5|   0|   14|          9|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 249|   0|  289|         40|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   Conv1_Cal  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   Conv1_Cal  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   Conv1_Cal  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   Conv1_Cal  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   Conv1_Cal  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   Conv1_Cal  | return value |
|layer1_V_address0  | out |   10|  ap_memory |   layer1_V   |     array    |
|layer1_V_ce0       | out |    1|  ap_memory |   layer1_V   |     array    |
|layer1_V_q0        |  in |   12|  ap_memory |   layer1_V   |     array    |
|layer2_V_address0  | out |   13|  ap_memory |   layer2_V   |     array    |
|layer2_V_ce0       | out |    1|  ap_memory |   layer2_V   |     array    |
|layer2_V_we0       | out |    1|  ap_memory |   layer2_V   |     array    |
|layer2_V_d0        | out |   12|  ap_memory |   layer2_V   |     array    |
|layer2_V_q0        |  in |   12|  ap_memory |   layer2_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 5 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 7 
14 --> 15 
15 --> 13 
16 --> 17 
17 --> 18 16 
18 --> 19 17 
19 --> 20 
20 --> 21 
21 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [src/lenet.cpp:68]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %CONV1_SIZE1_end ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i3 %i_0 to i5" [src/lenet.cpp:68]   --->   Operation 24 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln68 = icmp eq i3 %i_0, -3" [src/lenet.cpp:68]   --->   Operation 25 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [src/lenet.cpp:68]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %.preheader.preheader, label %CONV1_SIZE1_begin" [src/lenet.cpp:68]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str19) nounwind" [src/lenet.cpp:68]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [src/lenet.cpp:68]   --->   Operation 30 'specregionbegin' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i3 %i_0 to i6" [src/lenet.cpp:70]   --->   Operation 31 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %2" [src/lenet.cpp:70]   --->   Operation 32 'br' <Predicate = (!icmp_ln68)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [src/lenet.cpp:90]   --->   Operation 33 'br' <Predicate = (icmp_ln68)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %CONV1_SIZE1_begin ], [ %j, %CONV1_SIZE2_end ]"   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i3 %j_0 to i5" [src/lenet.cpp:70]   --->   Operation 35 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.13ns)   --->   "%icmp_ln70 = icmp eq i3 %j_0, -3" [src/lenet.cpp:70]   --->   Operation 36 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [src/lenet.cpp:70]   --->   Operation 38 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %CONV1_SIZE1_end, label %CONV1_SIZE2_begin" [src/lenet.cpp:70]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str20) nounwind" [src/lenet.cpp:70]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20) nounwind" [src/lenet.cpp:70]   --->   Operation 41 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln78)   --->   "%or_ln78 = or i3 %j_0, %i_0" [src/lenet.cpp:78]   --->   Operation 42 'or' 'or_ln78' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.13ns) (out node of the LUT)   --->   "%icmp_ln78 = icmp eq i3 %or_ln78, 0" [src/lenet.cpp:78]   --->   Operation 43 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln70)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %j_0 to i9" [src/lenet.cpp:72]   --->   Operation 44 'zext' 'zext_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %3" [src/lenet.cpp:72]   --->   Operation 45 'br' <Predicate = (!icmp_ln70)> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp) nounwind" [src/lenet.cpp:88]   --->   Operation 46 'specregionend' 'empty_177' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [src/lenet.cpp:68]   --->   Operation 47 'br' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%row_0 = phi i5 [ 0, %CONV1_SIZE2_begin ], [ %row, %CONV1_ROW_end ]"   --->   Operation 48 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.36ns)   --->   "%icmp_ln72 = icmp eq i5 %row_0, -4" [src/lenet.cpp:72]   --->   Operation 49 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.78ns)   --->   "%row = add i5 %row_0, 1" [src/lenet.cpp:72]   --->   Operation 51 'add' 'row' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %CONV1_SIZE2_end, label %CONV1_ROW_begin" [src/lenet.cpp:72]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str21) nounwind" [src/lenet.cpp:72]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str21) nounwind" [src/lenet.cpp:72]   --->   Operation 54 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %row_0 to i10" [src/lenet.cpp:79]   --->   Operation 55 'zext' 'zext_ln79' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln79 = add i5 %zext_ln68, %row_0" [src/lenet.cpp:79]   --->   Operation 56 'add' 'add_ln79' <Predicate = (!icmp_ln72)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %4" [src/lenet.cpp:74]   --->   Operation 57 'br' <Predicate = (!icmp_ln72)> <Delay = 1.76>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_5) nounwind" [src/lenet.cpp:87]   --->   Operation 58 'specregionend' 'empty_176' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [src/lenet.cpp:70]   --->   Operation 59 'br' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.03>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%col_0 = phi i5 [ 0, %CONV1_ROW_begin ], [ %col, %CONV1_COL_end ]"   --->   Operation 60 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.36ns)   --->   "%icmp_ln74 = icmp eq i5 %col_0, -4" [src/lenet.cpp:74]   --->   Operation 61 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 62 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.78ns)   --->   "%col = add i5 %col_0, 1" [src/lenet.cpp:74]   --->   Operation 63 'add' 'col' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %CONV1_ROW_end, label %CONV1_COL_begin" [src/lenet.cpp:74]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln79_1 = add i5 %col_0, %zext_ln70" [src/lenet.cpp:79]   --->   Operation 65 'add' 'add_ln79_1' <Predicate = (!icmp_ln74)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_14 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln79, i5 %add_ln79_1)" [src/lenet.cpp:79]   --->   Operation 66 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %tmp_14 to i64" [src/lenet.cpp:79]   --->   Operation 67 'zext' 'zext_ln1116' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%layer1_V_addr = getelementptr [1024 x i12]* @layer1_V, i64 0, i64 %zext_ln1116" [src/lenet.cpp:79]   --->   Operation 68 'getelementptr' 'layer1_V_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%layer1_V_load = load i12* %layer1_V_addr, align 2" [src/lenet.cpp:79]   --->   Operation 69 'load' 'layer1_V_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str21, i32 %tmp_7) nounwind" [src/lenet.cpp:86]   --->   Operation 70 'specregionend' 'empty_175' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %3" [src/lenet.cpp:72]   --->   Operation 71 'br' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str22) nounwind" [src/lenet.cpp:74]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str22) nounwind" [src/lenet.cpp:74]   --->   Operation 73 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i5 %col_0 to i14" [src/lenet.cpp:79]   --->   Operation 74 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%layer1_V_load = load i12* %layer1_V_addr, align 2" [src/lenet.cpp:79]   --->   Operation 75 'load' 'layer1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i12 %layer1_V_load to i19" [src/lenet.cpp:77]   --->   Operation 76 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.76ns)   --->   "br label %5" [src/lenet.cpp:77]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 7.58>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%out_d_0 = phi i3 [ 0, %CONV1_COL_begin ], [ %out_d_2, %11 ]"   --->   Operation 78 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.13ns)   --->   "%icmp_ln77 = icmp eq i3 %out_d_0, -2" [src/lenet.cpp:77]   --->   Operation 79 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 80 'speclooptripcount' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.65ns)   --->   "%out_d_2 = add i3 %out_d_0, 1" [src/lenet.cpp:77]   --->   Operation 81 'add' 'out_d_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %CONV1_COL_end, label %6" [src/lenet.cpp:77]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i3 %out_d_0 to i6" [src/lenet.cpp:79]   --->   Operation 83 'zext' 'zext_ln1117' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_15 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %out_d_0, i2 0)" [src/lenet.cpp:79]   --->   Operation 84 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i5 %tmp_15 to i6" [src/lenet.cpp:79]   --->   Operation 85 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i5 %tmp_15 to i9" [src/lenet.cpp:79]   --->   Operation 86 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117 = add i6 %zext_ln1117, %zext_ln1117_4" [src/lenet.cpp:79]   --->   Operation 87 'add' 'add_ln1117' <Predicate = (!icmp_ln77)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1117_5 = add i6 %add_ln1117, %zext_ln70_1" [src/lenet.cpp:79]   --->   Operation 88 'add' 'add_ln1117_5' <Predicate = (!icmp_ln77)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i6 %add_ln1117_5 to i9" [src/lenet.cpp:79]   --->   Operation 89 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln1117_5, i2 0)" [src/lenet.cpp:79]   --->   Operation 90 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i8 %tmp_66 to i9" [src/lenet.cpp:79]   --->   Operation 91 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_6 = add i9 %zext_ln1117_6, %zext_ln1117_7" [src/lenet.cpp:79]   --->   Operation 92 'add' 'add_ln1117_6' <Predicate = (!icmp_ln77)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1117_7 = add i9 %add_ln1117_6, %zext_ln72" [src/lenet.cpp:79]   --->   Operation 93 'add' 'add_ln1117_7' <Predicate = (!icmp_ln77)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %out_d_0, i5 0)" [src/lenet.cpp:79]   --->   Operation 94 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_16 to i9" [src/lenet.cpp:79]   --->   Operation 95 'zext' 'zext_ln203' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i9 %zext_ln203, %zext_ln1117_5" [src/lenet.cpp:79]   --->   Operation 96 'sub' 'sub_ln203' <Predicate = (!icmp_ln77)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %sub_ln203 to i10" [src/lenet.cpp:79]   --->   Operation 97 'sext' 'sext_ln203' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln203 = add i10 %sext_ln203, %zext_ln79" [src/lenet.cpp:79]   --->   Operation 98 'add' 'add_ln203' <Predicate = (!icmp_ln77)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i10 %add_ln203 to i9" [src/lenet.cpp:79]   --->   Operation 99 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %trunc_ln203, i5 0)" [src/lenet.cpp:79]   --->   Operation 100 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_67 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln203, i2 0)" [src/lenet.cpp:79]   --->   Operation 101 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i12 %tmp_67 to i14" [src/lenet.cpp:79]   --->   Operation 102 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_2 = sub i14 %p_shl_cast, %sext_ln203_2" [src/lenet.cpp:79]   --->   Operation 103 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln77)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln203_15 = add i14 %sub_ln203_2, %zext_ln79_1" [src/lenet.cpp:79]   --->   Operation 104 'add' 'add_ln203_15' <Predicate = (!icmp_ln77)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i14 %add_ln203_15 to i64" [src/lenet.cpp:79]   --->   Operation 105 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%layer2_V_addr_7 = getelementptr [4704 x i12]* @layer2_V, i64 0, i64 %zext_ln203_14" [src/lenet.cpp:79]   --->   Operation 106 'getelementptr' 'layer2_V_addr_7' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str22, i32 %tmp_8) nounwind" [src/lenet.cpp:85]   --->   Operation 107 'specregionend' 'empty_174' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %4" [src/lenet.cpp:74]   --->   Operation 108 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i9 %add_ln1117_7 to i64" [src/lenet.cpp:79]   --->   Operation 109 'zext' 'zext_ln1117_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%conv1_V_0_addr = getelementptr [150 x i6]* @conv1_V_0, i64 0, i64 %zext_ln1117_8" [src/lenet.cpp:79]   --->   Operation 110 'getelementptr' 'conv1_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (3.25ns)   --->   "%conv1_V_0_load = load i6* %conv1_V_0_addr, align 1" [src/lenet.cpp:79]   --->   Operation 111 'load' 'conv1_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 6> <ROM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "%conv1_V_0_load = load i6* %conv1_V_0_addr, align 1" [src/lenet.cpp:79]   --->   Operation 112 'load' 'conv1_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 6> <ROM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str23) nounwind" [src/lenet.cpp:77]   --->   Operation 113 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i6 %conv1_V_0_load to i19" [src/lenet.cpp:79]   --->   Operation 114 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i19 %sext_ln1118, %sext_ln77" [src/lenet.cpp:79]   --->   Operation 115 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i.i.i_ifconv, label %_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv" [src/lenet.cpp:78]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [2/2] (3.25ns)   --->   "%p_Val2_32 = load i12* %layer2_V_addr_7, align 2" [src/lenet.cpp:82]   --->   Operation 117 'load' 'p_Val2_32' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>

State 11 <SV = 10> <Delay = 7.91>
ST_11 : Operation 118 [1/2] (3.25ns)   --->   "%p_Val2_32 = load i12* %layer2_V_addr_7, align 2" [src/lenet.cpp:82]   --->   Operation 118 'load' 'p_Val2_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_32, i6 0)" [src/lenet.cpp:82]   --->   Operation 119 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i18 %lhs_V_2 to i19" [src/lenet.cpp:82]   --->   Operation 120 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i19 %r_V to i18" [src/lenet.cpp:82]   --->   Operation 121 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (2.13ns)   --->   "%ret_V = add i19 %r_V, %sext_ln728" [src/lenet.cpp:82]   --->   Operation 122 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (2.13ns)   --->   "%add_ln1192_4 = add i18 %lhs_V_2, %trunc_ln1192" [src/lenet.cpp:82]   --->   Operation 123 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [src/lenet.cpp:82]   --->   Operation 124 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%p_Val2_35 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_4, i32 6, i32 17)" [src/lenet.cpp:82]   --->   Operation 125 'partselect' 'p_Val2_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i19 %r_V to i5" [src/lenet.cpp:82]   --->   Operation 126 'trunc' 'trunc_ln718_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (1.36ns)   --->   "%r_5 = icmp ne i5 %trunc_ln718_2, 0" [src/lenet.cpp:82]   --->   Operation 127 'icmp' 'r_5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_4, i32 17)" [src/lenet.cpp:82]   --->   Operation 128 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%or_ln406 = or i1 %p_Result_31, %r_5" [src/lenet.cpp:82]   --->   Operation 129 'or' 'or_ln406' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 5)" [src/lenet.cpp:82]   --->   Operation 130 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%and_ln415_2 = and i1 %tmp_77, %or_ln406" [src/lenet.cpp:82]   --->   Operation 131 'and' 'and_ln415_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%zext_ln415_2 = zext i1 %and_ln415_2 to i12" [src/lenet.cpp:82]   --->   Operation 132 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.54ns) (out node of the LUT)   --->   "%p_Val2_36 = add i12 %zext_ln415_2, %p_Val2_35" [src/lenet.cpp:82]   --->   Operation 133 'add' 'p_Val2_36' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_36, i32 11)" [src/lenet.cpp:82]   --->   Operation 134 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%xor_ln416_11 = xor i1 %tmp_78, true" [src/lenet.cpp:82]   --->   Operation 135 'xor' 'xor_ln416_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_8 = and i1 %p_Result_32, %xor_ln416_11" [src/lenet.cpp:82]   --->   Operation 136 'and' 'carry_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_36, i32 11)" [src/lenet.cpp:82]   --->   Operation 137 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%Range2_all_ones_2 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [src/lenet.cpp:82]   --->   Operation 138 'bitselect' 'Range2_all_ones_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [src/lenet.cpp:82]   --->   Operation 139 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_2 = xor i1 %tmp_81, true" [src/lenet.cpp:82]   --->   Operation 140 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln416_12 = xor i1 %p_Result_32, true" [src/lenet.cpp:82]   --->   Operation 141 'xor' 'xor_ln416_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%or_ln416_8 = or i1 %tmp_78, %xor_ln416_12" [src/lenet.cpp:82]   --->   Operation 142 'or' 'or_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%or_ln416 = or i1 %or_ln416_8, %xor_ln779_2" [src/lenet.cpp:82]   --->   Operation 143 'or' 'or_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_4 = and i1 %Range2_all_ones_2, %or_ln416" [src/lenet.cpp:82]   --->   Operation 144 'and' 'deleted_ones_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_33, %deleted_ones_4" [src/lenet.cpp:82]   --->   Operation 145 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 146 [1/1] (3.25ns)   --->   "store i12 %p_Val2_36, i12* %layer2_V_addr_7, align 2" [src/lenet.cpp:82]   --->   Operation 146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%and_ln781_2 = and i1 %carry_8, %Range2_all_ones_2" [src/lenet.cpp:82]   --->   Operation 147 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%xor_ln785_7 = xor i1 %Range2_all_ones_2, %carry_8" [src/lenet.cpp:82]   --->   Operation 148 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%or_ln785_2 = or i1 %p_Result_33, %xor_ln785_7" [src/lenet.cpp:82]   --->   Operation 149 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%xor_ln785_8 = xor i1 %p_Result_31, true" [src/lenet.cpp:82]   --->   Operation 150 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_2 = and i1 %or_ln785_2, %xor_ln785_8" [src/lenet.cpp:82]   --->   Operation 151 'and' 'overflow_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_7" [src/lenet.cpp:82]   --->   Operation 152 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_4 = xor i1 %or_ln786_2, true" [src/lenet.cpp:82]   --->   Operation 153 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_31, %xor_ln786_4" [src/lenet.cpp:82]   --->   Operation 154 'and' 'underflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.97ns)   --->   "%or_ln340_8 = or i1 %underflow_4, %overflow_2" [src/lenet.cpp:82]   --->   Operation 155 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %or_ln340_8, label %7, label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/lenet.cpp:82]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %overflow_2, label %8, label %9" [src/lenet.cpp:82]   --->   Operation 157 'br' <Predicate = (or_ln340_8)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %underflow_4, label %10, label %._crit_edge423" [src/lenet.cpp:82]   --->   Operation 158 'br' <Predicate = (or_ln340_8 & !overflow_2)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 159 [1/1] (3.25ns)   --->   "store i12 -2048, i12* %layer2_V_addr_7, align 2" [src/lenet.cpp:82]   --->   Operation 159 'store' <Predicate = (!icmp_ln78 & or_ln340_8 & !overflow_2 & underflow_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "br label %._crit_edge423" [src/lenet.cpp:82]   --->   Operation 160 'br' <Predicate = (!icmp_ln78 & or_ln340_8 & !overflow_2 & underflow_4)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 161 'br' <Predicate = (!icmp_ln78 & or_ln340_8 & !overflow_2)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (3.25ns)   --->   "store i12 2047, i12* %layer2_V_addr_7, align 2" [src/lenet.cpp:82]   --->   Operation 162 'store' <Predicate = (!icmp_ln78 & or_ln340_8 & overflow_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/lenet.cpp:82]   --->   Operation 163 'br' <Predicate = (!icmp_ln78 & or_ln340_8 & overflow_2)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 164 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "br label %5" [src/lenet.cpp:77]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 8.49>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 16)" [src/lenet.cpp:79]   --->   Operation 166 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%p_Val2_30 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %r_V, i32 6, i32 17)" [src/lenet.cpp:79]   --->   Operation 167 'partselect' 'p_Val2_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i19 %r_V to i5" [src/lenet.cpp:79]   --->   Operation 168 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (1.36ns)   --->   "%r_4 = icmp ne i5 %trunc_ln718, 0" [src/lenet.cpp:79]   --->   Operation 169 'icmp' 'r_4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 17)" [src/lenet.cpp:79]   --->   Operation 170 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%r = or i1 %p_Result_s, %r_4" [src/lenet.cpp:79]   --->   Operation 171 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 5)" [src/lenet.cpp:79]   --->   Operation 172 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%and_ln415 = and i1 %tmp_70, %r" [src/lenet.cpp:79]   --->   Operation 173 'and' 'and_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%zext_ln415 = zext i1 %and_ln415 to i12" [src/lenet.cpp:79]   --->   Operation 174 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (1.54ns) (out node of the LUT)   --->   "%p_Val2_31 = add i12 %zext_ln415, %p_Val2_30" [src/lenet.cpp:79]   --->   Operation 175 'add' 'p_Val2_31' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_31, i32 11)" [src/lenet.cpp:79]   --->   Operation 176 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.97ns)   --->   "%xor_ln416_9 = xor i1 %tmp_71, true" [src/lenet.cpp:79]   --->   Operation 177 'xor' 'xor_ln416_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln781)   --->   "%carry_6 = and i1 %p_Result_29, %xor_ln416_9" [src/lenet.cpp:79]   --->   Operation 178 'and' 'carry_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_31, i32 11)" [src/lenet.cpp:79]   --->   Operation 179 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 18)" [src/lenet.cpp:79]   --->   Operation 180 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%and_ln777 = and i1 %p_Result_29, %xor_ln416_9" [src/lenet.cpp:79]   --->   Operation 181 'and' 'and_ln777' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 18)" [src/lenet.cpp:79]   --->   Operation 182 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_74, true" [src/lenet.cpp:79]   --->   Operation 183 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_10 = xor i1 %p_Result_29, true" [src/lenet.cpp:79]   --->   Operation 184 'xor' 'xor_ln416_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_6 = or i1 %tmp_71, %xor_ln416_10" [src/lenet.cpp:79]   --->   Operation 185 'or' 'or_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_7 = or i1 %or_ln416_6, %xor_ln779" [src/lenet.cpp:79]   --->   Operation 186 'or' 'or_ln416_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = and i1 %Range2_all_ones, %or_ln416_7" [src/lenet.cpp:79]   --->   Operation 187 'and' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln781 = and i1 %carry_6, %Range2_all_ones" [src/lenet.cpp:79]   --->   Operation 188 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%xor_ln785 = xor i1 %Range2_all_ones, %and_ln777" [src/lenet.cpp:79]   --->   Operation 189 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%or_ln785 = or i1 %p_Result_30, %xor_ln785" [src/lenet.cpp:79]   --->   Operation 190 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.97ns)   --->   "%xor_ln785_6 = xor i1 %p_Result_s, true" [src/lenet.cpp:79]   --->   Operation 191 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_6" [src/lenet.cpp:79]   --->   Operation 192 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_30, %deleted_ones" [src/lenet.cpp:79]   --->   Operation 193 'and' 'and_ln786' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [src/lenet.cpp:79]   --->   Operation 194 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786_3 = xor i1 %or_ln786, true" [src/lenet.cpp:79]   --->   Operation 195 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_3" [src/lenet.cpp:79]   --->   Operation 196 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln340_5 = or i1 %underflow, %overflow" [src/lenet.cpp:79]   --->   Operation 197 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_7 = or i1 %and_ln786, %xor_ln785_6" [src/lenet.cpp:79]   --->   Operation 198 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_6 = or i1 %or_ln340_7, %and_ln781" [src/lenet.cpp:79]   --->   Operation 199 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340_5, i12 2047, i12 %p_Val2_31" [src/lenet.cpp:79]   --->   Operation 200 'select' 'select_ln340' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%select_ln388 = select i1 %underflow, i12 -2048, i12 %p_Val2_31" [src/lenet.cpp:79]   --->   Operation 201 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_6, i12 %select_ln340, i12 %select_ln388" [src/lenet.cpp:79]   --->   Operation 202 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 11> <Delay = 3.25>
ST_15 : Operation 203 [1/1] (3.25ns)   --->   "store i12 %select_ln340_5, i12* %layer2_V_addr_7, align 2" [src/lenet.cpp:79]   --->   Operation 203 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "br label %11" [src/lenet.cpp:80]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 1.82>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_4, %CONV1_BIAS_SIZE1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 205 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (1.42ns)   --->   "%icmp_ln90 = icmp eq i6 %i1_0, -32" [src/lenet.cpp:90]   --->   Operation 206 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 207 'speclooptripcount' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (1.82ns)   --->   "%i_4 = add i6 %i1_0, 1" [src/lenet.cpp:90]   --->   Operation 208 'add' 'i_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %14, label %CONV1_BIAS_SIZE1_begin" [src/lenet.cpp:90]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str24) nounwind" [src/lenet.cpp:90]   --->   Operation 210 'specloopname' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str24) nounwind" [src/lenet.cpp:90]   --->   Operation 211 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i6 %i1_0 to i10" [src/lenet.cpp:92]   --->   Operation 212 'zext' 'zext_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (1.76ns)   --->   "br label %12" [src/lenet.cpp:92]   --->   Operation 213 'br' <Predicate = (!icmp_ln90)> <Delay = 1.76>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "ret void" [src/lenet.cpp:98]   --->   Operation 214 'ret' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 1.78>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%j2_0 = phi i5 [ 0, %CONV1_BIAS_SIZE1_begin ], [ %j_2, %CONV1_BIAS_SIZE2_end ]"   --->   Operation 215 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (1.36ns)   --->   "%icmp_ln92 = icmp eq i5 %j2_0, -4" [src/lenet.cpp:92]   --->   Operation 216 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 217 'speclooptripcount' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j2_0, 1" [src/lenet.cpp:92]   --->   Operation 218 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %CONV1_BIAS_SIZE1_end, label %CONV1_BIAS_SIZE2_begin" [src/lenet.cpp:92]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str25) nounwind" [src/lenet.cpp:92]   --->   Operation 220 'specloopname' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str25) nounwind" [src/lenet.cpp:92]   --->   Operation 221 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %j2_0 to i14" [src/lenet.cpp:94]   --->   Operation 222 'zext' 'zext_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (1.76ns)   --->   "br label %13" [src/lenet.cpp:94]   --->   Operation 223 'br' <Predicate = (!icmp_ln92)> <Delay = 1.76>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str24, i32 %tmp_s) nounwind" [src/lenet.cpp:97]   --->   Operation 224 'specregionend' 'empty_182' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader" [src/lenet.cpp:90]   --->   Operation 225 'br' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 18 <SV = 4> <Delay = 7.58>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%out_d3_0 = phi i3 [ 0, %CONV1_BIAS_SIZE2_begin ], [ %out_d, %_ZN13ap_fixed_baseILi13ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]"   --->   Operation 226 'phi' 'out_d3_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (1.13ns)   --->   "%icmp_ln94 = icmp eq i3 %out_d3_0, -2" [src/lenet.cpp:94]   --->   Operation 227 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 228 'speclooptripcount' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (1.65ns)   --->   "%out_d = add i3 %out_d3_0, 1" [src/lenet.cpp:94]   --->   Operation 229 'add' 'out_d' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %CONV1_BIAS_SIZE2_end, label %_ZN13ap_fixed_baseILi13ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [src/lenet.cpp:94]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %out_d3_0, i5 0)" [src/lenet.cpp:95]   --->   Operation 231 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i8 %tmp_12 to i9" [src/lenet.cpp:95]   --->   Operation 232 'zext' 'zext_ln1265' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %out_d3_0, i2 0)" [src/lenet.cpp:95]   --->   Operation 233 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1265_4 = zext i5 %tmp_13 to i9" [src/lenet.cpp:95]   --->   Operation 234 'zext' 'zext_ln1265_4' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (1.91ns)   --->   "%sub_ln1265 = sub i9 %zext_ln1265, %zext_ln1265_4" [src/lenet.cpp:95]   --->   Operation 235 'sub' 'sub_ln1265' <Predicate = (!icmp_ln94)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i9 %sub_ln1265 to i10" [src/lenet.cpp:95]   --->   Operation 236 'sext' 'sext_ln1265_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (1.82ns)   --->   "%add_ln1265 = add i10 %sext_ln1265_1, %zext_ln92" [src/lenet.cpp:95]   --->   Operation 237 'add' 'add_ln1265' <Predicate = (!icmp_ln94)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln1265 = trunc i10 %add_ln1265 to i9" [src/lenet.cpp:95]   --->   Operation 238 'trunc' 'trunc_ln1265' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %trunc_ln1265, i5 0)" [src/lenet.cpp:95]   --->   Operation 239 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_63 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln1265, i2 0)" [src/lenet.cpp:95]   --->   Operation 240 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i12 %tmp_63 to i14" [src/lenet.cpp:95]   --->   Operation 241 'sext' 'sext_ln1265_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1265_1 = sub i14 %p_shl6_cast, %sext_ln1265_2" [src/lenet.cpp:95]   --->   Operation 242 'sub' 'sub_ln1265_1' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 243 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln1265_4 = add i14 %sub_ln1265_1, %zext_ln94" [src/lenet.cpp:95]   --->   Operation 243 'add' 'add_ln1265_4' <Predicate = (!icmp_ln94)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1265_5 = zext i14 %add_ln1265_4 to i64" [src/lenet.cpp:95]   --->   Operation 244 'zext' 'zext_ln1265_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%layer2_V_addr = getelementptr [4704 x i12]* @layer2_V, i64 0, i64 %zext_ln1265_5" [src/lenet.cpp:95]   --->   Operation 245 'getelementptr' 'layer2_V_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str25, i32 %tmp_6) nounwind" [src/lenet.cpp:96]   --->   Operation 246 'specregionend' 'empty_181' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "br label %12" [src/lenet.cpp:92]   --->   Operation 247 'br' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 3.25>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i3 %out_d3_0 to i64" [src/lenet.cpp:95]   --->   Operation 248 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12* %layer2_V_addr, align 2" [src/lenet.cpp:95]   --->   Operation 249 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%conv1_bias_V_addr = getelementptr [6 x i3]* @conv1_bias_V, i64 0, i64 %zext_ln95" [src/lenet.cpp:95]   --->   Operation 250 'getelementptr' 'conv1_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [2/2] (3.25ns)   --->   "%p_Val2_26 = load i3* %conv1_bias_V_addr, align 1" [src/lenet.cpp:95]   --->   Operation 251 'load' 'p_Val2_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 6> <ROM>

State 20 <SV = 6> <Delay = 8.74>
ST_20 : Operation 252 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12* %layer2_V_addr, align 2" [src/lenet.cpp:95]   --->   Operation 252 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %p_Val2_s to i13" [src/lenet.cpp:95]   --->   Operation 253 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 254 [1/2] (3.25ns)   --->   "%p_Val2_26 = load i3* %conv1_bias_V_addr, align 1" [src/lenet.cpp:95]   --->   Operation 254 'load' 'p_Val2_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 6> <ROM>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i3 %p_Val2_26 to i12" [src/lenet.cpp:95]   --->   Operation 255 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%rhs_V = sext i3 %p_Val2_26 to i13" [src/lenet.cpp:95]   --->   Operation 256 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (1.54ns)   --->   "%ret_V_4 = add nsw i13 %lhs_V, %rhs_V" [src/lenet.cpp:95]   --->   Operation 257 'add' 'ret_V_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_4, i32 12)" [src/lenet.cpp:95]   --->   Operation 258 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (1.54ns)   --->   "%p_Val2_28 = add i12 %sext_ln1265, %p_Val2_s" [src/lenet.cpp:95]   --->   Operation 259 'add' 'p_Val2_28' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_28, i32 11)" [src/lenet.cpp:95]   --->   Operation 260 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786 = xor i1 %p_Result_35, true" [src/lenet.cpp:95]   --->   Operation 261 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%underflow_3 = and i1 %p_Result_34, %xor_ln786" [src/lenet.cpp:95]   --->   Operation 262 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln340 = xor i1 %p_Result_34, %p_Result_35" [src/lenet.cpp:95]   --->   Operation 263 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln340_2 = xor i1 %p_Result_34, true" [src/lenet.cpp:95]   --->   Operation 264 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln340 = or i1 %p_Result_35, %xor_ln340_2" [src/lenet.cpp:95]   --->   Operation 265 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%select_ln340_2 = select i1 %xor_ln340, i12 2047, i12 %p_Val2_28" [src/lenet.cpp:95]   --->   Operation 266 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %underflow_3, i12 -2048, i12 %p_Val2_28" [src/lenet.cpp:95]   --->   Operation 267 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340, i12 %select_ln340_2, i12 %select_ln388_2" [src/lenet.cpp:95]   --->   Operation 268 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i12 %select_ln340_4 to i11" [src/lenet.cpp:46->src/lenet.cpp:95]   --->   Operation 269 'trunc' 'trunc_ln1494' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %select_ln340_4, 0" [src/lenet.cpp:46->src/lenet.cpp:95]   --->   Operation 270 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 3.94>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str26) nounwind" [src/lenet.cpp:95]   --->   Operation 271 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.69ns)   --->   "%select_ln46 = select i1 %icmp_ln1494, i11 %trunc_ln1494, i11 0" [src/lenet.cpp:46->src/lenet.cpp:95]   --->   Operation 272 'select' 'select_ln46' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %select_ln46 to i12" [src/lenet.cpp:46->src/lenet.cpp:95]   --->   Operation 273 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 274 [1/1] (3.25ns)   --->   "store i12 %zext_ln46, i12* %layer2_V_addr, align 2" [src/lenet.cpp:95]   --->   Operation 274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "br label %13" [src/lenet.cpp:94]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln68           (br               ) [ 0111111111111111000000]
i_0               (phi              ) [ 0011111111111111000000]
zext_ln68         (zext             ) [ 0001111111111111000000]
icmp_ln68         (icmp             ) [ 0011111111111111000000]
empty             (speclooptripcount) [ 0000000000000000000000]
i                 (add              ) [ 0111111111111111000000]
br_ln68           (br               ) [ 0000000000000000000000]
specloopname_ln68 (specloopname     ) [ 0000000000000000000000]
tmp               (specregionbegin  ) [ 0001111111111111000000]
zext_ln70_1       (zext             ) [ 0001111111111111000000]
br_ln70           (br               ) [ 0011111111111111000000]
br_ln90           (br               ) [ 0011111111111111111111]
j_0               (phi              ) [ 0001000000000000000000]
zext_ln70         (zext             ) [ 0000111111111111000000]
icmp_ln70         (icmp             ) [ 0011111111111111000000]
empty_170         (speclooptripcount) [ 0000000000000000000000]
j                 (add              ) [ 0011111111111111000000]
br_ln70           (br               ) [ 0000000000000000000000]
specloopname_ln70 (specloopname     ) [ 0000000000000000000000]
tmp_5             (specregionbegin  ) [ 0000111111111111000000]
or_ln78           (or               ) [ 0000000000000000000000]
icmp_ln78         (icmp             ) [ 0000111111111111000000]
zext_ln72         (zext             ) [ 0000111111111111000000]
br_ln72           (br               ) [ 0011111111111111000000]
empty_177         (specregionend    ) [ 0000000000000000000000]
br_ln68           (br               ) [ 0111111111111111000000]
row_0             (phi              ) [ 0000100000000000000000]
icmp_ln72         (icmp             ) [ 0011111111111111000000]
empty_171         (speclooptripcount) [ 0000000000000000000000]
row               (add              ) [ 0011111111111111000000]
br_ln72           (br               ) [ 0000000000000000000000]
specloopname_ln72 (specloopname     ) [ 0000000000000000000000]
tmp_7             (specregionbegin  ) [ 0000011111111111000000]
zext_ln79         (zext             ) [ 0000011111111111000000]
add_ln79          (add              ) [ 0000011111111111000000]
br_ln74           (br               ) [ 0011111111111111000000]
empty_176         (specregionend    ) [ 0000000000000000000000]
br_ln70           (br               ) [ 0011111111111111000000]
col_0             (phi              ) [ 0000011000000000000000]
icmp_ln74         (icmp             ) [ 0011111111111111000000]
empty_172         (speclooptripcount) [ 0000000000000000000000]
col               (add              ) [ 0011111111111111000000]
br_ln74           (br               ) [ 0000000000000000000000]
add_ln79_1        (add              ) [ 0000000000000000000000]
tmp_14            (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1116       (zext             ) [ 0000000000000000000000]
layer1_V_addr     (getelementptr    ) [ 0000001000000000000000]
empty_175         (specregionend    ) [ 0000000000000000000000]
br_ln72           (br               ) [ 0011111111111111000000]
specloopname_ln74 (specloopname     ) [ 0000000000000000000000]
tmp_8             (specregionbegin  ) [ 0000000111111111000000]
zext_ln79_1       (zext             ) [ 0000000111111111000000]
layer1_V_load     (load             ) [ 0000000000000000000000]
sext_ln77         (sext             ) [ 0000000111111111000000]
br_ln77           (br               ) [ 0011111111111111000000]
out_d_0           (phi              ) [ 0000000100000000000000]
icmp_ln77         (icmp             ) [ 0011111111111111000000]
empty_173         (speclooptripcount) [ 0000000000000000000000]
out_d_2           (add              ) [ 0011111111111111000000]
br_ln77           (br               ) [ 0000000000000000000000]
zext_ln1117       (zext             ) [ 0000000000000000000000]
tmp_15            (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1117_4     (zext             ) [ 0000000000000000000000]
zext_ln1117_5     (zext             ) [ 0000000000000000000000]
add_ln1117        (add              ) [ 0000000000000000000000]
add_ln1117_5      (add              ) [ 0000000000000000000000]
zext_ln1117_6     (zext             ) [ 0000000000000000000000]
tmp_66            (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1117_7     (zext             ) [ 0000000000000000000000]
add_ln1117_6      (add              ) [ 0000000000000000000000]
add_ln1117_7      (add              ) [ 0000000010000000000000]
tmp_16            (bitconcatenate   ) [ 0000000000000000000000]
zext_ln203        (zext             ) [ 0000000000000000000000]
sub_ln203         (sub              ) [ 0000000000000000000000]
sext_ln203        (sext             ) [ 0000000000000000000000]
add_ln203         (add              ) [ 0000000000000000000000]
trunc_ln203       (trunc            ) [ 0000000000000000000000]
p_shl_cast        (bitconcatenate   ) [ 0000000000000000000000]
tmp_67            (bitconcatenate   ) [ 0000000000000000000000]
sext_ln203_2      (sext             ) [ 0000000000000000000000]
sub_ln203_2       (sub              ) [ 0000000000000000000000]
add_ln203_15      (add              ) [ 0000000000000000000000]
zext_ln203_14     (zext             ) [ 0000000000000000000000]
layer2_V_addr_7   (getelementptr    ) [ 0000000011111111000000]
empty_174         (specregionend    ) [ 0000000000000000000000]
br_ln74           (br               ) [ 0011111111111111000000]
zext_ln1117_8     (zext             ) [ 0000000000000000000000]
conv1_V_0_addr    (getelementptr    ) [ 0000000001000000000000]
conv1_V_0_load    (load             ) [ 0000000000100000000000]
specloopname_ln77 (specloopname     ) [ 0000000000000000000000]
sext_ln1118       (sext             ) [ 0000000000000000000000]
r_V               (mul              ) [ 0000000000010010000000]
br_ln78           (br               ) [ 0000000000000000000000]
p_Val2_32         (load             ) [ 0000000000000000000000]
lhs_V_2           (bitconcatenate   ) [ 0000000000000000000000]
sext_ln728        (sext             ) [ 0000000000000000000000]
trunc_ln1192      (trunc            ) [ 0000000000000000000000]
ret_V             (add              ) [ 0000000000000000000000]
add_ln1192_4      (add              ) [ 0000000000000000000000]
p_Result_31       (bitselect        ) [ 0000000000001000000000]
p_Val2_35         (partselect       ) [ 0000000000000000000000]
trunc_ln718_2     (trunc            ) [ 0000000000000000000000]
r_5               (icmp             ) [ 0000000000000000000000]
p_Result_32       (bitselect        ) [ 0000000000000000000000]
or_ln406          (or               ) [ 0000000000000000000000]
tmp_77            (bitselect        ) [ 0000000000000000000000]
and_ln415_2       (and              ) [ 0000000000000000000000]
zext_ln415_2      (zext             ) [ 0000000000000000000000]
p_Val2_36         (add              ) [ 0000000000001000000000]
tmp_78            (bitselect        ) [ 0000000000000000000000]
xor_ln416_11      (xor              ) [ 0000000000000000000000]
carry_8           (and              ) [ 0000000000001000000000]
p_Result_33       (bitselect        ) [ 0000000000001000000000]
Range2_all_ones_2 (bitselect        ) [ 0000000000001000000000]
tmp_81            (bitselect        ) [ 0000000000000000000000]
xor_ln779_2       (xor              ) [ 0000000000000000000000]
xor_ln416_12      (xor              ) [ 0000000000000000000000]
or_ln416_8        (or               ) [ 0000000000000000000000]
or_ln416          (or               ) [ 0000000000000000000000]
deleted_ones_4    (and              ) [ 0000000000000000000000]
and_ln786_7       (and              ) [ 0000000000001000000000]
store_ln82        (store            ) [ 0000000000000000000000]
and_ln781_2       (and              ) [ 0000000000000000000000]
xor_ln785_7       (xor              ) [ 0000000000000000000000]
or_ln785_2        (or               ) [ 0000000000000000000000]
xor_ln785_8       (xor              ) [ 0000000000000000000000]
overflow_2        (and              ) [ 0011111111111111000000]
or_ln786_2        (or               ) [ 0000000000000000000000]
xor_ln786_4       (xor              ) [ 0000000000000000000000]
underflow_4       (and              ) [ 0011111111100111000000]
or_ln340_8        (or               ) [ 0011111111111111000000]
br_ln82           (br               ) [ 0000000000000000000000]
br_ln82           (br               ) [ 0000000000000000000000]
br_ln82           (br               ) [ 0000000000000000000000]
store_ln82        (store            ) [ 0000000000000000000000]
br_ln82           (br               ) [ 0000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000]
store_ln82        (store            ) [ 0000000000000000000000]
br_ln82           (br               ) [ 0000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000]
br_ln77           (br               ) [ 0011111111111111000000]
p_Result_s        (bitselect        ) [ 0000000000000000000000]
p_Val2_30         (partselect       ) [ 0000000000000000000000]
trunc_ln718       (trunc            ) [ 0000000000000000000000]
r_4               (icmp             ) [ 0000000000000000000000]
p_Result_29       (bitselect        ) [ 0000000000000000000000]
r                 (or               ) [ 0000000000000000000000]
tmp_70            (bitselect        ) [ 0000000000000000000000]
and_ln415         (and              ) [ 0000000000000000000000]
zext_ln415        (zext             ) [ 0000000000000000000000]
p_Val2_31         (add              ) [ 0000000000000000000000]
tmp_71            (bitselect        ) [ 0000000000000000000000]
xor_ln416_9       (xor              ) [ 0000000000000000000000]
carry_6           (and              ) [ 0000000000000000000000]
p_Result_30       (bitselect        ) [ 0000000000000000000000]
Range2_all_ones   (bitselect        ) [ 0000000000000000000000]
and_ln777         (and              ) [ 0000000000000000000000]
tmp_74            (bitselect        ) [ 0000000000000000000000]
xor_ln779         (xor              ) [ 0000000000000000000000]
xor_ln416_10      (xor              ) [ 0000000000000000000000]
or_ln416_6        (or               ) [ 0000000000000000000000]
or_ln416_7        (or               ) [ 0000000000000000000000]
deleted_ones      (and              ) [ 0000000000000000000000]
and_ln781         (and              ) [ 0000000000000000000000]
xor_ln785         (xor              ) [ 0000000000000000000000]
or_ln785          (or               ) [ 0000000000000000000000]
xor_ln785_6       (xor              ) [ 0000000000000000000000]
overflow          (and              ) [ 0000000000000000000000]
and_ln786         (and              ) [ 0000000000000000000000]
or_ln786          (or               ) [ 0000000000000000000000]
xor_ln786_3       (xor              ) [ 0000000000000000000000]
underflow         (and              ) [ 0000000000000000000000]
or_ln340_5        (or               ) [ 0000000000000000000000]
or_ln340_7        (or               ) [ 0000000000000000000000]
or_ln340_6        (or               ) [ 0000000000000000000000]
select_ln340      (select           ) [ 0000000000000000000000]
select_ln388      (select           ) [ 0000000000000000000000]
select_ln340_5    (select           ) [ 0000000000000001000000]
store_ln79        (store            ) [ 0000000000000000000000]
br_ln80           (br               ) [ 0000000000000000000000]
i1_0              (phi              ) [ 0000000000000000100000]
icmp_ln90         (icmp             ) [ 0000000000000000111111]
empty_178         (speclooptripcount) [ 0000000000000000000000]
i_4               (add              ) [ 0010000000000000111111]
br_ln90           (br               ) [ 0000000000000000000000]
specloopname_ln90 (specloopname     ) [ 0000000000000000000000]
tmp_s             (specregionbegin  ) [ 0000000000000000011111]
zext_ln92         (zext             ) [ 0000000000000000011111]
br_ln92           (br               ) [ 0000000000000000111111]
ret_ln98          (ret              ) [ 0000000000000000000000]
j2_0              (phi              ) [ 0000000000000000010000]
icmp_ln92         (icmp             ) [ 0000000000000000111111]
empty_179         (speclooptripcount) [ 0000000000000000000000]
j_2               (add              ) [ 0000000000000000111111]
br_ln92           (br               ) [ 0000000000000000000000]
specloopname_ln92 (specloopname     ) [ 0000000000000000000000]
tmp_6             (specregionbegin  ) [ 0000000000000000001111]
zext_ln94         (zext             ) [ 0000000000000000001111]
br_ln94           (br               ) [ 0000000000000000111111]
empty_182         (specregionend    ) [ 0000000000000000000000]
br_ln90           (br               ) [ 0010000000000000111111]
out_d3_0          (phi              ) [ 0000000000000000001100]
icmp_ln94         (icmp             ) [ 0000000000000000111111]
empty_180         (speclooptripcount) [ 0000000000000000000000]
out_d             (add              ) [ 0000000000000000111111]
br_ln94           (br               ) [ 0000000000000000000000]
tmp_12            (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1265       (zext             ) [ 0000000000000000000000]
tmp_13            (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1265_4     (zext             ) [ 0000000000000000000000]
sub_ln1265        (sub              ) [ 0000000000000000000000]
sext_ln1265_1     (sext             ) [ 0000000000000000000000]
add_ln1265        (add              ) [ 0000000000000000000000]
trunc_ln1265      (trunc            ) [ 0000000000000000000000]
p_shl6_cast       (bitconcatenate   ) [ 0000000000000000000000]
tmp_63            (bitconcatenate   ) [ 0000000000000000000000]
sext_ln1265_2     (sext             ) [ 0000000000000000000000]
sub_ln1265_1      (sub              ) [ 0000000000000000000000]
add_ln1265_4      (add              ) [ 0000000000000000000000]
zext_ln1265_5     (zext             ) [ 0000000000000000000000]
layer2_V_addr     (getelementptr    ) [ 0000000000000000000111]
empty_181         (specregionend    ) [ 0000000000000000000000]
br_ln92           (br               ) [ 0000000000000000111111]
zext_ln95         (zext             ) [ 0000000000000000000000]
conv1_bias_V_addr (getelementptr    ) [ 0000000000000000000010]
p_Val2_s          (load             ) [ 0000000000000000000000]
lhs_V             (sext             ) [ 0000000000000000000000]
p_Val2_26         (load             ) [ 0000000000000000000000]
sext_ln1265       (sext             ) [ 0000000000000000000000]
rhs_V             (sext             ) [ 0000000000000000000000]
ret_V_4           (add              ) [ 0000000000000000000000]
p_Result_34       (bitselect        ) [ 0000000000000000000000]
p_Val2_28         (add              ) [ 0000000000000000000000]
p_Result_35       (bitselect        ) [ 0000000000000000000000]
xor_ln786         (xor              ) [ 0000000000000000000000]
underflow_3       (and              ) [ 0000000000000000000000]
xor_ln340         (xor              ) [ 0000000000000000000000]
xor_ln340_2       (xor              ) [ 0000000000000000000000]
or_ln340          (or               ) [ 0000000000000000000000]
select_ln340_2    (select           ) [ 0000000000000000000000]
select_ln388_2    (select           ) [ 0000000000000000000000]
select_ln340_4    (select           ) [ 0000000000000000000000]
trunc_ln1494      (trunc            ) [ 0000000000000000000001]
icmp_ln1494       (icmp             ) [ 0000000000000000000001]
specloopname_ln95 (specloopname     ) [ 0000000000000000000000]
select_ln46       (select           ) [ 0000000000000000000000]
zext_ln46         (zext             ) [ 0000000000000000000000]
store_ln95        (store            ) [ 0000000000000000000000]
br_ln94           (br               ) [ 0000000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="layer1_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_V_addr/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_V_load/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="layer2_V_addr_7_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="14" slack="0"/>
<pin id="131" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_V_addr_7/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv1_V_0_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_V_0_addr/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_V_0_load/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="1"/>
<pin id="149" dir="0" index="1" bw="12" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_32/10 store_ln82/12 store_ln82/13 store_ln82/13 store_ln79/15 p_Val2_s/19 store_ln95/21 "/>
</bind>
</comp>

<comp id="154" class="1004" name="layer2_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="14" slack="0"/>
<pin id="158" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_V_addr/18 "/>
</bind>
</comp>

<comp id="161" class="1004" name="conv1_bias_V_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_bias_V_addr/19 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_26/19 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="1"/>
<pin id="176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="j_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="row_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="row_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="col_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="col_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="out_d_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="1"/>
<pin id="222" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="out_d_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i1_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="i1_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/16 "/>
</bind>
</comp>

<comp id="242" class="1005" name="j2_0_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="1"/>
<pin id="244" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="j2_0_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/17 "/>
</bind>
</comp>

<comp id="253" class="1005" name="out_d3_0_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_d3_0 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="out_d3_0_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d3_0/18 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln68_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln68_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln70_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln70_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln70_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="j_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="or_ln78_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="3" slack="1"/>
<pin id="304" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln78_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln72_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln72_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="row_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln79_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln79_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="2"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln74_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="col_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln79_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="2"/>
<pin id="353" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_14_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="1"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln1116_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln79_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln77_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln77_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="out_d_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln1117_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_15_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln1117_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_4/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln1117_5_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_5/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln1117_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln1117_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="3" slack="5"/>
<pin id="416" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_5/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln1117_6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_6/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_66_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln1117_7_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_7/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln1117_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_6/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln1117_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="4"/>
<pin id="443" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_7/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_16_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln203_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sub_ln203_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln203_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln203_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="3"/>
<pin id="470" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln203_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_shl_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="14" slack="0"/>
<pin id="478" dir="0" index="1" bw="9" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_67_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="0" index="1" bw="10" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln203_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_2/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sub_ln203_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="14" slack="0"/>
<pin id="498" dir="0" index="1" bw="12" slack="0"/>
<pin id="499" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_2/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln203_15_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="1"/>
<pin id="505" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_15/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln203_14_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln1117_8_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="9" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_8/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln1118_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="1"/>
<pin id="518" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="lhs_V_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="18" slack="0"/>
<pin id="521" dir="0" index="1" bw="12" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/11 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln728_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="18" slack="0"/>
<pin id="529" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln1192_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="18" slack="1"/>
<pin id="533" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/11 "/>
</bind>
</comp>

<comp id="534" class="1004" name="ret_V_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="18" slack="1"/>
<pin id="536" dir="0" index="1" bw="18" slack="0"/>
<pin id="537" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/11 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln1192_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="18" slack="0"/>
<pin id="541" dir="0" index="1" bw="18" slack="0"/>
<pin id="542" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/11 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_Result_31_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="19" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_Val2_35_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="0"/>
<pin id="555" dir="0" index="1" bw="18" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="0" index="3" bw="6" slack="0"/>
<pin id="558" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_35/11 "/>
</bind>
</comp>

<comp id="563" class="1004" name="trunc_ln718_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="18" slack="1"/>
<pin id="565" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_2/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="r_5_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_5/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_32_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="18" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln406_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln406/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_77_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="18" slack="1"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="and_ln415_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_2/11 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln415_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/11 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_Val2_36_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="12" slack="0"/>
<pin id="606" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_36/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_78_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="12" slack="0"/>
<pin id="612" dir="0" index="2" bw="5" slack="0"/>
<pin id="613" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/11 "/>
</bind>
</comp>

<comp id="617" class="1004" name="xor_ln416_11_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_11/11 "/>
</bind>
</comp>

<comp id="623" class="1004" name="carry_8_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_8/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_Result_33_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="12" slack="0"/>
<pin id="632" dir="0" index="2" bw="5" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_33/11 "/>
</bind>
</comp>

<comp id="637" class="1004" name="Range2_all_ones_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="19" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones_2/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_81_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="19" slack="0"/>
<pin id="648" dir="0" index="2" bw="6" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln779_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/11 "/>
</bind>
</comp>

<comp id="659" class="1004" name="xor_ln416_12_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_12/11 "/>
</bind>
</comp>

<comp id="665" class="1004" name="or_ln416_8_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_8/11 "/>
</bind>
</comp>

<comp id="671" class="1004" name="or_ln416_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/11 "/>
</bind>
</comp>

<comp id="677" class="1004" name="deleted_ones_4_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_ones_4/11 "/>
</bind>
</comp>

<comp id="683" class="1004" name="and_ln786_7_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_7/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="and_ln781_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="1" slack="1"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/12 "/>
</bind>
</comp>

<comp id="693" class="1004" name="xor_ln785_7_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="0" index="1" bw="1" slack="1"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/12 "/>
</bind>
</comp>

<comp id="697" class="1004" name="or_ln785_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/12 "/>
</bind>
</comp>

<comp id="702" class="1004" name="xor_ln785_8_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_8/12 "/>
</bind>
</comp>

<comp id="707" class="1004" name="overflow_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln786_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="1"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/12 "/>
</bind>
</comp>

<comp id="718" class="1004" name="xor_ln786_4_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/12 "/>
</bind>
</comp>

<comp id="724" class="1004" name="underflow_4_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="or_ln340_8_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_8/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Result_s_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="18" slack="1"/>
<pin id="738" dir="0" index="2" bw="6" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/14 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_Val2_30_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="0" index="1" bw="18" slack="1"/>
<pin id="745" dir="0" index="2" bw="4" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_30/14 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln718_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="18" slack="1"/>
<pin id="753" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/14 "/>
</bind>
</comp>

<comp id="754" class="1004" name="r_4_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="0" index="1" bw="5" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_4/14 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_Result_29_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="18" slack="1"/>
<pin id="763" dir="0" index="2" bw="6" slack="0"/>
<pin id="764" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/14 "/>
</bind>
</comp>

<comp id="767" class="1004" name="r_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_70_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="18" slack="1"/>
<pin id="776" dir="0" index="2" bw="4" slack="0"/>
<pin id="777" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/14 "/>
</bind>
</comp>

<comp id="780" class="1004" name="and_ln415_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/14 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln415_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/14 "/>
</bind>
</comp>

<comp id="790" class="1004" name="p_Val2_31_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="12" slack="0"/>
<pin id="793" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_31/14 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_71_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="12" slack="0"/>
<pin id="799" dir="0" index="2" bw="5" slack="0"/>
<pin id="800" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/14 "/>
</bind>
</comp>

<comp id="804" class="1004" name="xor_ln416_9_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_9/14 "/>
</bind>
</comp>

<comp id="810" class="1004" name="carry_6_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_6/14 "/>
</bind>
</comp>

<comp id="816" class="1004" name="p_Result_30_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="12" slack="0"/>
<pin id="819" dir="0" index="2" bw="5" slack="0"/>
<pin id="820" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/14 "/>
</bind>
</comp>

<comp id="824" class="1004" name="Range2_all_ones_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="18" slack="1"/>
<pin id="827" dir="0" index="2" bw="6" slack="0"/>
<pin id="828" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones/14 "/>
</bind>
</comp>

<comp id="831" class="1004" name="and_ln777_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln777/14 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_74_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="18" slack="1"/>
<pin id="840" dir="0" index="2" bw="6" slack="0"/>
<pin id="841" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/14 "/>
</bind>
</comp>

<comp id="844" class="1004" name="xor_ln779_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/14 "/>
</bind>
</comp>

<comp id="850" class="1004" name="xor_ln416_10_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_10/14 "/>
</bind>
</comp>

<comp id="856" class="1004" name="or_ln416_6_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_6/14 "/>
</bind>
</comp>

<comp id="862" class="1004" name="or_ln416_7_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_7/14 "/>
</bind>
</comp>

<comp id="868" class="1004" name="deleted_ones_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_ones/14 "/>
</bind>
</comp>

<comp id="874" class="1004" name="and_ln781_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/14 "/>
</bind>
</comp>

<comp id="880" class="1004" name="xor_ln785_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/14 "/>
</bind>
</comp>

<comp id="886" class="1004" name="or_ln785_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/14 "/>
</bind>
</comp>

<comp id="892" class="1004" name="xor_ln785_6_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/14 "/>
</bind>
</comp>

<comp id="898" class="1004" name="overflow_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/14 "/>
</bind>
</comp>

<comp id="904" class="1004" name="and_ln786_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/14 "/>
</bind>
</comp>

<comp id="910" class="1004" name="or_ln786_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/14 "/>
</bind>
</comp>

<comp id="916" class="1004" name="xor_ln786_3_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/14 "/>
</bind>
</comp>

<comp id="922" class="1004" name="underflow_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/14 "/>
</bind>
</comp>

<comp id="928" class="1004" name="or_ln340_5_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/14 "/>
</bind>
</comp>

<comp id="934" class="1004" name="or_ln340_7_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_7/14 "/>
</bind>
</comp>

<comp id="940" class="1004" name="or_ln340_6_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/14 "/>
</bind>
</comp>

<comp id="946" class="1004" name="select_ln340_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="12" slack="0"/>
<pin id="949" dir="0" index="2" bw="12" slack="0"/>
<pin id="950" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/14 "/>
</bind>
</comp>

<comp id="954" class="1004" name="select_ln388_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="12" slack="0"/>
<pin id="957" dir="0" index="2" bw="12" slack="0"/>
<pin id="958" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/14 "/>
</bind>
</comp>

<comp id="962" class="1004" name="select_ln340_5_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="12" slack="0"/>
<pin id="965" dir="0" index="2" bw="12" slack="0"/>
<pin id="966" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_5/14 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln90_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="6" slack="0"/>
<pin id="972" dir="0" index="1" bw="6" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/16 "/>
</bind>
</comp>

<comp id="976" class="1004" name="i_4_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/16 "/>
</bind>
</comp>

<comp id="982" class="1004" name="zext_ln92_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="6" slack="0"/>
<pin id="984" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/16 "/>
</bind>
</comp>

<comp id="986" class="1004" name="icmp_ln92_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="5" slack="0"/>
<pin id="988" dir="0" index="1" bw="5" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/17 "/>
</bind>
</comp>

<comp id="992" class="1004" name="j_2_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="5" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/17 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln94_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="5" slack="0"/>
<pin id="1000" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/17 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="icmp_ln94_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="3" slack="0"/>
<pin id="1004" dir="0" index="1" bw="3" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/18 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="out_d_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="3" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/18 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_12_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="0" index="1" bw="3" slack="0"/>
<pin id="1017" dir="0" index="2" bw="1" slack="0"/>
<pin id="1018" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/18 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="zext_ln1265_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/18 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_13_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="5" slack="0"/>
<pin id="1028" dir="0" index="1" bw="3" slack="0"/>
<pin id="1029" dir="0" index="2" bw="1" slack="0"/>
<pin id="1030" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/18 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln1265_4_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="5" slack="0"/>
<pin id="1036" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_4/18 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sub_ln1265_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="0"/>
<pin id="1040" dir="0" index="1" bw="5" slack="0"/>
<pin id="1041" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265/18 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sext_ln1265_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="9" slack="0"/>
<pin id="1046" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265_1/18 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="add_ln1265_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="9" slack="0"/>
<pin id="1050" dir="0" index="1" bw="6" slack="2"/>
<pin id="1051" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/18 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="trunc_ln1265_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="10" slack="0"/>
<pin id="1055" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1265/18 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="p_shl6_cast_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="14" slack="0"/>
<pin id="1059" dir="0" index="1" bw="9" slack="0"/>
<pin id="1060" dir="0" index="2" bw="1" slack="0"/>
<pin id="1061" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/18 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_63_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="12" slack="0"/>
<pin id="1067" dir="0" index="1" bw="10" slack="0"/>
<pin id="1068" dir="0" index="2" bw="1" slack="0"/>
<pin id="1069" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/18 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sext_ln1265_2_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="12" slack="0"/>
<pin id="1075" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265_2/18 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sub_ln1265_1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="14" slack="0"/>
<pin id="1079" dir="0" index="1" bw="12" slack="0"/>
<pin id="1080" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265_1/18 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="add_ln1265_4_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="14" slack="0"/>
<pin id="1085" dir="0" index="1" bw="5" slack="1"/>
<pin id="1086" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265_4/18 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="zext_ln1265_5_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="14" slack="0"/>
<pin id="1090" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_5/18 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln95_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="3" slack="1"/>
<pin id="1095" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/19 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="lhs_V_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="12" slack="0"/>
<pin id="1100" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/20 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sext_ln1265_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="3" slack="0"/>
<pin id="1104" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/20 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="rhs_V_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="3" slack="0"/>
<pin id="1108" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/20 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="ret_V_4_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="12" slack="0"/>
<pin id="1112" dir="0" index="1" bw="3" slack="0"/>
<pin id="1113" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/20 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="p_Result_34_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="13" slack="0"/>
<pin id="1119" dir="0" index="2" bw="5" slack="0"/>
<pin id="1120" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_34/20 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="p_Val2_28_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="3" slack="0"/>
<pin id="1126" dir="0" index="1" bw="12" slack="0"/>
<pin id="1127" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_28/20 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="p_Result_35_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="0" index="1" bw="12" slack="0"/>
<pin id="1133" dir="0" index="2" bw="5" slack="0"/>
<pin id="1134" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_35/20 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="xor_ln786_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/20 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="underflow_3_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/20 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="xor_ln340_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/20 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="xor_ln340_2_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/20 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="or_ln340_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/20 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="select_ln340_2_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="12" slack="0"/>
<pin id="1171" dir="0" index="2" bw="12" slack="0"/>
<pin id="1172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/20 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="select_ln388_2_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="0"/>
<pin id="1178" dir="0" index="1" bw="12" slack="0"/>
<pin id="1179" dir="0" index="2" bw="12" slack="0"/>
<pin id="1180" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/20 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="select_ln340_4_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="12" slack="0"/>
<pin id="1187" dir="0" index="2" bw="12" slack="0"/>
<pin id="1188" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/20 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="trunc_ln1494_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="12" slack="0"/>
<pin id="1194" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/20 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="icmp_ln1494_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="12" slack="0"/>
<pin id="1198" dir="0" index="1" bw="12" slack="0"/>
<pin id="1199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/20 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="select_ln46_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="0" index="1" bw="11" slack="1"/>
<pin id="1205" dir="0" index="2" bw="11" slack="0"/>
<pin id="1206" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/21 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="zext_ln46_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="11" slack="0"/>
<pin id="1210" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/21 "/>
</bind>
</comp>

<comp id="1213" class="1007" name="r_V_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="6" slack="0"/>
<pin id="1215" dir="0" index="1" bw="12" slack="4"/>
<pin id="1216" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="zext_ln68_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="5" slack="2"/>
<pin id="1220" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln68 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="i_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="3" slack="0"/>
<pin id="1228" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1231" class="1005" name="zext_ln70_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="6" slack="5"/>
<pin id="1233" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln70_1 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="zext_ln70_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="5" slack="2"/>
<pin id="1238" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="j_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="3" slack="0"/>
<pin id="1246" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1249" class="1005" name="icmp_ln78_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="7"/>
<pin id="1251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="zext_ln72_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="9" slack="4"/>
<pin id="1255" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln72 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="row_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="5" slack="0"/>
<pin id="1263" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="1266" class="1005" name="zext_ln79_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="10" slack="3"/>
<pin id="1268" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln79 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="add_ln79_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="5" slack="1"/>
<pin id="1273" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="col_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="5" slack="0"/>
<pin id="1281" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1284" class="1005" name="layer1_V_addr_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="10" slack="1"/>
<pin id="1286" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer1_V_addr "/>
</bind>
</comp>

<comp id="1289" class="1005" name="zext_ln79_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="14" slack="1"/>
<pin id="1291" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="sext_ln77_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="19" slack="4"/>
<pin id="1296" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln77 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="out_d_2_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="3" slack="0"/>
<pin id="1304" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="add_ln1117_7_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="9" slack="1"/>
<pin id="1309" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1117_7 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="layer2_V_addr_7_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="13" slack="3"/>
<pin id="1314" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="layer2_V_addr_7 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="conv1_V_0_addr_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="1"/>
<pin id="1319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_V_0_addr "/>
</bind>
</comp>

<comp id="1322" class="1005" name="conv1_V_0_load_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="6" slack="1"/>
<pin id="1324" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_V_0_load "/>
</bind>
</comp>

<comp id="1327" class="1005" name="r_V_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="19" slack="1"/>
<pin id="1329" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1342" class="1005" name="p_Result_31_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="1"/>
<pin id="1344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_31 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="p_Val2_36_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="12" slack="1"/>
<pin id="1350" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_36 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="carry_8_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_8 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="p_Result_33_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="1"/>
<pin id="1361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="Range2_all_ones_2_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="1"/>
<pin id="1366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_2 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="and_ln786_7_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_7 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="overflow_2_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="overflow_2 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="underflow_4_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="underflow_4 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="or_ln340_8_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln340_8 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="select_ln340_5_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="12" slack="1"/>
<pin id="1389" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln340_5 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="i_4_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="6" slack="0"/>
<pin id="1397" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="zext_ln92_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="10" slack="2"/>
<pin id="1402" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln92 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="j_2_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="5" slack="0"/>
<pin id="1410" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="zext_ln94_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="14" slack="1"/>
<pin id="1415" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln94 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="out_d_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="3" slack="0"/>
<pin id="1423" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1426" class="1005" name="layer2_V_addr_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="13" slack="1"/>
<pin id="1428" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="layer2_V_addr "/>
</bind>
</comp>

<comp id="1431" class="1005" name="conv1_bias_V_addr_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="3" slack="1"/>
<pin id="1433" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv1_bias_V_addr "/>
</bind>
</comp>

<comp id="1436" class="1005" name="trunc_ln1494_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="11" slack="1"/>
<pin id="1438" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1494 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="icmp_ln1494_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="1"/>
<pin id="1443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="86" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="88" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="178" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="178" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="10" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="178" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="178" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="190" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="190" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="190" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="190" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="174" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="8" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="190" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="201" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="201" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="201" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="201" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="212" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="212" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="212" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="370"><net_src comp="208" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="121" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="224" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="224" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="16" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="224" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="224" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="391" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="387" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="399" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="413" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="418" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="224" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="28" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="403" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="58" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="467" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="50" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="476" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="524"><net_src comp="62" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="147" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="64" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="538"><net_src comp="527" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="519" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="531" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="66" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="534" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="539" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="74" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="570"><net_src comp="563" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="28" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="76" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="539" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="74" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="545" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="566" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="66" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="580" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="553" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="80" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="82" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="84" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="572" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="80" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="603" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="82" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="642"><net_src comp="66" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="534" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="68" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="650"><net_src comp="66" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="534" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="68" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="84" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="572" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="84" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="609" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="653" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="637" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="671" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="629" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="701"><net_src comp="693" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="84" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="697" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="689" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="84" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="707" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="66" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="90" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="748"><net_src comp="92" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="72" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="74" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="28" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="765"><net_src comp="66" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="74" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="771"><net_src comp="735" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="754" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="66" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="78" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="773" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="767" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="742" pin="4"/><net_sink comp="790" pin=1"/></net>

<net id="801"><net_src comp="80" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="82" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="796" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="84" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="760" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="804" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="80" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="790" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="82" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="829"><net_src comp="66" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="68" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="835"><net_src comp="760" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="804" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="842"><net_src comp="66" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="68" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="837" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="84" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="760" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="84" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="796" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="844" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="824" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="862" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="810" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="824" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="824" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="831" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="816" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="735" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="84" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="886" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="892" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="816" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="868" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="874" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="904" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="84" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="735" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="916" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="922" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="898" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="904" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="892" pin="2"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="934" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="874" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="951"><net_src comp="928" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="88" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="790" pin="2"/><net_sink comp="946" pin=2"/></net>

<net id="959"><net_src comp="922" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="86" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="790" pin="2"/><net_sink comp="954" pin=2"/></net>

<net id="967"><net_src comp="940" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="946" pin="3"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="954" pin="3"/><net_sink comp="962" pin=2"/></net>

<net id="974"><net_src comp="235" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="94" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="235" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="98" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="235" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="246" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="30" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="246" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="34" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="246" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="257" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="44" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="257" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="16" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1019"><net_src comp="54" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="257" pin="4"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="28" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1025"><net_src comp="1014" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1031"><net_src comp="48" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="257" pin="4"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="50" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1037"><net_src comp="1026" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1042"><net_src comp="1022" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1034" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="1048" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1062"><net_src comp="56" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="28" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1070"><net_src comp="58" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="1048" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1072"><net_src comp="50" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1076"><net_src comp="1065" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1081"><net_src comp="1057" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1073" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="1083" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1096"><net_src comp="253" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1101"><net_src comp="147" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="168" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="168" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1098" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1121"><net_src comp="104" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1123"><net_src comp="106" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1128"><net_src comp="1102" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="147" pin="3"/><net_sink comp="1124" pin=1"/></net>

<net id="1135"><net_src comp="80" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="1124" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1137"><net_src comp="82" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1142"><net_src comp="1130" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="84" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="1116" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="1116" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1130" pin="3"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="1116" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="84" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="1130" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1156" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1173"><net_src comp="1150" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1174"><net_src comp="88" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1175"><net_src comp="1124" pin="2"/><net_sink comp="1168" pin=2"/></net>

<net id="1181"><net_src comp="1144" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1182"><net_src comp="86" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1183"><net_src comp="1124" pin="2"/><net_sink comp="1176" pin=2"/></net>

<net id="1189"><net_src comp="1162" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1168" pin="3"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="1176" pin="3"/><net_sink comp="1184" pin=2"/></net>

<net id="1195"><net_src comp="1184" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1200"><net_src comp="1184" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="108" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1207"><net_src comp="112" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1211"><net_src comp="1202" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="1217"><net_src comp="516" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1221"><net_src comp="265" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1229"><net_src comp="275" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1234"><net_src comp="281" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1239"><net_src comp="285" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1247"><net_src comp="295" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1252"><net_src comp="307" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="313" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1264"><net_src comp="323" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1269"><net_src comp="329" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1274"><net_src comp="333" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1282"><net_src comp="344" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1287"><net_src comp="114" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1292"><net_src comp="367" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1297"><net_src comp="371" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1305"><net_src comp="381" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1310"><net_src comp="440" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1315"><net_src comp="127" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1320"><net_src comp="134" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1325"><net_src comp="141" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1330"><net_src comp="1213" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1333"><net_src comp="1327" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1334"><net_src comp="1327" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1335"><net_src comp="1327" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1336"><net_src comp="1327" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1337"><net_src comp="1327" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1338"><net_src comp="1327" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1339"><net_src comp="1327" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1340"><net_src comp="1327" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1341"><net_src comp="1327" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1345"><net_src comp="545" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1351"><net_src comp="603" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="1356"><net_src comp="623" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1362"><net_src comp="629" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1367"><net_src comp="637" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1373"><net_src comp="683" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1378"><net_src comp="707" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1382"><net_src comp="724" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="729" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1390"><net_src comp="962" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="1398"><net_src comp="976" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1403"><net_src comp="982" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1411"><net_src comp="992" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1416"><net_src comp="998" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1424"><net_src comp="1008" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1429"><net_src comp="154" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1434"><net_src comp="161" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="1439"><net_src comp="1192" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1444"><net_src comp="1196" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1202" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_V | {}
	Port: conv1_V_0 | {}
	Port: layer2_V | {12 13 15 21 }
	Port: conv1_bias_V | {}
 - Input state : 
	Port: Conv1_Cal : layer1_V | {5 6 }
	Port: Conv1_Cal : conv1_V_0 | {8 9 }
	Port: Conv1_Cal : layer2_V | {10 11 19 20 }
	Port: Conv1_Cal : conv1_bias_V | {19 20 }
  - Chain level:
	State 1
	State 2
		zext_ln68 : 1
		icmp_ln68 : 1
		i : 1
		br_ln68 : 2
		zext_ln70_1 : 1
	State 3
		zext_ln70 : 1
		icmp_ln70 : 1
		j : 1
		br_ln70 : 2
		or_ln78 : 1
		icmp_ln78 : 1
		zext_ln72 : 1
	State 4
		icmp_ln72 : 1
		row : 1
		br_ln72 : 2
		zext_ln79 : 1
		add_ln79 : 1
	State 5
		icmp_ln74 : 1
		col : 1
		br_ln74 : 2
		add_ln79_1 : 1
		tmp_14 : 2
		zext_ln1116 : 3
		layer1_V_addr : 4
		layer1_V_load : 5
	State 6
		sext_ln77 : 1
	State 7
		icmp_ln77 : 1
		out_d_2 : 1
		br_ln77 : 2
		zext_ln1117 : 1
		tmp_15 : 1
		zext_ln1117_4 : 2
		zext_ln1117_5 : 2
		add_ln1117 : 3
		add_ln1117_5 : 4
		zext_ln1117_6 : 5
		tmp_66 : 5
		zext_ln1117_7 : 6
		add_ln1117_6 : 7
		add_ln1117_7 : 8
		tmp_16 : 1
		zext_ln203 : 2
		sub_ln203 : 3
		sext_ln203 : 4
		add_ln203 : 5
		trunc_ln203 : 6
		p_shl_cast : 7
		tmp_67 : 6
		sext_ln203_2 : 7
		sub_ln203_2 : 8
		add_ln203_15 : 9
		zext_ln203_14 : 10
		layer2_V_addr_7 : 11
	State 8
		conv1_V_0_addr : 1
		conv1_V_0_load : 2
	State 9
	State 10
		r_V : 1
	State 11
		lhs_V_2 : 1
		sext_ln728 : 2
		ret_V : 3
		add_ln1192_4 : 2
		p_Result_31 : 4
		p_Val2_35 : 3
		r_5 : 1
		p_Result_32 : 3
		or_ln406 : 5
		and_ln415_2 : 5
		zext_ln415_2 : 5
		p_Val2_36 : 6
		tmp_78 : 7
		xor_ln416_11 : 8
		carry_8 : 8
		p_Result_33 : 7
		Range2_all_ones_2 : 4
		tmp_81 : 4
		xor_ln779_2 : 5
		xor_ln416_12 : 4
		or_ln416_8 : 8
		or_ln416 : 8
		deleted_ones_4 : 8
		and_ln786_7 : 8
	State 12
	State 13
	State 14
		r_4 : 1
		r : 2
		and_ln415 : 2
		zext_ln415 : 2
		p_Val2_31 : 3
		tmp_71 : 4
		xor_ln416_9 : 5
		carry_6 : 5
		p_Result_30 : 4
		and_ln777 : 5
		xor_ln779 : 1
		xor_ln416_10 : 1
		or_ln416_6 : 5
		or_ln416_7 : 5
		deleted_ones : 5
		and_ln781 : 5
		xor_ln785 : 5
		or_ln785 : 5
		xor_ln785_6 : 1
		overflow : 5
		and_ln786 : 5
		or_ln786 : 5
		xor_ln786_3 : 5
		underflow : 5
		or_ln340_5 : 5
		or_ln340_7 : 5
		or_ln340_6 : 5
		select_ln340 : 5
		select_ln388 : 5
		select_ln340_5 : 6
	State 15
	State 16
		icmp_ln90 : 1
		i_4 : 1
		br_ln90 : 2
		zext_ln92 : 1
	State 17
		icmp_ln92 : 1
		j_2 : 1
		br_ln92 : 2
		zext_ln94 : 1
	State 18
		icmp_ln94 : 1
		out_d : 1
		br_ln94 : 2
		tmp_12 : 1
		zext_ln1265 : 2
		tmp_13 : 1
		zext_ln1265_4 : 2
		sub_ln1265 : 3
		sext_ln1265_1 : 4
		add_ln1265 : 5
		trunc_ln1265 : 6
		p_shl6_cast : 7
		tmp_63 : 6
		sext_ln1265_2 : 7
		sub_ln1265_1 : 8
		add_ln1265_4 : 9
		zext_ln1265_5 : 10
		layer2_V_addr : 11
	State 19
		conv1_bias_V_addr : 1
		p_Val2_26 : 2
	State 20
		lhs_V : 1
		sext_ln1265 : 1
		rhs_V : 1
		ret_V_4 : 2
		p_Result_34 : 3
		p_Val2_28 : 2
		p_Result_35 : 3
		xor_ln786 : 4
		underflow_3 : 4
		xor_ln340 : 4
		xor_ln340_2 : 4
		or_ln340 : 4
		select_ln340_2 : 4
		select_ln388_2 : 4
		select_ln340_4 : 5
		trunc_ln1494 : 6
		icmp_ln1494 : 6
	State 21
		zext_ln46 : 1
		store_ln95 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |         i_fu_275         |    0    |    0    |    12   |
|          |         j_fu_295         |    0    |    0    |    12   |
|          |        row_fu_323        |    0    |    0    |    15   |
|          |      add_ln79_fu_333     |    0    |    0    |    15   |
|          |        col_fu_344        |    0    |    0    |    15   |
|          |     add_ln79_1_fu_350    |    0    |    0    |    15   |
|          |      out_d_2_fu_381      |    0    |    0    |    12   |
|          |     add_ln1117_fu_407    |    0    |    0    |    12   |
|          |    add_ln1117_5_fu_413   |    0    |    0    |    12   |
|          |    add_ln1117_6_fu_434   |    0    |    0    |    12   |
|          |    add_ln1117_7_fu_440   |    0    |    0    |    12   |
|    add   |     add_ln203_fu_467     |    0    |    0    |    15   |
|          |    add_ln203_15_fu_502   |    0    |    0    |    12   |
|          |       ret_V_fu_534       |    0    |    0    |    25   |
|          |    add_ln1192_4_fu_539   |    0    |    0    |    25   |
|          |     p_Val2_36_fu_603     |    0    |    0    |    12   |
|          |     p_Val2_31_fu_790     |    0    |    0    |    12   |
|          |        i_4_fu_976        |    0    |    0    |    15   |
|          |        j_2_fu_992        |    0    |    0    |    15   |
|          |       out_d_fu_1008      |    0    |    0    |    12   |
|          |    add_ln1265_fu_1048    |    0    |    0    |    15   |
|          |   add_ln1265_4_fu_1083   |    0    |    0    |    12   |
|          |      ret_V_4_fu_1110     |    0    |    0    |    12   |
|          |     p_Val2_28_fu_1124    |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln68_fu_269     |    0    |    0    |    9    |
|          |     icmp_ln70_fu_289     |    0    |    0    |    9    |
|          |     icmp_ln78_fu_307     |    0    |    0    |    9    |
|          |     icmp_ln72_fu_317     |    0    |    0    |    11   |
|          |     icmp_ln74_fu_338     |    0    |    0    |    11   |
|   icmp   |     icmp_ln77_fu_375     |    0    |    0    |    9    |
|          |        r_5_fu_566        |    0    |    0    |    11   |
|          |        r_4_fu_754        |    0    |    0    |    11   |
|          |     icmp_ln90_fu_970     |    0    |    0    |    11   |
|          |     icmp_ln92_fu_986     |    0    |    0    |    11   |
|          |     icmp_ln94_fu_1002    |    0    |    0    |    9    |
|          |    icmp_ln1494_fu_1196   |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln340_fu_946   |    0    |    0    |    12   |
|          |    select_ln388_fu_954   |    0    |    0    |    12   |
|          |   select_ln340_5_fu_962  |    0    |    0    |    12   |
|  select  |  select_ln340_2_fu_1168  |    0    |    0    |    12   |
|          |  select_ln388_2_fu_1176  |    0    |    0    |    12   |
|          |  select_ln340_4_fu_1184  |    0    |    0    |    12   |
|          |    select_ln46_fu_1202   |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln203_fu_457     |    0    |    0    |    15   |
|    sub   |    sub_ln203_2_fu_496    |    0    |    0    |    12   |
|          |    sub_ln1265_fu_1038    |    0    |    0    |    15   |
|          |   sub_ln1265_1_fu_1077   |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln78_fu_301      |    0    |    0    |    3    |
|          |      or_ln406_fu_580     |    0    |    0    |    2    |
|          |     or_ln416_8_fu_665    |    0    |    0    |    2    |
|          |      or_ln416_fu_671     |    0    |    0    |    2    |
|          |     or_ln785_2_fu_697    |    0    |    0    |    2    |
|          |     or_ln786_2_fu_713    |    0    |    0    |    2    |
|          |     or_ln340_8_fu_729    |    0    |    0    |    2    |
|    or    |         r_fu_767         |    0    |    0    |    2    |
|          |     or_ln416_6_fu_856    |    0    |    0    |    2    |
|          |     or_ln416_7_fu_862    |    0    |    0    |    2    |
|          |      or_ln785_fu_886     |    0    |    0    |    2    |
|          |      or_ln786_fu_910     |    0    |    0    |    2    |
|          |     or_ln340_5_fu_928    |    0    |    0    |    2    |
|          |     or_ln340_7_fu_934    |    0    |    0    |    2    |
|          |     or_ln340_6_fu_940    |    0    |    0    |    2    |
|          |     or_ln340_fu_1162     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |    and_ln415_2_fu_593    |    0    |    0    |    2    |
|          |      carry_8_fu_623      |    0    |    0    |    2    |
|          |   deleted_ones_4_fu_677  |    0    |    0    |    2    |
|          |    and_ln786_7_fu_683    |    0    |    0    |    2    |
|          |    and_ln781_2_fu_689    |    0    |    0    |    2    |
|          |     overflow_2_fu_707    |    0    |    0    |    2    |
|          |    underflow_4_fu_724    |    0    |    0    |    2    |
|    and   |     and_ln415_fu_780     |    0    |    0    |    2    |
|          |      carry_6_fu_810      |    0    |    0    |    2    |
|          |     and_ln777_fu_831     |    0    |    0    |    2    |
|          |    deleted_ones_fu_868   |    0    |    0    |    2    |
|          |     and_ln781_fu_874     |    0    |    0    |    2    |
|          |      overflow_fu_898     |    0    |    0    |    2    |
|          |     and_ln786_fu_904     |    0    |    0    |    2    |
|          |     underflow_fu_922     |    0    |    0    |    2    |
|          |    underflow_3_fu_1144   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |    xor_ln416_11_fu_617   |    0    |    0    |    2    |
|          |    xor_ln779_2_fu_653    |    0    |    0    |    2    |
|          |    xor_ln416_12_fu_659   |    0    |    0    |    2    |
|          |    xor_ln785_7_fu_693    |    0    |    0    |    2    |
|          |    xor_ln785_8_fu_702    |    0    |    0    |    2    |
|          |    xor_ln786_4_fu_718    |    0    |    0    |    2    |
|          |    xor_ln416_9_fu_804    |    0    |    0    |    2    |
|    xor   |     xor_ln779_fu_844     |    0    |    0    |    2    |
|          |    xor_ln416_10_fu_850   |    0    |    0    |    2    |
|          |     xor_ln785_fu_880     |    0    |    0    |    2    |
|          |    xor_ln785_6_fu_892    |    0    |    0    |    2    |
|          |    xor_ln786_3_fu_916    |    0    |    0    |    2    |
|          |     xor_ln786_fu_1138    |    0    |    0    |    2    |
|          |     xor_ln340_fu_1150    |    0    |    0    |    2    |
|          |    xor_ln340_2_fu_1156   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        r_V_fu_1213       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln68_fu_265     |    0    |    0    |    0    |
|          |    zext_ln70_1_fu_281    |    0    |    0    |    0    |
|          |     zext_ln70_fu_285     |    0    |    0    |    0    |
|          |     zext_ln72_fu_313     |    0    |    0    |    0    |
|          |     zext_ln79_fu_329     |    0    |    0    |    0    |
|          |    zext_ln1116_fu_362    |    0    |    0    |    0    |
|          |    zext_ln79_1_fu_367    |    0    |    0    |    0    |
|          |    zext_ln1117_fu_387    |    0    |    0    |    0    |
|          |   zext_ln1117_4_fu_399   |    0    |    0    |    0    |
|          |   zext_ln1117_5_fu_403   |    0    |    0    |    0    |
|          |   zext_ln1117_6_fu_418   |    0    |    0    |    0    |
|   zext   |   zext_ln1117_7_fu_430   |    0    |    0    |    0    |
|          |     zext_ln203_fu_453    |    0    |    0    |    0    |
|          |   zext_ln203_14_fu_507   |    0    |    0    |    0    |
|          |   zext_ln1117_8_fu_512   |    0    |    0    |    0    |
|          |    zext_ln415_2_fu_599   |    0    |    0    |    0    |
|          |     zext_ln415_fu_786    |    0    |    0    |    0    |
|          |     zext_ln92_fu_982     |    0    |    0    |    0    |
|          |     zext_ln94_fu_998     |    0    |    0    |    0    |
|          |    zext_ln1265_fu_1022   |    0    |    0    |    0    |
|          |   zext_ln1265_4_fu_1034  |    0    |    0    |    0    |
|          |   zext_ln1265_5_fu_1088  |    0    |    0    |    0    |
|          |     zext_ln95_fu_1093    |    0    |    0    |    0    |
|          |     zext_ln46_fu_1208    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_14_fu_355      |    0    |    0    |    0    |
|          |       tmp_15_fu_391      |    0    |    0    |    0    |
|          |       tmp_66_fu_422      |    0    |    0    |    0    |
|          |       tmp_16_fu_445      |    0    |    0    |    0    |
|          |     p_shl_cast_fu_476    |    0    |    0    |    0    |
|bitconcatenate|       tmp_67_fu_484      |    0    |    0    |    0    |
|          |      lhs_V_2_fu_519      |    0    |    0    |    0    |
|          |      tmp_12_fu_1014      |    0    |    0    |    0    |
|          |      tmp_13_fu_1026      |    0    |    0    |    0    |
|          |    p_shl6_cast_fu_1057   |    0    |    0    |    0    |
|          |      tmp_63_fu_1065      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln77_fu_371     |    0    |    0    |    0    |
|          |     sext_ln203_fu_463    |    0    |    0    |    0    |
|          |    sext_ln203_2_fu_492   |    0    |    0    |    0    |
|          |    sext_ln1118_fu_516    |    0    |    0    |    0    |
|   sext   |     sext_ln728_fu_527    |    0    |    0    |    0    |
|          |   sext_ln1265_1_fu_1044  |    0    |    0    |    0    |
|          |   sext_ln1265_2_fu_1073  |    0    |    0    |    0    |
|          |       lhs_V_fu_1098      |    0    |    0    |    0    |
|          |    sext_ln1265_fu_1102   |    0    |    0    |    0    |
|          |       rhs_V_fu_1106      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln203_fu_472    |    0    |    0    |    0    |
|          |    trunc_ln1192_fu_531   |    0    |    0    |    0    |
|   trunc  |   trunc_ln718_2_fu_563   |    0    |    0    |    0    |
|          |    trunc_ln718_fu_751    |    0    |    0    |    0    |
|          |   trunc_ln1265_fu_1053   |    0    |    0    |    0    |
|          |   trunc_ln1494_fu_1192   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_31_fu_545    |    0    |    0    |    0    |
|          |    p_Result_32_fu_572    |    0    |    0    |    0    |
|          |       tmp_77_fu_586      |    0    |    0    |    0    |
|          |       tmp_78_fu_609      |    0    |    0    |    0    |
|          |    p_Result_33_fu_629    |    0    |    0    |    0    |
|          | Range2_all_ones_2_fu_637 |    0    |    0    |    0    |
|          |       tmp_81_fu_645      |    0    |    0    |    0    |
| bitselect|     p_Result_s_fu_735    |    0    |    0    |    0    |
|          |    p_Result_29_fu_760    |    0    |    0    |    0    |
|          |       tmp_70_fu_773      |    0    |    0    |    0    |
|          |       tmp_71_fu_796      |    0    |    0    |    0    |
|          |    p_Result_30_fu_816    |    0    |    0    |    0    |
|          |  Range2_all_ones_fu_824  |    0    |    0    |    0    |
|          |       tmp_74_fu_837      |    0    |    0    |    0    |
|          |    p_Result_34_fu_1116   |    0    |    0    |    0    |
|          |    p_Result_35_fu_1130   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|     p_Val2_35_fu_553     |    0    |    0    |    0    |
|          |     p_Val2_30_fu_742     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   694   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|Range2_all_ones_2_reg_1364|    1   |
|   add_ln1117_7_reg_1307  |    9   |
|     add_ln79_reg_1271    |    5   |
|   and_ln786_7_reg_1370   |    1   |
|     carry_8_reg_1353     |    1   |
|       col_0_reg_208      |    5   |
|       col_reg_1279       |    5   |
|  conv1_V_0_addr_reg_1317 |    8   |
|  conv1_V_0_load_reg_1322 |    6   |
|conv1_bias_V_addr_reg_1431|    3   |
|       i1_0_reg_231       |    6   |
|        i_0_reg_174       |    3   |
|       i_4_reg_1395       |    6   |
|        i_reg_1226        |    3   |
|   icmp_ln1494_reg_1441   |    1   |
|    icmp_ln78_reg_1249    |    1   |
|       j2_0_reg_242       |    5   |
|        j_0_reg_186       |    3   |
|       j_2_reg_1408       |    5   |
|        j_reg_1244        |    3   |
|  layer1_V_addr_reg_1284  |   10   |
| layer2_V_addr_7_reg_1312 |   13   |
|  layer2_V_addr_reg_1426  |   13   |
|    or_ln340_8_reg_1383   |    1   |
|     out_d3_0_reg_253     |    3   |
|      out_d_0_reg_220     |    3   |
|     out_d_2_reg_1302     |    3   |
|      out_d_reg_1421      |    3   |
|    overflow_2_reg_1375   |    1   |
|   p_Result_31_reg_1342   |    1   |
|   p_Result_33_reg_1359   |    1   |
|    p_Val2_36_reg_1348    |   12   |
|       r_V_reg_1327       |   19   |
|       row_0_reg_197      |    5   |
|       row_reg_1261       |    5   |
|  select_ln340_5_reg_1387 |   12   |
|    sext_ln77_reg_1294    |   19   |
|   trunc_ln1494_reg_1436  |   11   |
|   underflow_4_reg_1379   |    1   |
|    zext_ln68_reg_1218    |    5   |
|   zext_ln70_1_reg_1231   |    6   |
|    zext_ln70_reg_1236    |    5   |
|    zext_ln72_reg_1253    |    9   |
|   zext_ln79_1_reg_1289   |   14   |
|    zext_ln79_reg_1266    |   10   |
|    zext_ln92_reg_1400    |   10   |
|    zext_ln94_reg_1413    |   14   |
+--------------------------+--------+
|           Total          |   289  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_147 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_147 |  p1  |   5  |  12  |   60   ||    21   |
| grp_access_fu_168 |  p0  |   2  |   3  |    6   ||    9    |
|    i_0_reg_174    |  p0  |   2  |   3  |    6   ||    9    |
|   col_0_reg_208   |  p0  |   2  |   5  |   10   ||    9    |
|  out_d3_0_reg_253 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   150  || 14.2892 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   694  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   84   |
|  Register |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   289  |   778  |
+-----------+--------+--------+--------+--------+
