<h1 align="center">ğŸŒŸ RISC-V SoC Tapeout â€“ Week 0</h1> 
<br><br><br>
## ğŸš€ Getting Started with Digital VLSI SoC Design & Planning  

<p align="center">
<img src="https://github.com/user-attachments/assets/e2de537b-9671-4087-8e69-60fd8856c925" width="700" alt="Chip Modeling">
</p>

### ğŸŸ¢ Step 1: Application & Chip Modeling  
- âœ… First, verify whether the **application itself is correct** or âŒ **wrong**.  
- ğŸ–¥ï¸ Build the design in **C language** using the **GCC compiler** and given chip specifications.  
- ğŸ“ **Golden Rule:**  

    ```text
    O0 == O1   â†’ chip specification is valid ğŸ‘
    ```

---

## ğŸ—ï¸ Step 2: RTL Development  

<p align="center">
<img src="https://github.com/user-attachments/assets/bbe5f959-7980-4ebc-b898-ebca21f9cad7" width="700" alt="RTL Development">
</p>

- âœï¸ Hardware is described in **Register Transfer Level (RTL)** using languages like:  
  1ï¸âƒ£ Verilog  
  2ï¸âƒ£ VHDL  
  3ï¸âƒ£ Bluespec  
  4ï¸âƒ£ Cecile  

âš ï¸ **Critical Note:**  
- â›” Do **not** use non-synthesizable constructs in Verilog.  
- âœ… Keep the design **synthesizable & portable**.  

---

## âš™ï¸ Step 3: ASIC Flow â€“ Processor & Peripherals  

<p align="center">
<img src="https://github.com/user-attachments/assets/45d56169-828a-42ae-a75c-eb15b32cc090" width="700" alt="ASIC Flow">
</p>

### ğŸ”¹ Processor (CPU Core)  

<p align="center">
<img src="https://github.com/user-attachments/assets/aec0a92c-c618-4777-9bfa-4b563ef4106b" width="600" alt="Processor Block">
</p>

-  After **synthesis**, the processor becomes a **Gate-Level Netlist (GLN)**.  
- ğŸ§© GLN = collection of **logic gates** mapped to **standard cell libraries**.  

---

### ğŸ”¹ Peripherals / IPs  

<p align="center">
<img src="https://github.com/user-attachments/assets/00a07b66-82d5-4ce0-a809-76a6486ca2e6" width="500" alt="Peripherals Block">
</p>

- ğŸ› ï¸ **Peripherals** are reusable blocks connected to the processor.  
- They enhance functionality such as **I/O, communication, and timing**.  

| ğŸ”§ Type | ğŸ“– Description | ğŸ’¡ Examples |
|---------|----------------|-------------|
| **Digital Macros (Synthesizable RTL)** | Written in Verilog/VHDL, synthesizable into gates | UART, SPI, IÂ²C |
| **Analog IPs (Hard Macros)** | Pre-designed hard layouts, not synthesizable | PLL, ADC, DAC, SERDES |

---

## ğŸ”— Step 4: SoC Integration  

<p align="center">
<img src="https://github.com/user-attachments/assets/a39762ba-b4dc-4182-bc62-f021c47ef280" width="700" alt="SoC Integration">
</p>

- ğŸ§© Combine **processor + peripherals** into one **System-on-Chip (SoC)**.  
- âš¡ Ensure correct **interconnects, memory mapping, and power distribution**.  
- ğŸ† End result = a **functional chip** ready for implementation.  

---

## ğŸ› ï¸ Step 5: OpenLane Flow (RTL â†’ GDSII)  

<p align="center">
<img src="https://github.com/user-attachments/assets/fc760372-935e-48ae-ad1d-7c9521fb3ac3" width="700" alt="OpenLane Flow">
</p>

<p align="center">
<img src="https://github.com/user-attachments/assets/6ec162bb-2fdf-450d-8a29-cd801159984d" width="700" alt="OpenLane Flow 2">
</p>

- ğŸ—ï¸ **OpenLane** is the open-source ASIC flow used for **tapeout preparation**.  
- ğŸ”„ Flow includes:  

    ```text
    RTL â†’ Netlist â†’ Floorplan â†’ Placement â†’ Routing â†’ GDSII
    ```

- ğŸ–¼ï¸ **GDSII** = Final chip mask layout used for fabrication.  

---

## âœ… Final Golden Rule  

For a valid & correct SoC â†’  

```text
O1 == O2 == O3 == O4
