INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/brennan/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/brennan/Vivado/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_rpy_to_duty_top glbl -prj rpy_to_duty.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile /home/brennan/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s rpy_to_duty 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brennan/mixer/mixer/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brennan/mixer/mixer/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brennan/mixer/mixer/solution1/sim/verilog/rpy_to_duty_mul_mbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rpy_to_duty_mul_mbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module rpy_to_duty_mul_mbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brennan/mixer/mixer/solution1/sim/verilog/rpy_to_duty_mul_mcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rpy_to_duty_mul_mcud_DSP48_1
INFO: [VRFC 10-311] analyzing module rpy_to_duty_mul_mcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brennan/mixer/mixer/solution1/sim/verilog/rpy_to_duty_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rpy_to_duty_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module rpy_to_duty_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brennan/mixer/mixer/solution1/sim/verilog/rpy_to_duty.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_rpy_to_duty_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brennan/mixer/mixer/solution1/sim/verilog/rpy_to_duty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rpy_to_duty
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rpy_to_duty_AXILiteS_s_axi_ram(D...
Compiling module xil_defaultlib.rpy_to_duty_AXILiteS_s_axi
Compiling module xil_defaultlib.rpy_to_duty_mul_mbkb_DSP48_0
Compiling module xil_defaultlib.rpy_to_duty_mul_mbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.rpy_to_duty_mul_mcud_DSP48_1
Compiling module xil_defaultlib.rpy_to_duty_mul_mcud(ID=1,NUM_ST...
Compiling module xil_defaultlib.rpy_to_duty
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_rpy_to_duty_top
Compiling module work.glbl
Built simulation snapshot rpy_to_duty
