// id.v
// 2020-11 @ https://github.com/seu-cs-class2/minisys-1a-cpu

`include "public.v"

// æŒ‡ä»¤è¯‘ç æ¨¡å—ï¼Œè¯‘ç çš„ç»“æœè¦ä¿å­˜åœ¨
// å¯¹æŒ‡ä»¤è¿›è¡Œè¯‘ç ï¼Œè¾“å‡ºåŒ…æ‹¬ï¿???
// æºæ“ä½œæ•°1ã€æºæ“ä½œï¿???2ã€å†™å…¥çš„ç›®çš„å¯„å­˜å™¨ï¿½?ï¿½è¿ç®—ç±»å‹ï¼ˆé€»è¾‘ã€ç§»ä½ï¿½?ï¿½ç®—æœ¯ï¼‰
module id (

  input rst, // å¤ä½
  input wire[`WordRange] pc_in, // è¾“å…¥çš„PCå€¼ï¼Œè¯‘ç é˜¶æ®µæŒ‡ä»¤åœ°å€
  input wire[`WordRange] ins_in, // è¾“å…¥çš„æŒ‡ä»¤ï¼Œå³å–å‡ºçš„æŒ‡ä»¤

  // å…ˆè¿™æ ·å†™ï¼Œä¸ç›´ï¿½?ï¿½ï¼Œè¿™ä¸ºåé¢æµæ°´æš‚å­˜æä¾›æ¡ä»¶
  input wire[`WordRange] reg1_data_in, // è¾“å…¥çš„å¯„å­˜å™¨æ•°æ®1
  input wire[`WordRange] reg2_data_in, // è¾“å…¥çš„å¯„å­˜å™¨æ•°æ®2

  output reg reg1_re_out, // å¯„å­˜å™¨è¯»ä½¿èƒ½1
  output reg reg2_re_out, // å¯„å­˜å™¨è¯»ä½¿èƒ½2
  output reg[`RegRangeLog2] reg1_addr_out, // å¯„å­˜å™¨è¯»åœ°å€1
  output reg[`RegRangeLog2] reg2_addr_out, // å¯„å­˜å™¨è¯»åœ°å€2

  output reg[`ALUOpRange] aluop_out, // è¾“å‡ºçš„ALUOp

  output reg[`WordRange] data1_out, // è¾“å‡ºçš„æ•°ï¿???1
  output reg[`WordRange] data2_out, // è¾“å‡ºçš„æ•°ï¿???2
  
  output reg wreg_e_out, // å†™å¯„å­˜å™¨ä½¿èƒ½è¾“å‡º
  output reg[`RegRangeLog2] wreg_addr_out, // å†™å¯„å­˜å™¨åœ°å€è¾“å‡º

  // ä¸‹é¢éƒ¨åˆ†ç”¨äºé‡‡ç”¨æ•°æ®å‰ï¿½?ï¿½æ³•è§£å†³ç›¸éš”0æ¡ï¼ˆID-EXï¼‰å’Œç›¸éš”1æ¡ï¼ˆID-MEMï¼‰é˜¶æ®µçš„RAWæ•°æ®ç›¸å…³
  // EXé˜¶æ®µè¿ç®—ç»“æœ(å³ä¸Šï¿???æ¡æŒ‡ï¿???)
  input wire ex_wreg_e_in,
  input wire[`WordRange] ex_wreg_data_in,
  input wire[`RegRangeLog2] ex_wreg_addr_in,
  // MEMé˜¶æ®µè¿ç®—ç»“æœ(ä¸Šä¸¤æ¡æŒ‡ï¿???)
  input wire mem_wreg_e_in,
  input wire[`WordRange] mem_wreg_data_in,
  input wire[`RegRangeLog2] mem_wreg_addr_in,

  output reg pause_req,

  input wire is_in_delayslot_in, //å½“å‰ï¼ˆä½äºè¯‘ç é˜¶æ®µï¼‰æŒ‡ä»¤æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½å†…æŒ‡ä»¤ï¼ˆå¿…é¡»æ‰§è¡Œï¿???
  output reg is_in_delayslot_out,  //å½“å‰ï¼ˆä½äºè¯‘ç é˜¶æ®µï¼‰æŒ‡ä»¤æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½å†…æŒ‡ä»¤ï¼ˆå¿…é¡»æ‰§è¡Œï¿???
  output reg next_is_in_delayslot, //ä¸‹æ¡æŒ‡ä»¤æ˜¯å¦å¤„æ˜¯å»¶è¿Ÿæ§½å†…æŒ‡ä»¤ï¼ˆå³å½“å‰æŒ‡ä»¤æ˜¯å¦è¦è·³è½¬ï¼‰
  output reg branch_e_out,  //åˆ†æ”¯ç”Ÿæ•ˆä¿¡å·
  output reg[`WordRange] branch_addr_out,   //åˆ†æ”¯è·³è½¬åœ°å€
  output reg[`WordRange] link_addr_out  //è½¬ç§»æŒ‡ä»¤ï¿???è¦ä¿å­˜çš„åœ°å€

);

  // æŒ‡ä»¤çš„å„ä¸ªå¯èƒ½ç»„ï¿???
  wire[5:0] op = ins_in[`OpRange];
  wire[4:0] rs = ins_in[`RsRange];
  wire[4:0] rt = ins_in[`RtRange];
  wire[4:0] rd = ins_in[`RdRange];
  wire[4:0] shamt = ins_in[`ShamtRange];
  wire[5:0] func = ins_in[`FuncRange];
  wire[15:0] immediate = ins_in[`ImmedRange];
  wire[15:0] offset = ins_in[`OffsetRange];
  wire[25:0] address = ins_in[`AddressRange];

  reg[`WordRange] immed; // æŒ‡ä»¤ä¸­çš„ç«‹å³æ•°çš„æ‰©å±•ç»“æœ

  // j some_where   <- PC
  // nop            <- PC+4, delay-slot
  // real_ret_loc   <- PC+8
  wire[`WordRange] pc_plus_4;
  assign pc_plus_4 = pc_in + 32'd4;
  wire[`WordRange] pc_plus_8;
  assign pc_plus_8 = pc_in + 32'd8;

  // æŒ‡ä»¤è¯‘ç 
  always @(*) begin
    // rstæ—¶å…³æ‰æ‰€æœ‰ä½¿èƒ½ï¼Œæ¸…ç©ºç«‹å³æ•°æš‚ï¿???
    if (rst == `Enable) begin
      aluop_out <= `ALUOP_NOP;
      wreg_e_out <= `Disable;
      reg1_re_out <= `Disable;
      reg2_re_out <= `Disable;
      immed <= `ZeroWord;
    // å…·ä½“è¯‘ç é€»è¾‘
    end else begin
      // å…ˆèµ‹é»˜è®¤å€¼ï¼Œä»¥å…æœ‰äº›æŒ‡ä»¤ä¸éœ€è¦ä¿®æ”¹å…¶ä¸­ä¸€äº›ï¿½?ï¿½æ—¶å‡ºç°é”™è¯¯
      aluop_out <= `ALUOP_NOP;
      wreg_e_out <= `Disable;
      reg1_re_out <= `Disable;
      reg2_re_out <= `Disable;
      immed <= `ZeroWord;
      link_addr_out <= `ZeroWord;
      // æ ¹æ®opç¿»è¯‘
      // Rç±»æŒ‡ä»¤ï¼ˆå¯„å­˜å™¨æ“ä½œç±»å‹ï¼Œé™¤äº†eretæŒ‡ä»¤ä¹‹å¤–ï¼Œopå…¨ä¸º000000ï¿???
      if (op == `OP_RTYPE) begin
        case (func)
          `FUNC_OR: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_OR;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_AND: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_AND;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;  
          end
          `FUNC_XOR: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_XOR;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_NOR: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_NOR;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_SLLV: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_SLL;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_SRLV: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_SRL;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_SRAV: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_SRA;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_SLL: begin
            if(rt == 0 && rd == 0 && shamt == 0)  begin //è¯´æ˜æ˜¯ç©ºæŒ‡ä»¤
              aluop_out <= `ALUOP_NOP;
              wreg_e_out <= `Disable;
              reg1_re_out <= `Disable;
              reg2_re_out <= `Disable;
              immed <= `ZeroWord;
              link_addr_out <= `ZeroWord;
            end else begin
              wreg_e_out <= `Enable;
              wreg_addr_out <= rd;
              aluop_out <= `ALUOP_SLL;
              reg1_re_out <= `Disable;
              reg2_re_out <= `Enable;
              reg2_addr_out <= rt;
              immed <= {27'h0, shamt};
            end             
          end
          `FUNC_SRL: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_SRL;
            reg1_re_out <= `Disable;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
            immed <= {27'h0, shamt};
          end
          `FUNC_SRA: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_SLL;
            reg1_re_out <= `Disable;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
            immed <= {27'h0, shamt};
          end
          // æ³¨æ„HI/LOä¸åœ¨32ä¸ªå¯„å­˜å™¨ç»„ä¸­ï¼Œä½¿èƒ½ä¸è¦ç»™ï¿???
          `FUNC_MFHI: begin   //MFHI è¯»HIè‡³rd
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `EXOP_MFHI;
            reg1_re_out <= `Disable;
            reg2_re_out <= `Disable;
          end
          `FUNC_MFLO: begin   //MFLO è¯»LOè‡³rd
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `EXOP_MFLO;
            reg1_re_out <= `Disable;
            reg2_re_out <= `Disable;
          end
          `FUNC_MTHI: begin   //MTHI å†™rsè‡³HI
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_MTHI;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
          end
          `FUNC_MTLO: begin
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_MTLO;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
          end
          `FUNC_SLT: begin   //æ¯”å¤§ï¿??? ï¿???1
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_SLT;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_SLTU: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_SLTU;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_ADD: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_ADD;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_ADDU: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_ADDU;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_SUB: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_SUB;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_SUBU: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_SUBU;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_DIV: begin
            wreg_e_out <= `Disable;
            aluop_out <= `ALUOP_DIV;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_DIVU: begin
            wreg_e_out <= `Disable;
            aluop_out <= `ALUOP_DIVU;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_MULT: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_MULT;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_MULTU: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `ALUOP_MULTU;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
          end
          `FUNC_JR: begin   //rs->pc
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_JR;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            branch_e_out <= `Enable;
            branch_addr_out <= data1_out;
            next_is_in_delayslot <= `Enable;
          end
          `FUNC_JALR: begin   //rd->PC+4; PC->rs(rd=$31,rs=$1)
            wreg_e_out <= `Enable;
            wreg_addr_out <= rd;
            aluop_out <= `EXOP_JALR;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            branch_e_out <= `Enable;
            branch_addr_out <= data1_out;
            // TODO
            link_addr_out <= pc_plus_8;
            next_is_in_delayslot <= `Enable;
          end
        endcase
      end else begin
        // Iç±»æˆ–Jï¿???
        case (op)
          `OP_ORI: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rt;
            aluop_out <= `ALUOP_OR;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            immed <= {16'h0, ins_in[`ImmedRange]};
          end
          `OP_ANDI: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rt;
            aluop_out <= `ALUOP_AND;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            immed <= {16'h0, ins_in[`ImmedRange]};
          end
          `OP_XORI: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rt;
            aluop_out <= `ALUOP_XOR;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            immed <= {16'h0, ins_in[`ImmedRange]};
          end
          `OP_LUI: begin
            // å€ŸåŠ©rsï¿???$0çš„ç‰¹æ€§ï¼Œå¯ç­‰ä»·å¦‚ä¸‹å®ï¿???
            wreg_e_out <= `Enable;
            wreg_addr_out <= rt;
            aluop_out <= `ALUOP_OR;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            immed <= {ins_in[`ImmedRange], 16'h0};
          end
          `OP_SLTI: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rt;
            aluop_out <= `ALUOP_SLT;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            immed <= {{16{ins_in[15]}}, ins_in[15:0]}; // sign-ext
          end
          `OP_SLTIU: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rt;
            aluop_out <= `ALUOP_SLTU;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            immed <= {{16{ins_in[15]}}, ins_in[15:0]}; // sign-ext
          end
          `OP_ADDI: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rt;
            aluop_out <= `ALUOP_ADD;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            immed <= {{16{ins_in[15]}}, ins_in[15:0]}; // sign-ext
          end
          `OP_ADDIU: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= rt;
            aluop_out <= `ALUOP_ADDU;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            immed <= {{16{ins_in[15]}}, ins_in[15:0]}; // sign-ext
          end
          `OP_J: begin
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_J;
            reg1_re_out <= `Disable;
            reg2_re_out <= `Disable;
            branch_e_out <= `Enable;
            branch_addr_out <= {4'b0000, address[25:0], 2'b00};
            next_is_in_delayslot <= `Enable;
          end
          `OP_JAL: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= 5'd31; // $ra
            aluop_out <= `EXOP_JAL;
            reg1_re_out <= `Disable;
            reg2_re_out <= `Disable;
            branch_e_out <= `Enable;
            branch_addr_out <= {4'b0000, address[25:0], 2'b00};
            next_is_in_delayslot <= `Enable;
          end
          `OP_BEQ: begin
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_BEQ;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
            // FIXME: åœ¨è¿™é‡Œåšåˆï¿½?ï¿½å—ï¿???
            // åŸç†ä¸Šæ˜¯å¯ä»¥çš„ï¼Œå› ä¸ºgprä¸æ˜¯åœ¨ä¸Šå‡æ²¿è§¦å‘ï¼Œå®Œå…¨å¯ä»¥åœ¨pc+4ä¹‹å‰å¾—åˆ°å¯„å­˜å™¨æ•°ï¿???
            if (reg1_data_in == reg2_data_in) begin
              branch_e_out <= `Enable;
              branch_addr_out <= pc_plus_4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_is_in_delayslot <= `Enable;
            end
          end
          `OP_BGTZ: begin
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_BGTZ;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            if (reg1_data_in[31] == 1'b0 && reg1_data_in != `ZeroWord) begin
              branch_e_out <= `Enable;
              branch_addr_out <= pc_plus_4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_is_in_delayslot <= `Enable;
            end
          end
          `OP_BLEZ: begin
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_BLEZ;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            if (reg1_data_in[31] == 1'b1 || reg1_data_in == `ZeroWord) begin
              branch_e_out <= `Enable;
              branch_addr_out <= pc_plus_4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_is_in_delayslot <= `Enable;
            end
          end
          `OP_BNE: begin
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_BNE;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Enable;
            reg2_addr_out <= rt;
            if (reg1_data_in != reg2_data_in) begin
              branch_e_out <= `Enable;
              branch_addr_out <= pc_plus_4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_is_in_delayslot <= `Enable;
            end
          end
          `OP_BGEZ: begin
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_BGEZ;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            if (reg1_data_in[31] == 1'b0) begin
              branch_e_out <= `Enable;
              branch_addr_out <= pc_plus_4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_is_in_delayslot <= `Enable;
            end
          end
          `OP_BGEZAL: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= `RegCountLog2'd31;
            aluop_out <= `EXOP_BGEZAL;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            link_addr_out <= pc_plus_8;
            if (reg1_data_in[31] == 1'b0) begin
              branch_e_out <= `Enable;
              branch_addr_out <= pc_plus_4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_is_in_delayslot <= `Enable;
            end
          end
          `OP_BLTZ: begin
            wreg_e_out <= `Disable;
            aluop_out <= `EXOP_BLTZ;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            if (reg1_data_in[31] == 1'b1) begin
              branch_e_out <= `Enable;
              branch_addr_out <= pc_plus_4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_is_in_delayslot <= `Enable;
            end
          end
          `OP_BLTZAL: begin
            wreg_e_out <= `Enable;
            wreg_addr_out <= `RegCountLog2'd31;
            aluop_out <= `EXOP_BLTZAL;
            reg1_re_out <= `Enable;
            reg1_addr_out <= rs;
            reg2_re_out <= `Disable;
            link_addr_out <= pc_plus_8;
            if (reg1_data_in[31] == 1'b1) begin
              branch_e_out <= `Enable;
              branch_addr_out <= pc_plus_4 + {{14{offset[15]}}, offset[15:0], 2'b00};
              next_is_in_delayslot <= `Enable;
            end
          end
          default: begin 
          end
        endcase
      end
    end
  end


  always @(*) begin
    if(rst == `Enable) begin
      is_in_delayslot_out <= `Disable;     
    end else begin
      is_in_delayslot_out <= is_in_delayslot_in;
    end
  end

  // ä¸‹é¢ï¿???å§‹ç¡®å®šï¿½?ï¿½åˆ°ALUçš„æ•°æ®å…·ä½“æ˜¯ï¿???ï¿???
  // è¿™å–å†³äºæ¥æºï¼šæ˜¯å¯„å­˜å™¨ï¼Œè¿˜æ˜¯ç«‹å³ï¿???
  always @(*) begin
    // rstæ—¶å›ºå®šå‡º0x0
    if (rst == `Enable) begin
      data1_out <= `ZeroWord;
    // è§£å†³ç›¸éš”0æ¡ï¼ˆID-EXï¼‰çš„æµæ°´æ•°æ®ç›¸å…³
    // å¦‚æœå‰é¢çš„EXè¦å†™çš„å°±æ˜¯åé¢çš„IDè¦è¯»çš„ï¼Œåˆ™ç©¿ï¿???
    end else if (ex_wreg_e_in == `Enable && reg1_re_out == `Enable && reg1_addr_out == ex_wreg_addr_in) begin
      data1_out <= ex_wreg_data_in;
    // è§£å†³ç›¸éš”1æ¡ï¼ˆID-MEMï¼‰çš„æµæ°´æ•°æ®ç›¸å…³
    // å¦‚æœå‰é¢çš„MEMè¦å†™çš„å°±æ˜¯åé¢çš„IDè¦è¯»çš„ï¼Œåˆ™ç©¿ï¿???
    end else if (mem_wreg_e_in == `Enable && reg1_re_out == `Enable && reg1_addr_out == mem_wreg_addr_in) begin
      data1_out <= mem_wreg_data_in;  
    // å¦‚æœæŒ‡ä»¤è¯‘ç çš„ç»“æœéœ€è¦è¯»reg1ï¼Œå°±è¯´æ˜æ“ä½œï¿???1æ¥è‡ªå¯„å­˜ï¿???
    end else if (reg1_re_out == `Enable) begin
      data1_out <= reg1_data_in;
    // å¦‚æœæŒ‡ä»¤è¯‘ç çš„ç»“æœä¸ï¿???è¦è¯»reg1ï¼Œå°±è¯´æ˜æ“ä½œï¿???1æ¥è‡ªç«‹å³ï¿???
    end else if (reg1_re_out == `Disable) begin
      data1_out <= immed;
    // å…œåº•
    end else begin
      data1_out <= `ZeroWord;
    end
  end

  // é€»è¾‘åŒä¸Š
  always @(*) begin
    if (rst == `Enable) begin
      data2_out <= `ZeroWord;
    end else if (ex_wreg_e_in == `Enable && reg2_re_out == `Enable && reg2_addr_out == ex_wreg_addr_in) begin
      data2_out <= ex_wreg_data_in;
    end else if (mem_wreg_e_in == `Enable && reg2_re_out == `Enable && reg2_addr_out == mem_wreg_addr_in) begin
      data2_out <= mem_wreg_data_in;  
    end else if (reg2_re_out == `Enable) begin
      data2_out <= reg2_data_in;
    end else if (reg2_re_out == `Disable) begin
      data2_out <= immed;
    end else begin
      data2_out <= `ZeroWord;
    end
  end

endmodule