module JK_flipflop(
input j,k,clk,rst,
output reg q,qs
);
always@(posedge clk)
begin
if(j==1'b0 && k==1'b0)
begin
q<=q;qs<=qs;
end
else if(j==1'b0 && k==1'b1)
begin
q<=1'b0;qs<=1'b1;
end
else if(j==1'b1 && k==1'b0)
begin
q<=1'b1;qs<=1'b0;
end
else if(rst)
begin
q<=0;
end
else
begin
q<=~q;qs<=~qs;
end
end
endmodule
