

================================================================
== Vivado HLS Report for 'gradient_xy_calc'
================================================================
* Date:           Tue Apr 14 19:36:10 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical-flow
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7v2000tfhg1761-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.182|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   89|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- GRAD_XY_OUTER_GRAD_XY_INNER  |   87|   87|         5|          1|          1|    84|    yes   |
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      -|        -|        -|
|Expression           |        -|      8|        0|      995|
|FIFO                 |        -|      -|        -|        -|
|Instance             |        -|      -|        -|        -|
|Memory               |        0|      -|      256|       20|
|Multiplexer          |        -|      -|        -|      150|
|Register             |        0|      -|      811|      128|
+---------------------+---------+-------+---------+---------+
|Total                |        0|      8|     1067|     1293|
+---------------------+---------+-------+---------+---------+
|Available SLR        |      646|    540|   610800|   305400|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+
|Available            |     2584|   2160|  2443200|  1221600|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+----+----+------+-----+------+-------------+
    |buf_V_1_1_U  |gradient_xy_calc_cud  |        0|  64|   5|    10|   32|     1|          320|
    |buf_V_1_2_U  |gradient_xy_calc_cud  |        0|  64|   5|    10|   32|     1|          320|
    |buf_V_1_3_U  |gradient_xy_calc_cud  |        0|  64|   5|    10|   32|     1|          320|
    |buf_V_1_4_U  |gradient_xy_calc_cud  |        0|  64|   5|    10|   32|     1|          320|
    +-------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                      |        0| 256|  20|    40|  128|     4|         1280|
    +-------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul3_fu_1015_p2                   |     *    |      4|  0|  22|          32|          33|
    |mul_fu_1034_p2                    |     *    |      4|  0|  22|          32|          33|
    |c_1_fu_594_p2                     |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_340_p2     |     +    |      0|  0|  15|           7|           1|
    |p_Val2_30_4_fu_957_p2             |     +    |      0|  0|  13|          32|          32|
    |p_Val2_33_4_fu_991_p2             |     +    |      0|  0|  13|          32|          32|
    |r_s_fu_360_p2                     |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_945_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_951_p2                    |     +    |      0|  0|  13|          32|          32|
    |tmp3_fu_756_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_985_p2                    |     +    |      0|  0|  13|          32|          32|
    |neg_mul4_fu_1050_p2               |     -    |      0|  0|  72|           1|          65|
    |neg_mul_fu_1093_p2                |     -    |      0|  0|  72|           1|          65|
    |neg_ti9_fu_1079_p2                |     -    |      0|  0|  39|           1|          32|
    |neg_ti_fu_1122_p2                 |     -    |      0|  0|  39|           1|          32|
    |p_Val2_2918_1_fu_885_p2           |     -    |      0|  0|  28|           1|          21|
    |p_Val2_2918_4_fu_927_p2           |     -    |      0|  0|  25|           1|          18|
    |p_Val2_3216_1_fu_742_p2           |     -    |      0|  0|  28|           1|          21|
    |p_Val2_3216_4_fu_967_p2           |     -    |      0|  0|  25|           1|          18|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_302                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op104_read_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op200_write_state6   |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_328_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond1_mid1_fu_388_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond4_fu_588_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_464_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_334_p2        |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_346_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp2_fu_412_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |icmp3_fu_428_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |icmp_fu_582_p2                    |   icmp   |      0|  0|   9|           3|           1|
    |tmp_42_fu_470_p2                  |   icmp   |      0|  0|   9|           4|           2|
    |tmp_43_fu_476_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_45_fu_488_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_47_fu_500_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_49_fu_512_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_51_fu_524_p2                  |   icmp   |      0|  0|   9|           4|           2|
    |tmp_53_fu_536_p2                  |   icmp   |      0|  0|   9|           4|           2|
    |tmp_55_fu_548_p2                  |   icmp   |      0|  0|   9|           4|           1|
    |tmp_57_fu_560_p2                  |   icmp   |      0|  0|   9|           4|           1|
    |tmp_8_fu_458_p2                   |   icmp   |      0|  0|   9|           4|           4|
    |tmp_mid1_fu_366_p2                |   icmp   |      0|  0|   9|           3|           3|
    |tmp_s_fu_314_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op210_write_state6   |    or    |      0|  0|   2|           1|           1|
    |tmp_44_fu_482_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_46_fu_494_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_48_fu_506_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_50_fu_518_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_52_fu_530_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_54_fu_542_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_56_fu_554_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_58_fu_566_p2                  |    or    |      0|  0|   2|           1|           1|
    |c_mid2_fu_352_p3                  |  select  |      0|  0|   4|           1|           1|
    |or_cond1_mid2_fu_394_p3           |  select  |      0|  0|   2|           1|           1|
    |p_smallbuf_V_4_1_fu_625_p3        |  select  |      0|  0|  32|           1|           1|
    |r_mid2_fu_442_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_12_fu_1085_p3                 |  select  |      0|  0|  32|           1|          32|
    |tmp_13_fu_1128_p3                 |  select  |      0|  0|  32|           1|          32|
    |tmp_31_fu_1072_p3                 |  select  |      0|  0|  32|           1|          32|
    |tmp_34_fu_1115_p3                 |  select  |      0|  0|  32|           1|          32|
    |tmp_5_mid2_fu_434_p3              |  select  |      0|  0|   2|           1|           1|
    |tmp_mid2_fu_372_p3                |  select  |      0|  0|   2|           1|           1|
    |window_val_4_V_4_fu_839_p3        |  select  |      0|  0|  17|           1|          17|
    |window_val_V_0_4_2_fu_701_p3      |  select  |      0|  0|  17|           1|          17|
    |window_val_V_1_4_2_fu_694_p3      |  select  |      0|  0|  17|           1|          17|
    |window_val_V_2_4_2_fu_833_p3      |  select  |      0|  0|  17|           1|          17|
    |window_val_V_3_4_2_fu_827_p3      |  select  |      0|  0|  17|           1|          17|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      8|  0| 995|         378|         822|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |c_reg_299                |   9|          2|    4|          8|
    |frame3_a_V_blk_n         |   9|          2|    1|          2|
    |gradient_x_V_blk_n       |   9|          2|    1|          2|
    |gradient_x_V_din         |  15|          3|   32|         96|
    |gradient_y_V_blk_n       |   9|          2|    1|          2|
    |gradient_y_V_din         |  15|          3|   32|         96|
    |indvar_flatten_reg_277   |   9|          2|    7|         14|
    |r_reg_288                |   9|          2|    3|          6|
    |real_start               |   9|          2|    1|          2|
    |smallbuf_V_4_1_fu_180    |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 150|         32|  118|        302|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |buf_V_1_1_addr_reg_1236                |   4|   0|    4|          0|
    |buf_V_1_2_addr_reg_1242                |   4|   0|    4|          0|
    |buf_V_1_3_addr_reg_1248                |   4|   0|    4|          0|
    |buf_V_1_4_addr_reg_1254                |   4|   0|    4|          0|
    |buf_V_1_4_addr_reg_1254_pp0_iter1_reg  |   4|   0|    4|          0|
    |c_reg_299                              |   4|   0|    4|          0|
    |exitcond_flatten_reg_1218              |   1|   0|    1|          0|
    |indvar_flatten_reg_277                 |   7|   0|    7|          0|
    |mul3_reg_1324                          |  54|   0|   65|         11|
    |mul_reg_1334                           |  54|   0|   65|         11|
    |or_cond1_mid2_reg_1227                 |   1|   0|    1|          0|
    |or_cond4_reg_1278                      |   1|   0|    1|          0|
    |or_cond_reg_1265                       |   1|   0|    1|          0|
    |or_cond_reg_1265_pp0_iter1_reg         |   1|   0|    1|          0|
    |p_Val2_30_4_reg_1302                   |  21|   0|   32|         11|
    |p_Val2_33_4_reg_1307                   |  21|   0|   32|         11|
    |r_reg_288                              |   3|   0|    3|          0|
    |smallbuf_V_4_1_fu_180                  |  32|   0|   32|          0|
    |start_once_reg                         |   1|   0|    1|          0|
    |tmp3_reg_1297                          |  21|   0|   32|         11|
    |tmp_58_reg_1274                        |   1|   0|    1|          0|
    |tmp_60_reg_1312                        |   1|   0|    1|          0|
    |tmp_60_reg_1312_pp0_iter3_reg          |   1|   0|    1|          0|
    |tmp_62_reg_1329                        |  29|   0|   29|          0|
    |tmp_63_reg_1318                        |   1|   0|    1|          0|
    |tmp_63_reg_1318_pp0_iter3_reg          |   1|   0|    1|          0|
    |tmp_65_reg_1339                        |  29|   0|   29|          0|
    |tmp_8_reg_1260                         |   1|   0|    1|          0|
    |tmp_8_reg_1260_pp0_iter1_reg           |   1|   0|    1|          0|
    |window_val_0_V_2_fu_132                |  17|   0|   17|          0|
    |window_val_0_V_3_fu_136                |  17|   0|   17|          0|
    |window_val_1_V_2_fu_140                |  17|   0|   17|          0|
    |window_val_1_V_3_fu_144                |  17|   0|   17|          0|
    |window_val_2_V_0_fu_148                |  17|   0|   17|          0|
    |window_val_2_V_1_fu_152                |  17|   0|   17|          0|
    |window_val_2_V_2_fu_156                |  17|   0|   17|          0|
    |window_val_2_V_3_fu_160                |  17|   0|   17|          0|
    |window_val_2_V_4_reg_1287              |  17|   0|   17|          0|
    |window_val_3_V_2_fu_164                |  17|   0|   17|          0|
    |window_val_3_V_3_fu_168                |  17|   0|   17|          0|
    |window_val_3_V_4_reg_1292              |  17|   0|   17|          0|
    |window_val_4_V_2_fu_172                |  17|   0|   17|          0|
    |window_val_4_V_3_fu_176                |  17|   0|   17|          0|
    |exitcond_flatten_reg_1218              |  64|  32|    1|          0|
    |or_cond1_mid2_reg_1227                 |  64|  32|    1|          0|
    |or_cond4_reg_1278                      |  64|  32|    1|          0|
    |tmp_58_reg_1274                        |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 811| 128|  614|         55|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_start             |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_done              | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_idle              | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_ready             | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|start_out            | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|start_write          | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|frame3_a_V_dout      |  in |    8|   ap_fifo  |    frame3_a_V    |    pointer   |
|frame3_a_V_empty_n   |  in |    1|   ap_fifo  |    frame3_a_V    |    pointer   |
|frame3_a_V_read      | out |    1|   ap_fifo  |    frame3_a_V    |    pointer   |
|gradient_x_V_din     | out |   32|   ap_fifo  |   gradient_x_V   |    pointer   |
|gradient_x_V_full_n  |  in |    1|   ap_fifo  |   gradient_x_V   |    pointer   |
|gradient_x_V_write   | out |    1|   ap_fifo  |   gradient_x_V   |    pointer   |
|gradient_y_V_din     | out |   32|   ap_fifo  |   gradient_y_V   |    pointer   |
|gradient_y_V_full_n  |  in |    1|   ap_fifo  |   gradient_y_V   |    pointer   |
|gradient_y_V_write   | out |    1|   ap_fifo  |   gradient_y_V   |    pointer   |
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	7  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_val_0_V_2 = alloca i17"   --->   Operation 8 'alloca' 'window_val_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%window_val_0_V_3 = alloca i17"   --->   Operation 9 'alloca' 'window_val_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%window_val_1_V_2 = alloca i17"   --->   Operation 10 'alloca' 'window_val_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_val_1_V_3 = alloca i17"   --->   Operation 11 'alloca' 'window_val_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_val_2_V_0 = alloca i17"   --->   Operation 12 'alloca' 'window_val_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_val_2_V_1 = alloca i17"   --->   Operation 13 'alloca' 'window_val_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_val_2_V_2 = alloca i17"   --->   Operation 14 'alloca' 'window_val_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%window_val_2_V_3 = alloca i17"   --->   Operation 15 'alloca' 'window_val_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%window_val_3_V_2 = alloca i17"   --->   Operation 16 'alloca' 'window_val_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%window_val_3_V_3 = alloca i17"   --->   Operation 17 'alloca' 'window_val_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_val_4_V_2 = alloca i17"   --->   Operation 18 'alloca' 'window_val_4_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_val_4_V_3 = alloca i17"   --->   Operation 19 'alloca' 'window_val_4_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1 = alloca i32"   --->   Operation 20 'alloca' 'smallbuf_V_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_x_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @frame3_a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.18ns)   --->   "br label %0" [optical_flow.cpp:35]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 4.12>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %codeRepl ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r = phi i3 [ 0, %codeRepl ], [ %r_mid2, %ifBlock ]" [optical_flow.cpp:37]   --->   Operation 26 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c = phi i4 [ 0, %codeRepl ], [ %c_1, %ifBlock ]"   --->   Operation 27 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.86ns)   --->   "%tmp_s = icmp ult i3 %r, -3" [optical_flow.cpp:44]   --->   Operation 28 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %r, i32 2)" [optical_flow.cpp:83]   --->   Operation 29 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.61ns)   --->   "%or_cond1 = and i1 %tmp_38, %tmp_s" [optical_flow.cpp:83]   --->   Operation 30 'and' 'or_cond1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.12ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten, -44"   --->   Operation 31 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.38ns)   --->   "%indvar_flatten_next = add i7 %indvar_flatten, 1"   --->   Operation 32 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.12ns)   --->   "%exitcond = icmp eq i4 %c, -4" [optical_flow.cpp:37]   --->   Operation 33 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.65ns)   --->   "%c_mid2 = select i1 %exitcond, i4 0, i4 %c" [optical_flow.cpp:37]   --->   Operation 34 'select' 'c_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.18ns)   --->   "%r_s = add i3 %r, 1" [optical_flow.cpp:35]   --->   Operation 35 'add' 'r_s' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.86ns)   --->   "%tmp_mid1 = icmp ult i3 %r_s, -3" [optical_flow.cpp:44]   --->   Operation 36 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp_s" [optical_flow.cpp:44]   --->   Operation 37 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_mid2)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %r_s, i32 2)" [optical_flow.cpp:83]   --->   Operation 38 'bitselect' 'tmp_39' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_mid2)   --->   "%or_cond1_mid1 = and i1 %tmp_39, %tmp_mid1" [optical_flow.cpp:83]   --->   Operation 39 'and' 'or_cond1_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.62ns) (out node of the LUT)   --->   "%or_cond1_mid2 = select i1 %exitcond, i1 %or_cond1_mid1, i1 %or_cond1" [optical_flow.cpp:83]   --->   Operation 40 'select' 'or_cond1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_40 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %r_s, i32 1, i32 2)" [optical_flow.cpp:93]   --->   Operation 41 'partselect' 'tmp_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.61ns)   --->   "%icmp2 = icmp ne i2 %tmp_40, 0" [optical_flow.cpp:93]   --->   Operation 42 'icmp' 'icmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_41 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %r, i32 1, i32 2)" [optical_flow.cpp:93]   --->   Operation 43 'partselect' 'tmp_41' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.61ns)   --->   "%icmp3 = icmp ne i2 %tmp_41, 0" [optical_flow.cpp:93]   --->   Operation 44 'icmp' 'icmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%tmp_5_mid2 = select i1 %exitcond, i1 %icmp2, i1 %icmp3" [optical_flow.cpp:93]   --->   Operation 45 'select' 'tmp_5_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "%r_mid2 = select i1 %exitcond, i3 %r_s, i3 %r" [optical_flow.cpp:37]   --->   Operation 46 'select' 'r_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4)" [optical_flow.cpp:38]   --->   Operation 47 'specregionbegin' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7 = zext i4 %c_mid2 to i64" [optical_flow.cpp:42]   --->   Operation 48 'zext' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%buf_V_1_1_addr = getelementptr [10 x i32]* @buf_V_1_1, i64 0, i64 %tmp_7" [optical_flow.cpp:42]   --->   Operation 49 'getelementptr' 'buf_V_1_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.42ns)   --->   "%buf_V_1_1_load = load i32* %buf_V_1_1_addr, align 4" [optical_flow.cpp:42]   --->   Operation 50 'load' 'buf_V_1_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%buf_V_1_2_addr = getelementptr [10 x i32]* @buf_V_1_2, i64 0, i64 %tmp_7" [optical_flow.cpp:42]   --->   Operation 51 'getelementptr' 'buf_V_1_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.42ns)   --->   "%buf_V_1_2_load = load i32* %buf_V_1_2_addr, align 4" [optical_flow.cpp:42]   --->   Operation 52 'load' 'buf_V_1_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_V_1_3_addr = getelementptr [10 x i32]* @buf_V_1_3, i64 0, i64 %tmp_7" [optical_flow.cpp:42]   --->   Operation 53 'getelementptr' 'buf_V_1_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.42ns)   --->   "%buf_V_1_3_load = load i32* %buf_V_1_3_addr, align 4" [optical_flow.cpp:42]   --->   Operation 54 'load' 'buf_V_1_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%buf_V_1_4_addr = getelementptr [10 x i32]* @buf_V_1_4, i64 0, i64 %tmp_7" [optical_flow.cpp:42]   --->   Operation 55 'getelementptr' 'buf_V_1_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.42ns)   --->   "%buf_V_1_4_load = load i32* %buf_V_1_4_addr, align 4" [optical_flow.cpp:42]   --->   Operation 56 'load' 'buf_V_1_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (1.12ns)   --->   "%tmp_8 = icmp ult i4 %c_mid2, -6" [optical_flow.cpp:44]   --->   Operation 57 'icmp' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.62ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_mid2, %tmp_8" [optical_flow.cpp:44]   --->   Operation 58 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader254.0, label %3" [optical_flow.cpp:49]   --->   Operation 59 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader253.0, label %._crit_edge262" [optical_flow.cpp:55]   --->   Operation 60 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %_ifconv"   --->   Operation 61 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %or_cond1_mid2, label %switch.early.test, label %4" [optical_flow.cpp:83]   --->   Operation 62 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.12ns)   --->   "%tmp_42 = icmp eq i4 %c_mid2, -1" [optical_flow.cpp:37]   --->   Operation 63 'icmp' 'tmp_42' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.12ns)   --->   "%tmp_43 = icmp eq i4 %c_mid2, -2" [optical_flow.cpp:37]   --->   Operation 64 'icmp' 'tmp_43' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_44 = or i1 %tmp_43, %tmp_42" [optical_flow.cpp:37]   --->   Operation 65 'or' 'tmp_44' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.12ns)   --->   "%tmp_45 = icmp eq i4 %c_mid2, -3" [optical_flow.cpp:37]   --->   Operation 66 'icmp' 'tmp_45' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_46 = or i1 %tmp_45, %tmp_44" [optical_flow.cpp:37]   --->   Operation 67 'or' 'tmp_46' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.12ns)   --->   "%tmp_47 = icmp eq i4 %c_mid2, -5" [optical_flow.cpp:37]   --->   Operation 68 'icmp' 'tmp_47' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_48 = or i1 %tmp_47, %tmp_46" [optical_flow.cpp:37]   --->   Operation 69 'or' 'tmp_48' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.12ns)   --->   "%tmp_49 = icmp eq i4 %c_mid2, -6" [optical_flow.cpp:37]   --->   Operation 70 'icmp' 'tmp_49' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_50 = or i1 %tmp_49, %tmp_48" [optical_flow.cpp:37]   --->   Operation 71 'or' 'tmp_50' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.12ns)   --->   "%tmp_51 = icmp eq i4 %c_mid2, 3" [optical_flow.cpp:37]   --->   Operation 72 'icmp' 'tmp_51' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.61ns) (out node of the LUT)   --->   "%tmp_52 = or i1 %tmp_51, %tmp_50" [optical_flow.cpp:37]   --->   Operation 73 'or' 'tmp_52' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.12ns)   --->   "%tmp_53 = icmp eq i4 %c_mid2, 2" [optical_flow.cpp:37]   --->   Operation 74 'icmp' 'tmp_53' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_54 = or i1 %tmp_53, %tmp_52" [optical_flow.cpp:37]   --->   Operation 75 'or' 'tmp_54' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.12ns)   --->   "%tmp_55 = icmp eq i4 %c_mid2, 1" [optical_flow.cpp:37]   --->   Operation 76 'icmp' 'tmp_55' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_56 = or i1 %tmp_55, %tmp_54" [optical_flow.cpp:37]   --->   Operation 77 'or' 'tmp_56' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.12ns)   --->   "%tmp_57 = icmp eq i4 %c_mid2, 0" [optical_flow.cpp:37]   --->   Operation 78 'icmp' 'tmp_57' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.61ns) (out node of the LUT)   --->   "%tmp_58 = or i1 %tmp_57, %tmp_56" [optical_flow.cpp:37]   --->   Operation 79 'or' 'tmp_58' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %4, label %.preheader.0" [optical_flow.cpp:37]   --->   Operation 80 'br' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_59 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %c_mid2, i32 1, i32 3)" [optical_flow.cpp:93]   --->   Operation 81 'partselect' 'tmp_59' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.86ns)   --->   "%icmp = icmp ne i3 %tmp_59, 0" [optical_flow.cpp:93]   --->   Operation 82 'icmp' 'icmp' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.61ns)   --->   "%or_cond4 = and i1 %tmp_5_mid2, %icmp" [optical_flow.cpp:93]   --->   Operation 83 'and' 'or_cond4' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %or_cond4, label %5, label %._crit_edge263" [optical_flow.cpp:93]   --->   Operation 84 'br' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 85 'br' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_6)" [optical_flow.cpp:98]   --->   Operation 86 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.36ns)   --->   "%c_1 = add i4 %c_mid2, 1" [optical_flow.cpp:37]   --->   Operation 87 'add' 'c_1' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 88 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%window_val_0_V_2_l = load i17* %window_val_0_V_2"   --->   Operation 89 'load' 'window_val_0_V_2_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%window_val_0_V_3_l = load i17* %window_val_0_V_3"   --->   Operation 90 'load' 'window_val_0_V_3_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%window_val_1_V_2_l = load i17* %window_val_1_V_2" [optical_flow.cpp:88]   --->   Operation 91 'load' 'window_val_1_V_2_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%window_val_1_V_3_l = load i17* %window_val_1_V_3"   --->   Operation 92 'load' 'window_val_1_V_3_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "store i17 %window_val_1_V_3_l, i17* %window_val_1_V_2"   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "store i17 %window_val_0_V_3_l, i17* %window_val_0_V_2"   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.reset"   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (1.42ns)   --->   "%buf_V_1_1_load = load i32* %buf_V_1_1_addr, align 4" [optical_flow.cpp:42]   --->   Operation 96 'load' 'buf_V_1_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 97 [1/2] (1.42ns)   --->   "%buf_V_1_2_load = load i32* %buf_V_1_2_addr, align 4" [optical_flow.cpp:42]   --->   Operation 97 'load' 'buf_V_1_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 98 [1/2] (1.42ns)   --->   "%buf_V_1_3_load = load i32* %buf_V_1_3_addr, align 4" [optical_flow.cpp:42]   --->   Operation 98 'load' 'buf_V_1_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 99 [1/2] (1.42ns)   --->   "%buf_V_1_4_load = load i32* %buf_V_1_4_addr, align 4" [optical_flow.cpp:42]   --->   Operation 99 'load' 'buf_V_1_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1_load = load i32* %smallbuf_V_4_1" [optical_flow.cpp:46]   --->   Operation 100 'load' 'smallbuf_V_4_1_load' <Predicate = (!exitcond_flatten & !or_cond & !tmp_8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.61ns)   --->   "%p_smallbuf_V_4_1 = select i1 %tmp_8, i32 0, i32 %smallbuf_V_4_1_load" [optical_flow.cpp:46]   --->   Operation 101 'select' 'p_smallbuf_V_4_1' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.18ns)   --->   "store i32 %p_smallbuf_V_4_1, i32* %smallbuf_V_4_1" [optical_flow.cpp:46]   --->   Operation 102 'store' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 1.18>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 103 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.93ns)   --->   "%frame3_a_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @frame3_a_V)"   --->   Operation 104 'read' 'frame3_a_V_read' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%smallbuf_4_V = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %frame3_a_V_read, i11 0)" [optical_flow.cpp:45]   --->   Operation 105 'bitconcatenate' 'smallbuf_4_V' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%smallbuf_4_V_cast = zext i19 %smallbuf_4_V to i32" [optical_flow.cpp:45]   --->   Operation 106 'zext' 'smallbuf_4_V_cast' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.18ns)   --->   "store i32 %smallbuf_4_V_cast, i32* %smallbuf_V_4_1" [optical_flow.cpp:45]   --->   Operation 107 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.18>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %2" [optical_flow.cpp:45]   --->   Operation 108 'br' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_2_load, i32* %buf_V_1_1_addr, align 4" [optical_flow.cpp:58]   --->   Operation 109 'store' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 110 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_3_load, i32* %buf_V_1_2_addr, align 4" [optical_flow.cpp:58]   --->   Operation 110 'store' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 111 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_4_load, i32* %buf_V_1_3_addr, align 4" [optical_flow.cpp:58]   --->   Operation 111 'store' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 112 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_2_load, i32* %buf_V_1_1_addr, align 4" [optical_flow.cpp:52]   --->   Operation 112 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 113 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_3_load, i32* %buf_V_1_2_addr, align 4" [optical_flow.cpp:52]   --->   Operation 113 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 114 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_4_load, i32* %buf_V_1_3_addr, align 4" [optical_flow.cpp:52]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%window_val_0_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_1_load, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 115 'partselect' 'window_val_0_V_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%window_val_1_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_2_load, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 116 'partselect' 'window_val_1_V_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%window_val_2_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_3_load, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 117 'partselect' 'window_val_2_V_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%window_val_3_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_4_load, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 118 'partselect' 'window_val_3_V_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.52ns)   --->   "%window_val_V_1_4_2 = select i1 %or_cond, i17 %window_val_1_V_4, i17 0" [optical_flow.cpp:44]   --->   Operation 119 'select' 'window_val_V_1_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.52ns)   --->   "%window_val_V_0_4_2 = select i1 %or_cond, i17 %window_val_0_V_4, i17 0" [optical_flow.cpp:44]   --->   Operation 120 'select' 'window_val_V_0_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "store i17 %window_val_V_1_4_2, i17* %window_val_1_V_3" [optical_flow.cpp:44]   --->   Operation 121 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "store i17 %window_val_V_0_4_2, i17* %window_val_0_V_3" [optical_flow.cpp:44]   --->   Operation 122 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_24 = call i28 @_ssdm_op_BitConcatenate.i28.i17.i11(i17 %window_val_0_V_2_l, i11 0)"   --->   Operation 123 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_11 = sext i28 %tmp_24 to i32" [optical_flow.cpp:88]   --->   Operation 124 'sext' 'tmp_11' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %window_val_1_V_2_l, i3 0)" [optical_flow.cpp:88]   --->   Operation 125 'bitconcatenate' 'p_shl' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i20 %p_shl to i21" [optical_flow.cpp:88]   --->   Operation 126 'sext' 'p_shl_cast' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.59ns)   --->   "%p_Val2_3216_1 = sub i21 0, %p_shl_cast" [optical_flow.cpp:88]   --->   Operation 127 'sub' 'p_Val2_3216_1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_165_1 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 %p_Val2_3216_1, i11 0)" [optical_flow.cpp:88]   --->   Operation 128 'bitconcatenate' 'tmp_165_1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.63ns)   --->   "%tmp3 = add i32 %tmp_11, %tmp_165_1" [optical_flow.cpp:88]   --->   Operation 129 'add' 'tmp3' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%window_val_2_V_0_l = load i17* %window_val_2_V_0"   --->   Operation 130 'load' 'window_val_2_V_0_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%window_val_2_V_1_l = load i17* %window_val_2_V_1" [optical_flow.cpp:87]   --->   Operation 131 'load' 'window_val_2_V_1_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%window_val_2_V_2_l = load i17* %window_val_2_V_2"   --->   Operation 132 'load' 'window_val_2_V_2_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%window_val_2_V_3_l = load i17* %window_val_2_V_3"   --->   Operation 133 'load' 'window_val_2_V_3_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%window_val_3_V_2_l = load i17* %window_val_3_V_2"   --->   Operation 134 'load' 'window_val_3_V_2_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%window_val_3_V_3_l = load i17* %window_val_3_V_3"   --->   Operation 135 'load' 'window_val_3_V_3_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%window_val_4_V_2_l = load i17* %window_val_4_V_2" [optical_flow.cpp:88]   --->   Operation 136 'load' 'window_val_4_V_2_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%window_val_4_V_3_l = load i17* %window_val_4_V_3"   --->   Operation 137 'load' 'window_val_4_V_3_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "store i17 %window_val_4_V_3_l, i17* %window_val_4_V_2"   --->   Operation 138 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "store i17 %window_val_3_V_3_l, i17* %window_val_3_V_2"   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "store i17 %window_val_2_V_3_l, i17* %window_val_2_V_2"   --->   Operation 140 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "store i17 %window_val_2_V_2_l, i17* %window_val_2_V_1"   --->   Operation 141 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "store i17 %window_val_2_V_1_l, i17* %window_val_2_V_0" [optical_flow.cpp:87]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @GRAD_XY_OUTER_GRAD_X)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [optical_flow.cpp:38]   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [optical_flow.cpp:39]   --->   Operation 145 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge261" [optical_flow.cpp:44]   --->   Operation 146 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1_load_2 = load i32* %smallbuf_V_4_1" [optical_flow.cpp:59]   --->   Operation 147 'load' 'smallbuf_V_4_1_load_2' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.42ns)   --->   "store i32 %smallbuf_V_4_1_load_2, i32* %buf_V_1_4_addr, align 4" [optical_flow.cpp:59]   --->   Operation 148 'store' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge262" [optical_flow.cpp:60]   --->   Operation 149 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1_load_1 = load i32* %smallbuf_V_4_1" [optical_flow.cpp:53]   --->   Operation 150 'load' 'smallbuf_V_4_1_load_1' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.42ns)   --->   "store i32 %smallbuf_V_4_1_load_1, i32* %buf_V_1_4_addr, align 4" [optical_flow.cpp:53]   --->   Operation 151 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br label %_ifconv" [optical_flow.cpp:54]   --->   Operation 152 'br' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%window_val_2_V_3_l_1 = load i17* %window_val_2_V_3"   --->   Operation 153 'load' 'window_val_2_V_3_l_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1_load_3 = load i32* %smallbuf_V_4_1" [optical_flow.cpp:68]   --->   Operation 154 'load' 'smallbuf_V_4_1_load_3' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_141_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %smallbuf_V_4_1_load_3, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 155 'partselect' 'tmp_141_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.52ns)   --->   "%window_val_V_3_4_2 = select i1 %or_cond, i17 %window_val_3_V_4, i17 0" [optical_flow.cpp:44]   --->   Operation 156 'select' 'window_val_V_3_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.52ns)   --->   "%window_val_V_2_4_2 = select i1 %or_cond, i17 %window_val_2_V_4, i17 0" [optical_flow.cpp:44]   --->   Operation 157 'select' 'window_val_V_2_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.52ns)   --->   "%window_val_4_V_4 = select i1 %or_cond, i17 %tmp_141_4, i17 0" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->optical_flow.cpp:77]   --->   Operation 158 'select' 'window_val_4_V_4' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "store i17 %window_val_4_V_4, i17* %window_val_4_V_3" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->optical_flow.cpp:77]   --->   Operation 159 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "store i17 %window_val_V_3_4_2, i17* %window_val_3_V_3" [optical_flow.cpp:44]   --->   Operation 160 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "store i17 %window_val_V_2_4_2, i17* %window_val_2_V_3" [optical_flow.cpp:44]   --->   Operation 161 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_BitConcatenate.i28.i17.i11(i17 %window_val_2_V_0_l, i11 0)"   --->   Operation 162 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_3 = sext i28 %tmp to i32" [optical_flow.cpp:87]   --->   Operation 163 'sext' 'tmp_3' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl1 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %window_val_2_V_1_l, i3 0)" [optical_flow.cpp:87]   --->   Operation 164 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i20 %p_shl1 to i21" [optical_flow.cpp:87]   --->   Operation 165 'sext' 'p_shl1_cast' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (1.59ns)   --->   "%p_Val2_2918_1 = sub i21 0, %p_shl1_cast" [optical_flow.cpp:87]   --->   Operation 166 'sub' 'p_Val2_2918_1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_161_1 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 %p_Val2_2918_1, i11 0)" [optical_flow.cpp:87]   --->   Operation 167 'bitconcatenate' 'tmp_161_1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_25 = call i31 @_ssdm_op_BitConcatenate.i31.i17.i14(i17 %window_val_2_V_3_l_1, i14 0)"   --->   Operation 168 'bitconcatenate' 'tmp_25' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_161_3 = sext i31 %tmp_25 to i32" [optical_flow.cpp:87]   --->   Operation 169 'sext' 'tmp_161_3' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_26 = call i31 @_ssdm_op_BitConcatenate.i31.i17.i14(i17 %window_val_3_V_2_l, i14 0)"   --->   Operation 170 'bitconcatenate' 'tmp_26' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_165_3 = sext i31 %tmp_26 to i32" [optical_flow.cpp:88]   --->   Operation 171 'sext' 'tmp_165_3' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_54_cast = sext i17 %window_val_V_2_4_2 to i18" [optical_flow.cpp:87]   --->   Operation 172 'sext' 'tmp_54_cast' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.59ns)   --->   "%p_Val2_2918_4 = sub i18 0, %tmp_54_cast" [optical_flow.cpp:87]   --->   Operation 173 'sub' 'p_Val2_2918_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_27 = call i29 @_ssdm_op_BitConcatenate.i29.i18.i11(i18 %p_Val2_2918_4, i11 0)" [optical_flow.cpp:87]   --->   Operation 174 'bitconcatenate' 'tmp_27' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_161_4 = sext i29 %tmp_27 to i32" [optical_flow.cpp:87]   --->   Operation 175 'sext' 'tmp_161_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (1.63ns)   --->   "%tmp1 = add i32 %tmp_3, %tmp_161_1" [optical_flow.cpp:87]   --->   Operation 176 'add' 'tmp1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %tmp_161_4, %tmp_161_3" [optical_flow.cpp:87]   --->   Operation 177 'add' 'tmp2' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%p_Val2_30_4 = add i32 %tmp1, %tmp2" [optical_flow.cpp:87]   --->   Operation 178 'add' 'p_Val2_30_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 2.77> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_55_cast = sext i17 %window_val_4_V_2_l to i18" [optical_flow.cpp:88]   --->   Operation 179 'sext' 'tmp_55_cast' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (1.59ns)   --->   "%p_Val2_3216_4 = sub i18 0, %tmp_55_cast" [optical_flow.cpp:88]   --->   Operation 180 'sub' 'p_Val2_3216_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_28 = call i29 @_ssdm_op_BitConcatenate.i29.i18.i11(i18 %p_Val2_3216_4, i11 0)" [optical_flow.cpp:88]   --->   Operation 181 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_165_4 = sext i29 %tmp_28 to i32" [optical_flow.cpp:88]   --->   Operation 182 'sext' 'tmp_165_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp_165_4, %tmp_165_3" [optical_flow.cpp:88]   --->   Operation 183 'add' 'tmp4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%p_Val2_33_4 = add i32 %tmp3, %tmp4" [optical_flow.cpp:88]   --->   Operation 184 'add' 'p_Val2_33_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 2.77> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_30_4, i32 31)" [optical_flow.cpp:90]   --->   Operation 185 'bitselect' 'tmp_60' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_33_4, i32 31)" [optical_flow.cpp:91]   --->   Operation 186 'bitselect' 'tmp_63' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.63>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext2_cast = sext i32 %p_Val2_30_4 to i65" [optical_flow.cpp:90]   --->   Operation 187 'sext' 'sext2_cast' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (6.63ns)   --->   "%mul3 = mul i65 %sext2_cast, 5726623062" [optical_flow.cpp:90]   --->   Operation 188 'mul' 'mul3' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 6.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_62 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul3, i32 36, i32 64)" [optical_flow.cpp:90]   --->   Operation 189 'partselect' 'tmp_62' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %p_Val2_33_4 to i65" [optical_flow.cpp:91]   --->   Operation 190 'sext' 'sext_cast' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (6.63ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [optical_flow.cpp:91]   --->   Operation 191 'mul' 'mul' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 6.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_65 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul, i32 36, i32 64)" [optical_flow.cpp:91]   --->   Operation 192 'partselect' 'tmp_65' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 193 [1/1] (2.00ns)   --->   "%neg_mul4 = sub i65 0, %mul3" [optical_flow.cpp:90]   --->   Operation 193 'sub' 'neg_mul4' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_61 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul4, i32 36, i32 64)" [optical_flow.cpp:90]   --->   Operation 194 'partselect' 'tmp_61' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_29 = sext i29 %tmp_61 to i32" [optical_flow.cpp:90]   --->   Operation 195 'sext' 'tmp_29' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_30 = sext i29 %tmp_62 to i32" [optical_flow.cpp:90]   --->   Operation 196 'sext' 'tmp_30' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_31 = select i1 %tmp_60, i32 %tmp_29, i32 %tmp_30" [optical_flow.cpp:90]   --->   Operation 197 'select' 'tmp_31' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (1.62ns) (out node of the LUT)   --->   "%neg_ti9 = sub i32 0, %tmp_31" [optical_flow.cpp:90]   --->   Operation 198 'sub' 'neg_ti9' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.62ns)   --->   "%tmp_12 = select i1 %tmp_60, i32 %neg_ti9, i32 %tmp_30" [optical_flow.cpp:90]   --->   Operation 199 'select' 'tmp_12' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_x_V, i32 %tmp_12)" [optical_flow.cpp:90]   --->   Operation 200 'write' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 201 [1/1] (2.00ns)   --->   "%neg_mul = sub i65 0, %mul" [optical_flow.cpp:91]   --->   Operation 201 'sub' 'neg_mul' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_64 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul, i32 36, i32 64)" [optical_flow.cpp:91]   --->   Operation 202 'partselect' 'tmp_64' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_32 = sext i29 %tmp_64 to i32" [optical_flow.cpp:91]   --->   Operation 203 'sext' 'tmp_32' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_33 = sext i29 %tmp_65 to i32" [optical_flow.cpp:91]   --->   Operation 204 'sext' 'tmp_33' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_34 = select i1 %tmp_63, i32 %tmp_32, i32 %tmp_33" [optical_flow.cpp:91]   --->   Operation 205 'select' 'tmp_34' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (1.62ns) (out node of the LUT)   --->   "%neg_ti = sub i32 0, %tmp_34" [optical_flow.cpp:91]   --->   Operation 206 'sub' 'neg_ti' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.62ns)   --->   "%tmp_13 = select i1 %tmp_63, i32 %neg_ti, i32 %tmp_33" [optical_flow.cpp:91]   --->   Operation 207 'select' 'tmp_13' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_y_V, i32 %tmp_13)" [optical_flow.cpp:91]   --->   Operation 208 'write' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "br label %ifBlock" [optical_flow.cpp:92]   --->   Operation 209 'br' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_x_V, i32 0)" [optical_flow.cpp:95]   --->   Operation 210 'write' <Predicate = (!or_cond1_mid2 & or_cond4) | (tmp_58 & or_cond4)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 211 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_y_V, i32 0)" [optical_flow.cpp:96]   --->   Operation 211 'write' <Predicate = (!or_cond1_mid2 & or_cond4) | (tmp_58 & or_cond4)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "br label %._crit_edge263" [optical_flow.cpp:97]   --->   Operation 212 'br' <Predicate = (!or_cond1_mid2 & or_cond4) | (tmp_58 & or_cond4)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "ret void" [optical_flow.cpp:100]   --->   Operation 213 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame3_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ buf_V_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ gradient_x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gradient_y_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window_val_0_V_2      (alloca         ) [ 00111110]
window_val_0_V_3      (alloca         ) [ 00111110]
window_val_1_V_2      (alloca         ) [ 00111110]
window_val_1_V_3      (alloca         ) [ 00111110]
window_val_2_V_0      (alloca         ) [ 00111110]
window_val_2_V_1      (alloca         ) [ 00111110]
window_val_2_V_2      (alloca         ) [ 00111110]
window_val_2_V_3      (alloca         ) [ 00111110]
window_val_3_V_2      (alloca         ) [ 00111110]
window_val_3_V_3      (alloca         ) [ 00111110]
window_val_4_V_2      (alloca         ) [ 00111110]
window_val_4_V_3      (alloca         ) [ 00111110]
smallbuf_V_4_1        (alloca         ) [ 00111110]
StgValue_21           (specinterface  ) [ 00000000]
StgValue_22           (specinterface  ) [ 00000000]
StgValue_23           (specinterface  ) [ 00000000]
StgValue_24           (br             ) [ 01111110]
indvar_flatten        (phi            ) [ 00111110]
r                     (phi            ) [ 00111110]
c                     (phi            ) [ 00111110]
tmp_s                 (icmp           ) [ 00000000]
tmp_38                (bitselect      ) [ 00000000]
or_cond1              (and            ) [ 00000000]
exitcond_flatten      (icmp           ) [ 00111110]
indvar_flatten_next   (add            ) [ 01111110]
exitcond              (icmp           ) [ 00000000]
c_mid2                (select         ) [ 00000000]
r_s                   (add            ) [ 00000000]
tmp_mid1              (icmp           ) [ 00000000]
tmp_mid2              (select         ) [ 00000000]
tmp_39                (bitselect      ) [ 00000000]
or_cond1_mid1         (and            ) [ 00000000]
or_cond1_mid2         (select         ) [ 00111110]
tmp_40                (partselect     ) [ 00000000]
icmp2                 (icmp           ) [ 00000000]
tmp_41                (partselect     ) [ 00000000]
icmp3                 (icmp           ) [ 00000000]
tmp_5_mid2            (select         ) [ 00000000]
r_mid2                (select         ) [ 01111110]
tmp_6                 (specregionbegin) [ 00000000]
tmp_7                 (zext           ) [ 00000000]
buf_V_1_1_addr        (getelementptr  ) [ 00110000]
buf_V_1_2_addr        (getelementptr  ) [ 00110000]
buf_V_1_3_addr        (getelementptr  ) [ 00110000]
buf_V_1_4_addr        (getelementptr  ) [ 00111000]
tmp_8                 (icmp           ) [ 00111000]
or_cond               (and            ) [ 00111110]
StgValue_59           (br             ) [ 00000000]
StgValue_60           (br             ) [ 00000000]
StgValue_61           (br             ) [ 00000000]
StgValue_62           (br             ) [ 00000000]
tmp_42                (icmp           ) [ 00000000]
tmp_43                (icmp           ) [ 00000000]
tmp_44                (or             ) [ 00000000]
tmp_45                (icmp           ) [ 00000000]
tmp_46                (or             ) [ 00000000]
tmp_47                (icmp           ) [ 00000000]
tmp_48                (or             ) [ 00000000]
tmp_49                (icmp           ) [ 00000000]
tmp_50                (or             ) [ 00000000]
tmp_51                (icmp           ) [ 00000000]
tmp_52                (or             ) [ 00000000]
tmp_53                (icmp           ) [ 00000000]
tmp_54                (or             ) [ 00000000]
tmp_55                (icmp           ) [ 00000000]
tmp_56                (or             ) [ 00000000]
tmp_57                (icmp           ) [ 00000000]
tmp_58                (or             ) [ 00111110]
StgValue_80           (br             ) [ 00000000]
tmp_59                (partselect     ) [ 00000000]
icmp                  (icmp           ) [ 00000000]
or_cond4              (and            ) [ 00111110]
StgValue_84           (br             ) [ 00000000]
StgValue_85           (br             ) [ 00000000]
empty                 (specregionend  ) [ 00000000]
c_1                   (add            ) [ 01111110]
StgValue_88           (br             ) [ 01111110]
window_val_0_V_2_l    (load           ) [ 00000000]
window_val_0_V_3_l    (load           ) [ 00000000]
window_val_1_V_2_l    (load           ) [ 00000000]
window_val_1_V_3_l    (load           ) [ 00000000]
StgValue_93           (store          ) [ 00000000]
StgValue_94           (store          ) [ 00000000]
StgValue_95           (br             ) [ 00000000]
buf_V_1_1_load        (load           ) [ 00000000]
buf_V_1_2_load        (load           ) [ 00000000]
buf_V_1_3_load        (load           ) [ 00000000]
buf_V_1_4_load        (load           ) [ 00000000]
smallbuf_V_4_1_load   (load           ) [ 00000000]
p_smallbuf_V_4_1      (select         ) [ 00000000]
StgValue_102          (store          ) [ 00000000]
StgValue_103          (br             ) [ 00000000]
frame3_a_V_read       (read           ) [ 00000000]
smallbuf_4_V          (bitconcatenate ) [ 00000000]
smallbuf_4_V_cast     (zext           ) [ 00000000]
StgValue_107          (store          ) [ 00000000]
StgValue_108          (br             ) [ 00000000]
StgValue_109          (store          ) [ 00000000]
StgValue_110          (store          ) [ 00000000]
StgValue_111          (store          ) [ 00000000]
StgValue_112          (store          ) [ 00000000]
StgValue_113          (store          ) [ 00000000]
StgValue_114          (store          ) [ 00000000]
window_val_0_V_4      (partselect     ) [ 00000000]
window_val_1_V_4      (partselect     ) [ 00000000]
window_val_2_V_4      (partselect     ) [ 00101000]
window_val_3_V_4      (partselect     ) [ 00101000]
window_val_V_1_4_2    (select         ) [ 00000000]
window_val_V_0_4_2    (select         ) [ 00000000]
StgValue_121          (store          ) [ 00000000]
StgValue_122          (store          ) [ 00000000]
tmp_24                (bitconcatenate ) [ 00000000]
tmp_11                (sext           ) [ 00000000]
p_shl                 (bitconcatenate ) [ 00000000]
p_shl_cast            (sext           ) [ 00000000]
p_Val2_3216_1         (sub            ) [ 00000000]
tmp_165_1             (bitconcatenate ) [ 00000000]
tmp3                  (add            ) [ 00101000]
window_val_2_V_0_l    (load           ) [ 00000000]
window_val_2_V_1_l    (load           ) [ 00000000]
window_val_2_V_2_l    (load           ) [ 00000000]
window_val_2_V_3_l    (load           ) [ 00000000]
window_val_3_V_2_l    (load           ) [ 00000000]
window_val_3_V_3_l    (load           ) [ 00000000]
window_val_4_V_2_l    (load           ) [ 00000000]
window_val_4_V_3_l    (load           ) [ 00000000]
StgValue_138          (store          ) [ 00000000]
StgValue_139          (store          ) [ 00000000]
StgValue_140          (store          ) [ 00000000]
StgValue_141          (store          ) [ 00000000]
StgValue_142          (store          ) [ 00000000]
StgValue_143          (specloopname   ) [ 00000000]
StgValue_144          (specloopname   ) [ 00000000]
StgValue_145          (specpipeline   ) [ 00000000]
StgValue_146          (br             ) [ 00000000]
smallbuf_V_4_1_load_2 (load           ) [ 00000000]
StgValue_148          (store          ) [ 00000000]
StgValue_149          (br             ) [ 00000000]
smallbuf_V_4_1_load_1 (load           ) [ 00000000]
StgValue_151          (store          ) [ 00000000]
StgValue_152          (br             ) [ 00000000]
window_val_2_V_3_l_1  (load           ) [ 00000000]
smallbuf_V_4_1_load_3 (load           ) [ 00000000]
tmp_141_4             (partselect     ) [ 00000000]
window_val_V_3_4_2    (select         ) [ 00000000]
window_val_V_2_4_2    (select         ) [ 00000000]
window_val_4_V_4      (select         ) [ 00000000]
StgValue_159          (store          ) [ 00000000]
StgValue_160          (store          ) [ 00000000]
StgValue_161          (store          ) [ 00000000]
tmp                   (bitconcatenate ) [ 00000000]
tmp_3                 (sext           ) [ 00000000]
p_shl1                (bitconcatenate ) [ 00000000]
p_shl1_cast           (sext           ) [ 00000000]
p_Val2_2918_1         (sub            ) [ 00000000]
tmp_161_1             (bitconcatenate ) [ 00000000]
tmp_25                (bitconcatenate ) [ 00000000]
tmp_161_3             (sext           ) [ 00000000]
tmp_26                (bitconcatenate ) [ 00000000]
tmp_165_3             (sext           ) [ 00000000]
tmp_54_cast           (sext           ) [ 00000000]
p_Val2_2918_4         (sub            ) [ 00000000]
tmp_27                (bitconcatenate ) [ 00000000]
tmp_161_4             (sext           ) [ 00000000]
tmp1                  (add            ) [ 00000000]
tmp2                  (add            ) [ 00000000]
p_Val2_30_4           (add            ) [ 00100100]
tmp_55_cast           (sext           ) [ 00000000]
p_Val2_3216_4         (sub            ) [ 00000000]
tmp_28                (bitconcatenate ) [ 00000000]
tmp_165_4             (sext           ) [ 00000000]
tmp4                  (add            ) [ 00000000]
p_Val2_33_4           (add            ) [ 00100100]
tmp_60                (bitselect      ) [ 00100110]
tmp_63                (bitselect      ) [ 00100110]
sext2_cast            (sext           ) [ 00000000]
mul3                  (mul            ) [ 00100010]
tmp_62                (partselect     ) [ 00100010]
sext_cast             (sext           ) [ 00000000]
mul                   (mul            ) [ 00100010]
tmp_65                (partselect     ) [ 00100010]
neg_mul4              (sub            ) [ 00000000]
tmp_61                (partselect     ) [ 00000000]
tmp_29                (sext           ) [ 00000000]
tmp_30                (sext           ) [ 00000000]
tmp_31                (select         ) [ 00000000]
neg_ti9               (sub            ) [ 00000000]
tmp_12                (select         ) [ 00000000]
StgValue_200          (write          ) [ 00000000]
neg_mul               (sub            ) [ 00000000]
tmp_64                (partselect     ) [ 00000000]
tmp_32                (sext           ) [ 00000000]
tmp_33                (sext           ) [ 00000000]
tmp_34                (select         ) [ 00000000]
neg_ti                (sub            ) [ 00000000]
tmp_13                (select         ) [ 00000000]
StgValue_208          (write          ) [ 00000000]
StgValue_209          (br             ) [ 00000000]
StgValue_210          (write          ) [ 00000000]
StgValue_211          (write          ) [ 00000000]
StgValue_212          (br             ) [ 00000000]
StgValue_213          (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame3_a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame3_a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_V_1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_1_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_V_1_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_1_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_V_1_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_1_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_V_1_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_1_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gradient_x_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_x_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gradient_y_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_y_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i8.i11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i17.i11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i17.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i21.i11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_XY_OUTER_GRAD_X"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i17.i14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i18.i11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="window_val_0_V_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_0_V_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="window_val_0_V_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_0_V_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="window_val_1_V_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_1_V_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="window_val_1_V_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_1_V_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="window_val_2_V_0_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_V_0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="window_val_2_V_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_V_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="window_val_2_V_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_V_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="window_val_2_V_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_V_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="window_val_3_V_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_3_V_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="window_val_3_V_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_3_V_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="window_val_4_V_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_4_V_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="window_val_4_V_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_4_V_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="smallbuf_V_4_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="smallbuf_V_4_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="frame3_a_V_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame3_a_V_read/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="31" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_200/6 StgValue_210/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="31" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_208/6 StgValue_211/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buf_V_1_1_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_1_addr/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="1"/>
<pin id="258" dir="0" index="4" bw="4" slack="0"/>
<pin id="259" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
<pin id="261" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_1_1_load/2 StgValue_109/3 StgValue_112/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="buf_V_1_2_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_2_addr/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="1"/>
<pin id="263" dir="0" index="4" bw="4" slack="0"/>
<pin id="264" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
<pin id="266" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_1_2_load/2 StgValue_110/3 StgValue_113/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buf_V_1_3_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_3_addr/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="1"/>
<pin id="268" dir="0" index="4" bw="4" slack="0"/>
<pin id="269" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
<pin id="271" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_1_3_load/2 StgValue_111/3 StgValue_114/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="buf_V_1_4_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_4_addr/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2"/>
<pin id="273" dir="0" index="4" bw="4" slack="0"/>
<pin id="274" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
<pin id="276" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_1_4_load/2 StgValue_148/4 StgValue_151/4 "/>
</bind>
</comp>

<comp id="277" class="1005" name="indvar_flatten_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="1"/>
<pin id="279" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="r_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="1"/>
<pin id="290" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="r_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="c_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="c_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="3"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="smallbuf_V_4_1_load_2/4 smallbuf_V_4_1_load_1/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_38_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_cond1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond_flatten_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="7" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="indvar_flatten_next_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="c_mid2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="r_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_s/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_mid1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_mid2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_39_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="3" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_cond1_mid1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_mid1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_cond1_mid2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_cond1_mid2/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_40_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="0" index="3" bw="3" slack="0"/>
<pin id="407" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_41_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="0" index="3" bw="3" slack="0"/>
<pin id="423" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_5_mid2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_mid2/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="r_mid2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="3" slack="0"/>
<pin id="445" dir="0" index="2" bw="3" slack="0"/>
<pin id="446" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_mid2/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_8_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_cond_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_42_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_43_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_44_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_45_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="4" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_46_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_47_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_48_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_49_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_50_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_51_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_52_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_53_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_54_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_55_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_56_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_57_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_58_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_59_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="0" index="3" bw="3" slack="0"/>
<pin id="577" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="0" index="1" bw="3" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_cond4_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond4/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="c_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="window_val_0_V_2_l_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="17" slack="2"/>
<pin id="602" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_0_V_2_l/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="window_val_0_V_3_l_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="17" slack="2"/>
<pin id="605" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_0_V_3_l/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="window_val_1_V_2_l_load_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="17" slack="2"/>
<pin id="608" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_1_V_2_l/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="window_val_1_V_3_l_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="17" slack="2"/>
<pin id="611" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_1_V_3_l/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="StgValue_93_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="17" slack="0"/>
<pin id="614" dir="0" index="1" bw="17" slack="2"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="StgValue_94_store_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="17" slack="0"/>
<pin id="619" dir="0" index="1" bw="17" slack="2"/>
<pin id="620" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="smallbuf_V_4_1_load_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="2"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="smallbuf_V_4_1_load/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_smallbuf_V_4_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="32" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_smallbuf_V_4_1/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="StgValue_102_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="2"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="smallbuf_4_V_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="19" slack="0"/>
<pin id="639" dir="0" index="1" bw="8" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="smallbuf_4_V/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="smallbuf_4_V_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="19" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smallbuf_4_V_cast/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="StgValue_107_store_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="19" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="2"/>
<pin id="652" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="window_val_0_V_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="17" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="5" slack="0"/>
<pin id="658" dir="0" index="3" bw="6" slack="0"/>
<pin id="659" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_val_0_V_4/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="window_val_1_V_4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="17" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_val_1_V_4/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="window_val_2_V_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="17" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="0" index="3" bw="6" slack="0"/>
<pin id="679" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_val_2_V_4/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="window_val_3_V_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="17" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="0" index="2" bw="5" slack="0"/>
<pin id="688" dir="0" index="3" bw="6" slack="0"/>
<pin id="689" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_val_3_V_4/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="window_val_V_1_4_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="17" slack="0"/>
<pin id="697" dir="0" index="2" bw="17" slack="0"/>
<pin id="698" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_V_1_4_2/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="window_val_V_0_4_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="0" index="1" bw="17" slack="0"/>
<pin id="704" dir="0" index="2" bw="17" slack="0"/>
<pin id="705" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_V_0_4_2/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="StgValue_121_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="17" slack="0"/>
<pin id="710" dir="0" index="1" bw="17" slack="2"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="StgValue_122_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="17" slack="0"/>
<pin id="715" dir="0" index="1" bw="17" slack="2"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_24_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="28" slack="0"/>
<pin id="720" dir="0" index="1" bw="17" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_11_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="28" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_shl_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="20" slack="0"/>
<pin id="732" dir="0" index="1" bw="17" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_shl_cast_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="20" slack="0"/>
<pin id="740" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_Val2_3216_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="20" slack="0"/>
<pin id="745" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_3216_1/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_165_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="21" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_165_1/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="28" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="window_val_2_V_0_l_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="17" slack="3"/>
<pin id="764" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_V_0_l/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="window_val_2_V_1_l_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="17" slack="3"/>
<pin id="767" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_V_1_l/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="window_val_2_V_2_l_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="17" slack="3"/>
<pin id="770" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_V_2_l/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="window_val_2_V_3_l_load_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="17" slack="3"/>
<pin id="773" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_V_3_l/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="window_val_3_V_2_l_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="17" slack="3"/>
<pin id="776" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_3_V_2_l/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="window_val_3_V_3_l_load_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="17" slack="3"/>
<pin id="779" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_3_V_3_l/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="window_val_4_V_2_l_load_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="17" slack="3"/>
<pin id="782" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_4_V_2_l/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="window_val_4_V_3_l_load_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="17" slack="3"/>
<pin id="785" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_4_V_3_l/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="StgValue_138_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="17" slack="0"/>
<pin id="788" dir="0" index="1" bw="17" slack="3"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="StgValue_139_store_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="17" slack="0"/>
<pin id="793" dir="0" index="1" bw="17" slack="3"/>
<pin id="794" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="StgValue_140_store_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="17" slack="0"/>
<pin id="798" dir="0" index="1" bw="17" slack="3"/>
<pin id="799" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="StgValue_141_store_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="17" slack="0"/>
<pin id="803" dir="0" index="1" bw="17" slack="3"/>
<pin id="804" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="StgValue_142_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="17" slack="0"/>
<pin id="808" dir="0" index="1" bw="17" slack="3"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="window_val_2_V_3_l_1_load_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="17" slack="3"/>
<pin id="813" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_V_3_l_1/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="smallbuf_V_4_1_load_3_load_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="3"/>
<pin id="816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="smallbuf_V_4_1_load_3/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_141_4_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="17" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="0" index="2" bw="5" slack="0"/>
<pin id="821" dir="0" index="3" bw="6" slack="0"/>
<pin id="822" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_141_4/4 "/>
</bind>
</comp>

<comp id="827" class="1004" name="window_val_V_3_4_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="2"/>
<pin id="829" dir="0" index="1" bw="17" slack="1"/>
<pin id="830" dir="0" index="2" bw="17" slack="0"/>
<pin id="831" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_V_3_4_2/4 "/>
</bind>
</comp>

<comp id="833" class="1004" name="window_val_V_2_4_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="2"/>
<pin id="835" dir="0" index="1" bw="17" slack="1"/>
<pin id="836" dir="0" index="2" bw="17" slack="0"/>
<pin id="837" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_V_2_4_2/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="window_val_4_V_4_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="2"/>
<pin id="841" dir="0" index="1" bw="17" slack="0"/>
<pin id="842" dir="0" index="2" bw="17" slack="0"/>
<pin id="843" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_4_V_4/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="StgValue_159_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="17" slack="0"/>
<pin id="848" dir="0" index="1" bw="17" slack="3"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="StgValue_160_store_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="17" slack="0"/>
<pin id="853" dir="0" index="1" bw="17" slack="3"/>
<pin id="854" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="StgValue_161_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="17" slack="0"/>
<pin id="858" dir="0" index="1" bw="17" slack="3"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="28" slack="0"/>
<pin id="863" dir="0" index="1" bw="17" slack="0"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_3_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="28" slack="0"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="873" class="1004" name="p_shl1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="20" slack="0"/>
<pin id="875" dir="0" index="1" bw="17" slack="0"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_shl1_cast_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="20" slack="0"/>
<pin id="883" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_Val2_2918_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="20" slack="0"/>
<pin id="888" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2918_1/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_161_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="0" index="1" bw="21" slack="0"/>
<pin id="894" dir="0" index="2" bw="1" slack="0"/>
<pin id="895" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_161_1/4 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_25_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="31" slack="0"/>
<pin id="901" dir="0" index="1" bw="17" slack="0"/>
<pin id="902" dir="0" index="2" bw="1" slack="0"/>
<pin id="903" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_161_3_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="31" slack="0"/>
<pin id="909" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_3/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_26_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="31" slack="0"/>
<pin id="913" dir="0" index="1" bw="17" slack="0"/>
<pin id="914" dir="0" index="2" bw="1" slack="0"/>
<pin id="915" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_165_3_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="31" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_165_3/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_54_cast_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="17" slack="0"/>
<pin id="925" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_54_cast/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="p_Val2_2918_4_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="17" slack="0"/>
<pin id="930" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2918_4/4 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_27_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="29" slack="0"/>
<pin id="935" dir="0" index="1" bw="18" slack="0"/>
<pin id="936" dir="0" index="2" bw="1" slack="0"/>
<pin id="937" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_161_4_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="29" slack="0"/>
<pin id="943" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_4/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="28" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="29" slack="0"/>
<pin id="953" dir="0" index="1" bw="31" slack="0"/>
<pin id="954" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="p_Val2_30_4_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_30_4/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_55_cast_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="17" slack="0"/>
<pin id="965" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_55_cast/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="p_Val2_3216_4_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="17" slack="0"/>
<pin id="970" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_3216_4/4 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_28_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="29" slack="0"/>
<pin id="975" dir="0" index="1" bw="18" slack="0"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_165_4_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="29" slack="0"/>
<pin id="983" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_165_4/4 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp4_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="29" slack="0"/>
<pin id="987" dir="0" index="1" bw="31" slack="0"/>
<pin id="988" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="991" class="1004" name="p_Val2_33_4_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="0" index="1" bw="32" slack="0"/>
<pin id="994" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_33_4/4 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_60_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="0" index="2" bw="6" slack="0"/>
<pin id="1000" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_63_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="0"/>
<pin id="1007" dir="0" index="2" bw="6" slack="0"/>
<pin id="1008" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sext2_cast_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext2_cast/5 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="mul3_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="0" index="1" bw="34" slack="0"/>
<pin id="1018" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul3/5 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_62_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="29" slack="0"/>
<pin id="1023" dir="0" index="1" bw="65" slack="0"/>
<pin id="1024" dir="0" index="2" bw="7" slack="0"/>
<pin id="1025" dir="0" index="3" bw="8" slack="0"/>
<pin id="1026" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sext_cast_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/5 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="mul_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="0"/>
<pin id="1036" dir="0" index="1" bw="34" slack="0"/>
<pin id="1037" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_65_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="29" slack="0"/>
<pin id="1042" dir="0" index="1" bw="65" slack="0"/>
<pin id="1043" dir="0" index="2" bw="7" slack="0"/>
<pin id="1044" dir="0" index="3" bw="8" slack="0"/>
<pin id="1045" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/5 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="neg_mul4_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="65" slack="1"/>
<pin id="1053" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul4/6 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_61_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="29" slack="0"/>
<pin id="1057" dir="0" index="1" bw="65" slack="0"/>
<pin id="1058" dir="0" index="2" bw="7" slack="0"/>
<pin id="1059" dir="0" index="3" bw="8" slack="0"/>
<pin id="1060" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_29_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="29" slack="0"/>
<pin id="1067" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_30_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="29" slack="1"/>
<pin id="1071" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_31_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="2"/>
<pin id="1074" dir="0" index="1" bw="32" slack="0"/>
<pin id="1075" dir="0" index="2" bw="32" slack="0"/>
<pin id="1076" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="neg_ti9_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="29" slack="0"/>
<pin id="1082" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti9/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_12_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="2"/>
<pin id="1087" dir="0" index="1" bw="32" slack="0"/>
<pin id="1088" dir="0" index="2" bw="32" slack="0"/>
<pin id="1089" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="neg_mul_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="65" slack="1"/>
<pin id="1096" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_64_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="29" slack="0"/>
<pin id="1100" dir="0" index="1" bw="65" slack="0"/>
<pin id="1101" dir="0" index="2" bw="7" slack="0"/>
<pin id="1102" dir="0" index="3" bw="8" slack="0"/>
<pin id="1103" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_32_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="29" slack="0"/>
<pin id="1110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp_33_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="29" slack="1"/>
<pin id="1114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33/6 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_34_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="2"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="0" index="2" bw="32" slack="0"/>
<pin id="1119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="neg_ti_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="29" slack="0"/>
<pin id="1125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/6 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_13_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="2"/>
<pin id="1130" dir="0" index="1" bw="32" slack="0"/>
<pin id="1131" dir="0" index="2" bw="32" slack="0"/>
<pin id="1132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="window_val_0_V_2_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="17" slack="2"/>
<pin id="1138" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="window_val_0_V_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="window_val_0_V_3_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="17" slack="2"/>
<pin id="1144" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="window_val_0_V_3 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="window_val_1_V_2_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="17" slack="2"/>
<pin id="1150" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="window_val_1_V_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="window_val_1_V_3_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="17" slack="2"/>
<pin id="1156" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="window_val_1_V_3 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="window_val_2_V_0_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="17" slack="3"/>
<pin id="1162" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="window_val_2_V_0 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="window_val_2_V_1_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="17" slack="3"/>
<pin id="1168" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="window_val_2_V_1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="window_val_2_V_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="17" slack="3"/>
<pin id="1174" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="window_val_2_V_2 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="window_val_2_V_3_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="17" slack="3"/>
<pin id="1180" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="window_val_2_V_3 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="window_val_3_V_2_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="17" slack="3"/>
<pin id="1187" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="window_val_3_V_2 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="window_val_3_V_3_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="17" slack="3"/>
<pin id="1193" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="window_val_3_V_3 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="window_val_4_V_2_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="17" slack="3"/>
<pin id="1199" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="window_val_4_V_2 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="window_val_4_V_3_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="17" slack="3"/>
<pin id="1205" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="window_val_4_V_3 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="smallbuf_V_4_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="2"/>
<pin id="1211" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="smallbuf_V_4_1 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="exitcond_flatten_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="1"/>
<pin id="1220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1222" class="1005" name="indvar_flatten_next_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="7" slack="0"/>
<pin id="1224" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1227" class="1005" name="or_cond1_mid2_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1_mid2 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="r_mid2_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="3" slack="0"/>
<pin id="1233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_mid2 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="buf_V_1_1_addr_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="4" slack="1"/>
<pin id="1238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_1_addr "/>
</bind>
</comp>

<comp id="1242" class="1005" name="buf_V_1_2_addr_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="4" slack="1"/>
<pin id="1244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_2_addr "/>
</bind>
</comp>

<comp id="1248" class="1005" name="buf_V_1_3_addr_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="4" slack="1"/>
<pin id="1250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_3_addr "/>
</bind>
</comp>

<comp id="1254" class="1005" name="buf_V_1_4_addr_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="4" slack="1"/>
<pin id="1256" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_4_addr "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_8_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="or_cond_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="1"/>
<pin id="1267" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1274" class="1005" name="tmp_58_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="1"/>
<pin id="1276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="or_cond4_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="4"/>
<pin id="1280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond4 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="c_1_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="4" slack="0"/>
<pin id="1284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="window_val_2_V_4_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="17" slack="1"/>
<pin id="1289" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="window_val_2_V_4 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="window_val_3_V_4_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="17" slack="1"/>
<pin id="1294" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="window_val_3_V_4 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="tmp3_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="p_Val2_30_4_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_30_4 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="p_Val2_33_4_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="1"/>
<pin id="1309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_33_4 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="tmp_60_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="2"/>
<pin id="1314" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="tmp_63_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="2"/>
<pin id="1320" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="mul3_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="65" slack="1"/>
<pin id="1326" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp_62_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="29" slack="1"/>
<pin id="1331" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="mul_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="65" slack="1"/>
<pin id="1336" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1339" class="1005" name="tmp_65_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="29" slack="1"/>
<pin id="1341" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="130" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="130" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="226" pin="3"/><net_sink comp="213" pin=4"/></net>

<net id="267"><net_src comp="239" pin="3"/><net_sink comp="226" pin=4"/></net>

<net id="272"><net_src comp="252" pin="3"/><net_sink comp="239" pin=4"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="318"><net_src comp="292" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="292" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="314" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="281" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="281" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="303" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="303" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="292" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="346" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="314" pin="2"/><net_sink comp="372" pin=2"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="360" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="366" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="346" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="328" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="360" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="14" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="24" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="416"><net_src comp="402" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="292" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="14" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="24" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="432"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="346" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="412" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="346" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="360" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="292" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="352" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="462"><net_src comp="352" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="56" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="372" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="352" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="352" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="470" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="352" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="482" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="352" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="64" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="494" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="352" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="56" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="506" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="352" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="66" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="518" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="352" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="68" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="530" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="352" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="70" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="542" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="352" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="32" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="554" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="72" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="352" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="14" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="586"><net_src comp="572" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="30" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="434" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="352" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="616"><net_src comp="609" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="603" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="630"><net_src comp="20" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="642"><net_src comp="80" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="184" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="82" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="637" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="84" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="213" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="86" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="88" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="670"><net_src comp="84" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="226" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="86" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="88" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="680"><net_src comp="84" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="239" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="86" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="88" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="690"><net_src comp="84" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="252" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="86" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="88" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="699"><net_src comp="664" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="90" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="654" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="707"><net_src comp="90" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="694" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="701" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="92" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="600" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="82" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="94" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="606" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="30" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="96" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="98" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="82" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="726" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="748" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="777" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="800"><net_src comp="771" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="768" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="765" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="823"><net_src comp="84" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="814" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="86" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="826"><net_src comp="88" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="832"><net_src comp="90" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="90" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="844"><net_src comp="817" pin="4"/><net_sink comp="839" pin=1"/></net>

<net id="845"><net_src comp="90" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="839" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="827" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="833" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="866"><net_src comp="92" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="762" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="82" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="872"><net_src comp="861" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="94" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="765" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="30" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="873" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="96" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="881" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="98" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="885" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="82" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="904"><net_src comp="108" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="811" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="110" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="910"><net_src comp="899" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="108" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="774" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="110" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="922"><net_src comp="911" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="833" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="112" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="923" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="938"><net_src comp="114" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="927" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="82" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="944"><net_src comp="933" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="869" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="891" pin="3"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="941" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="907" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="945" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="951" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="780" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="112" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="963" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="114" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="967" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="82" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="984"><net_src comp="973" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="981" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="919" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="985" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="116" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="957" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="118" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1009"><net_src comp="116" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="991" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="118" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1019"><net_src comp="1012" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="120" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1027"><net_src comp="122" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="1015" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1029"><net_src comp="124" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1030"><net_src comp="126" pin="0"/><net_sink comp="1021" pin=3"/></net>

<net id="1038"><net_src comp="1031" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="120" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1046"><net_src comp="122" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1048"><net_src comp="124" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1049"><net_src comp="126" pin="0"/><net_sink comp="1040" pin=3"/></net>

<net id="1054"><net_src comp="128" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1061"><net_src comp="122" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="1050" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1063"><net_src comp="124" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1064"><net_src comp="126" pin="0"/><net_sink comp="1055" pin=3"/></net>

<net id="1068"><net_src comp="1055" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1077"><net_src comp="1065" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1078"><net_src comp="1069" pin="1"/><net_sink comp="1072" pin=2"/></net>

<net id="1083"><net_src comp="20" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1072" pin="3"/><net_sink comp="1079" pin=1"/></net>

<net id="1090"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1091"><net_src comp="1069" pin="1"/><net_sink comp="1085" pin=2"/></net>

<net id="1092"><net_src comp="1085" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="1097"><net_src comp="128" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1104"><net_src comp="122" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="1093" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1106"><net_src comp="124" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1107"><net_src comp="126" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1111"><net_src comp="1098" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1120"><net_src comp="1108" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1121"><net_src comp="1112" pin="1"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="20" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1115" pin="3"/><net_sink comp="1122" pin=1"/></net>

<net id="1133"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1134"><net_src comp="1112" pin="1"/><net_sink comp="1128" pin=2"/></net>

<net id="1135"><net_src comp="1128" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="1139"><net_src comp="132" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1145"><net_src comp="136" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1151"><net_src comp="140" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1157"><net_src comp="144" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1163"><net_src comp="148" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1169"><net_src comp="152" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1175"><net_src comp="156" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1177"><net_src comp="1172" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1181"><net_src comp="160" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1184"><net_src comp="1178" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1188"><net_src comp="164" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1194"><net_src comp="168" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1200"><net_src comp="172" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1206"><net_src comp="176" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1212"><net_src comp="180" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1215"><net_src comp="1209" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1216"><net_src comp="1209" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1217"><net_src comp="1209" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1221"><net_src comp="334" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1225"><net_src comp="340" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1230"><net_src comp="394" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="442" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1239"><net_src comp="206" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1245"><net_src comp="219" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1251"><net_src comp="232" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1257"><net_src comp="245" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1263"><net_src comp="458" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1268"><net_src comp="464" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1271"><net_src comp="1265" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1272"><net_src comp="1265" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1273"><net_src comp="1265" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1277"><net_src comp="566" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="588" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="594" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1290"><net_src comp="674" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1295"><net_src comp="684" pin="4"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1300"><net_src comp="756" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1305"><net_src comp="957" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1310"><net_src comp="991" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1315"><net_src comp="996" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1321"><net_src comp="1004" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1327"><net_src comp="1015" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1332"><net_src comp="1021" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1337"><net_src comp="1034" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1342"><net_src comp="1040" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: frame3_a_V | {}
	Port: buf_V_1_1 | {3 }
	Port: buf_V_1_2 | {3 }
	Port: buf_V_1_3 | {3 }
	Port: buf_V_1_4 | {4 }
	Port: gradient_x_V | {6 }
	Port: gradient_y_V | {6 }
 - Input state : 
	Port: gradient_xy_calc : frame3_a_V | {3 }
	Port: gradient_xy_calc : buf_V_1_1 | {2 3 }
	Port: gradient_xy_calc : buf_V_1_2 | {2 3 }
	Port: gradient_xy_calc : buf_V_1_3 | {2 3 }
	Port: gradient_xy_calc : buf_V_1_4 | {2 3 }
	Port: gradient_xy_calc : gradient_x_V | {}
	Port: gradient_xy_calc : gradient_y_V | {}
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		tmp_38 : 1
		or_cond1 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		exitcond : 1
		c_mid2 : 2
		r_s : 1
		tmp_mid1 : 2
		tmp_mid2 : 3
		tmp_39 : 2
		or_cond1_mid1 : 3
		or_cond1_mid2 : 3
		tmp_40 : 2
		icmp2 : 3
		tmp_41 : 1
		icmp3 : 2
		tmp_5_mid2 : 4
		r_mid2 : 2
		tmp_7 : 3
		buf_V_1_1_addr : 4
		buf_V_1_1_load : 5
		buf_V_1_2_addr : 4
		buf_V_1_2_load : 5
		buf_V_1_3_addr : 4
		buf_V_1_3_load : 5
		buf_V_1_4_addr : 4
		buf_V_1_4_load : 5
		tmp_8 : 3
		or_cond : 4
		StgValue_59 : 4
		StgValue_60 : 4
		StgValue_62 : 4
		tmp_42 : 3
		tmp_43 : 3
		tmp_44 : 4
		tmp_45 : 3
		tmp_46 : 4
		tmp_47 : 3
		tmp_48 : 4
		tmp_49 : 3
		tmp_50 : 4
		tmp_51 : 3
		tmp_52 : 4
		tmp_53 : 3
		tmp_54 : 4
		tmp_55 : 3
		tmp_56 : 4
		tmp_57 : 3
		tmp_58 : 4
		StgValue_80 : 4
		tmp_59 : 3
		icmp : 4
		or_cond4 : 5
		StgValue_84 : 5
		empty : 1
		c_1 : 3
	State 3
		StgValue_93 : 1
		StgValue_94 : 1
		p_smallbuf_V_4_1 : 1
		StgValue_102 : 2
		smallbuf_4_V_cast : 1
		StgValue_107 : 2
		StgValue_109 : 1
		StgValue_110 : 1
		StgValue_111 : 1
		StgValue_112 : 1
		StgValue_113 : 1
		StgValue_114 : 1
		window_val_0_V_4 : 1
		window_val_1_V_4 : 1
		window_val_2_V_4 : 1
		window_val_3_V_4 : 1
		window_val_V_1_4_2 : 2
		window_val_V_0_4_2 : 2
		StgValue_121 : 3
		StgValue_122 : 3
		tmp_24 : 1
		tmp_11 : 2
		p_shl : 1
		p_shl_cast : 2
		p_Val2_3216_1 : 3
		tmp_165_1 : 4
		tmp3 : 5
	State 4
		StgValue_138 : 1
		StgValue_139 : 1
		StgValue_140 : 1
		StgValue_141 : 1
		StgValue_142 : 1
		StgValue_148 : 1
		StgValue_151 : 1
		tmp_141_4 : 1
		window_val_4_V_4 : 2
		StgValue_159 : 3
		StgValue_160 : 1
		StgValue_161 : 1
		tmp : 1
		tmp_3 : 2
		p_shl1 : 1
		p_shl1_cast : 2
		p_Val2_2918_1 : 3
		tmp_161_1 : 4
		tmp_25 : 1
		tmp_161_3 : 2
		tmp_26 : 1
		tmp_165_3 : 2
		tmp_54_cast : 1
		p_Val2_2918_4 : 2
		tmp_27 : 3
		tmp_161_4 : 4
		tmp1 : 5
		tmp2 : 5
		p_Val2_30_4 : 6
		tmp_55_cast : 1
		p_Val2_3216_4 : 2
		tmp_28 : 3
		tmp_165_4 : 4
		tmp4 : 5
		p_Val2_33_4 : 6
		tmp_60 : 7
		tmp_63 : 7
	State 5
		mul3 : 1
		tmp_62 : 2
		mul : 1
		tmp_65 : 2
	State 6
		tmp_61 : 1
		tmp_29 : 2
		tmp_31 : 3
		neg_ti9 : 4
		tmp_12 : 5
		StgValue_200 : 6
		tmp_64 : 1
		tmp_32 : 2
		tmp_34 : 3
		neg_ti : 4
		tmp_13 : 5
		StgValue_208 : 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_3216_1_fu_742    |    0    |    0    |    27   |
|          |     p_Val2_2918_1_fu_885    |    0    |    0    |    27   |
|          |     p_Val2_2918_4_fu_927    |    0    |    0    |    24   |
|    sub   |     p_Val2_3216_4_fu_967    |    0    |    0    |    24   |
|          |       neg_mul4_fu_1050      |    0    |    0    |    72   |
|          |       neg_ti9_fu_1079       |    0    |    0    |    36   |
|          |       neg_mul_fu_1093       |    0    |    0    |    72   |
|          |        neg_ti_fu_1122       |    0    |    0    |    36   |
|----------|-----------------------------|---------|---------|---------|
|          |        c_mid2_fu_352        |    0    |    0    |    4    |
|          |       tmp_mid2_fu_372       |    0    |    0    |    2    |
|          |     or_cond1_mid2_fu_394    |    0    |    0    |    2    |
|          |      tmp_5_mid2_fu_434      |    0    |    0    |    2    |
|          |        r_mid2_fu_442        |    0    |    0    |    3    |
|          |   p_smallbuf_V_4_1_fu_625   |    0    |    0    |    32   |
|          |  window_val_V_1_4_2_fu_694  |    0    |    0    |    17   |
|  select  |  window_val_V_0_4_2_fu_701  |    0    |    0    |    17   |
|          |  window_val_V_3_4_2_fu_827  |    0    |    0    |    17   |
|          |  window_val_V_2_4_2_fu_833  |    0    |    0    |    17   |
|          |   window_val_4_V_4_fu_839   |    0    |    0    |    17   |
|          |        tmp_31_fu_1072       |    0    |    0    |    32   |
|          |        tmp_12_fu_1085       |    0    |    0    |    32   |
|          |        tmp_34_fu_1115       |    0    |    0    |    32   |
|          |        tmp_13_fu_1128       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_340 |    0    |    0    |    15   |
|          |          r_s_fu_360         |    0    |    0    |    12   |
|          |          c_1_fu_594         |    0    |    0    |    13   |
|          |         tmp3_fu_756         |    0    |    0    |    39   |
|    add   |         tmp1_fu_945         |    0    |    0    |    39   |
|          |         tmp2_fu_951         |    0    |    0    |    13   |
|          |      p_Val2_30_4_fu_957     |    0    |    0    |    13   |
|          |         tmp4_fu_985         |    0    |    0    |    13   |
|          |      p_Val2_33_4_fu_991     |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_314        |    0    |    0    |    9    |
|          |   exitcond_flatten_fu_334   |    0    |    0    |    11   |
|          |       exitcond_fu_346       |    0    |    0    |    9    |
|          |       tmp_mid1_fu_366       |    0    |    0    |    9    |
|          |         icmp2_fu_412        |    0    |    0    |    8    |
|          |         icmp3_fu_428        |    0    |    0    |    8    |
|          |         tmp_8_fu_458        |    0    |    0    |    9    |
|          |        tmp_42_fu_470        |    0    |    0    |    9    |
|   icmp   |        tmp_43_fu_476        |    0    |    0    |    9    |
|          |        tmp_45_fu_488        |    0    |    0    |    9    |
|          |        tmp_47_fu_500        |    0    |    0    |    9    |
|          |        tmp_49_fu_512        |    0    |    0    |    9    |
|          |        tmp_51_fu_524        |    0    |    0    |    9    |
|          |        tmp_53_fu_536        |    0    |    0    |    9    |
|          |        tmp_55_fu_548        |    0    |    0    |    9    |
|          |        tmp_57_fu_560        |    0    |    0    |    9    |
|          |         icmp_fu_582         |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         mul3_fu_1015        |    4    |    0    |    23   |
|          |         mul_fu_1034         |    4    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_44_fu_482        |    0    |    0    |    2    |
|          |        tmp_46_fu_494        |    0    |    0    |    2    |
|          |        tmp_48_fu_506        |    0    |    0    |    2    |
|    or    |        tmp_50_fu_518        |    0    |    0    |    2    |
|          |        tmp_52_fu_530        |    0    |    0    |    2    |
|          |        tmp_54_fu_542        |    0    |    0    |    2    |
|          |        tmp_56_fu_554        |    0    |    0    |    2    |
|          |        tmp_58_fu_566        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_cond1_fu_328       |    0    |    0    |    2    |
|    and   |     or_cond1_mid1_fu_388    |    0    |    0    |    2    |
|          |        or_cond_fu_464       |    0    |    0    |    2    |
|          |       or_cond4_fu_588       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   | frame3_a_V_read_read_fu_184 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_190      |    0    |    0    |    0    |
|          |       grp_write_fu_197      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_38_fu_320        |    0    |    0    |    0    |
| bitselect|        tmp_39_fu_380        |    0    |    0    |    0    |
|          |        tmp_60_fu_996        |    0    |    0    |    0    |
|          |        tmp_63_fu_1004       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_40_fu_402        |    0    |    0    |    0    |
|          |        tmp_41_fu_418        |    0    |    0    |    0    |
|          |        tmp_59_fu_572        |    0    |    0    |    0    |
|          |   window_val_0_V_4_fu_654   |    0    |    0    |    0    |
|          |   window_val_1_V_4_fu_664   |    0    |    0    |    0    |
|partselect|   window_val_2_V_4_fu_674   |    0    |    0    |    0    |
|          |   window_val_3_V_4_fu_684   |    0    |    0    |    0    |
|          |       tmp_141_4_fu_817      |    0    |    0    |    0    |
|          |        tmp_62_fu_1021       |    0    |    0    |    0    |
|          |        tmp_65_fu_1040       |    0    |    0    |    0    |
|          |        tmp_61_fu_1055       |    0    |    0    |    0    |
|          |        tmp_64_fu_1098       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_7_fu_450        |    0    |    0    |    0    |
|          |   smallbuf_4_V_cast_fu_645  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     smallbuf_4_V_fu_637     |    0    |    0    |    0    |
|          |        tmp_24_fu_718        |    0    |    0    |    0    |
|          |         p_shl_fu_730        |    0    |    0    |    0    |
|          |       tmp_165_1_fu_748      |    0    |    0    |    0    |
|          |          tmp_fu_861         |    0    |    0    |    0    |
|bitconcatenate|        p_shl1_fu_873        |    0    |    0    |    0    |
|          |       tmp_161_1_fu_891      |    0    |    0    |    0    |
|          |        tmp_25_fu_899        |    0    |    0    |    0    |
|          |        tmp_26_fu_911        |    0    |    0    |    0    |
|          |        tmp_27_fu_933        |    0    |    0    |    0    |
|          |        tmp_28_fu_973        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_11_fu_726        |    0    |    0    |    0    |
|          |      p_shl_cast_fu_738      |    0    |    0    |    0    |
|          |         tmp_3_fu_869        |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_881     |    0    |    0    |    0    |
|          |       tmp_161_3_fu_907      |    0    |    0    |    0    |
|          |       tmp_165_3_fu_919      |    0    |    0    |    0    |
|          |      tmp_54_cast_fu_923     |    0    |    0    |    0    |
|   sext   |       tmp_161_4_fu_941      |    0    |    0    |    0    |
|          |      tmp_55_cast_fu_963     |    0    |    0    |    0    |
|          |       tmp_165_4_fu_981      |    0    |    0    |    0    |
|          |      sext2_cast_fu_1012     |    0    |    0    |    0    |
|          |      sext_cast_fu_1031      |    0    |    0    |    0    |
|          |        tmp_29_fu_1065       |    0    |    0    |    0    |
|          |        tmp_30_fu_1069       |    0    |    0    |    0    |
|          |        tmp_32_fu_1108       |    0    |    0    |    0    |
|          |        tmp_33_fu_1112       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    8    |    0    |   969   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_V_1_1_addr_reg_1236  |    4   |
|   buf_V_1_2_addr_reg_1242  |    4   |
|   buf_V_1_3_addr_reg_1248  |    4   |
|   buf_V_1_4_addr_reg_1254  |    4   |
|        c_1_reg_1282        |    4   |
|          c_reg_299         |    4   |
|  exitcond_flatten_reg_1218 |    1   |
|indvar_flatten_next_reg_1222|    7   |
|   indvar_flatten_reg_277   |    7   |
|        mul3_reg_1324       |   65   |
|        mul_reg_1334        |   65   |
|   or_cond1_mid2_reg_1227   |    1   |
|      or_cond4_reg_1278     |    1   |
|      or_cond_reg_1265      |    1   |
|    p_Val2_30_4_reg_1302    |   32   |
|    p_Val2_33_4_reg_1307    |   32   |
|       r_mid2_reg_1231      |    3   |
|          r_reg_288         |    3   |
|   smallbuf_V_4_1_reg_1209  |   32   |
|        tmp3_reg_1297       |   32   |
|       tmp_58_reg_1274      |    1   |
|       tmp_60_reg_1312      |    1   |
|       tmp_62_reg_1329      |   29   |
|       tmp_63_reg_1318      |    1   |
|       tmp_65_reg_1339      |   29   |
|       tmp_8_reg_1260       |    1   |
|  window_val_0_V_2_reg_1136 |   17   |
|  window_val_0_V_3_reg_1142 |   17   |
|  window_val_1_V_2_reg_1148 |   17   |
|  window_val_1_V_3_reg_1154 |   17   |
|  window_val_2_V_0_reg_1160 |   17   |
|  window_val_2_V_1_reg_1166 |   17   |
|  window_val_2_V_2_reg_1172 |   17   |
|  window_val_2_V_3_reg_1178 |   17   |
|  window_val_2_V_4_reg_1287 |   17   |
|  window_val_3_V_2_reg_1185 |   17   |
|  window_val_3_V_3_reg_1191 |   17   |
|  window_val_3_V_4_reg_1292 |   17   |
|  window_val_4_V_2_reg_1197 |   17   |
|  window_val_4_V_3_reg_1203 |   17   |
+----------------------------+--------+
|            Total           |   606  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_190 |  p2  |   2  |  31  |   62   ||    9    |
|  grp_write_fu_197 |  p2  |   2  |  31  |   62   ||    9    |
| grp_access_fu_213 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_239 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_252 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   156  ||  7.098  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   969  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   54   |
|  Register |    -   |    -   |   606  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    7   |   606  |  1023  |
+-----------+--------+--------+--------+--------+
