/****************************************************************************
 * arch/arm/src/imx9/hardware/imx93/imx93_clock.h
 *
 * SPDX-License-Identifier: Apache-2.0
 * SPDX-FileCopyrightText: 2025 Maarten Zanders
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

#ifndef __ARCH_ARM_SRC_IMX9_HARDWARE_IMX95_IMX93_CLOCK_H
#define __ARCH_ARM_SRC_IMX9_HARDWARE_IMX95_IMX93_CLOCK_H

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

#include <stdbool.h>
#include <stdint.h>

#include "imx93_ccm.h"
#include "imx93_pll.h"

#define XTAL_FREQ 24000000u

typedef uint32_t clock_config_t;

#define CLOCK_GATE_SHIFT        (24)
#define CLOCK_GATE_MASK         (0xff << CLOCK_GATE_SHIFT)
#define CLOCK_GATE(n)           (((n) << CLOCK_GATE_SHIFT) & CLOCK_GATE_MASK)
#define GET_CLOCK_GATE(n)       (((n) & CLOCK_GATE_MASK) >> CLOCK_GATE_SHIFT)

#define CLOCK_DIV_SHIFT         (16)
#define CLOCK_DIV_MASK          (0xff << CLOCK_DIV_SHIFT)
#define CLOCK_DIV(n)            (((n) << CLOCK_DIV_SHIFT) & CLOCK_DIV_MASK)
#define GET_CLOCK_DIV(n)        (((n) & CLOCK_DIV_MASK) >> CLOCK_DIV_SHIFT)

#define CLOCK_ROOT_SHIFT        (8)
#define CLOCK_ROOT_MASK         (0x7f << CLOCK_ROOT_SHIFT)
#define CLOCK_ROOT(n)           (((n) << CLOCK_ROOT_SHIFT) & CLOCK_ROOT_MASK)
#define GET_CLOCK_ROOT(n)       (((n) & CLOCK_ROOT_MASK) >> CLOCK_ROOT_SHIFT)

#define CLOCK_SOURCE_ID_SHIFT   (3)
#define CLOCK_SOURCE_ID_MASK    (0x1f << CLOCK_SOURCE_ID_SHIFT)
#define CLOCK_SOURCE_ID(n)      (((n) << CLOCK_SOURCE_ID_SHIFT) & CLOCK_SOURCE_ID_MASK)
#define GET_CLOCK_SOURCE_ID(n)  (((n) & CLOCK_SOURCE_ID_MASK) >> CLOCK_SOURCE_ID_SHIFT)

#define ROOT_MUX_SHIFT          (0)
#define ROOT_MUX_MASK           (0x07 << ROOT_MUX_SHIFT)
#define ROOT_MUX(n)             (((n) << ROOT_MUX_SHIFT) & ROOT_MUX_MASK)
#define GET_ROOT_MUX(n)         (((n) & ROOT_MUX_MASK) >> ROOT_MUX_SHIFT)

#define CCM_LPCG_NONE           255 // Special case for clk roots which do not have a gate

/* Peripheral root clock configurations, divide to be defined! */
#define CLOCK_ROOT_CONFIG(gate, root, src, mux) \
    (CLOCK_GATE(gate) | CLOCK_ROOT(root) | CLOCK_SOURCE_ID(src) | ROOT_MUX(mux))

#define A55PERIPH_CLK_ROOT_OSC_24M                  CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_A55PERIPH, OSC_24M, 0)
#define A55PERIPH_CLK_ROOT_SYS_PLL1PFD0             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_A55PERIPH, SYS_PLL1PFD0, 1)
#define A55PERIPH_CLK_ROOT_SYS_PLL1PFD1             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_A55PERIPH, SYS_PLL1PFD1, 2)
#define A55PERIPH_CLK_ROOT_SYS_PLL1PFD2             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_A55PERIPH, SYS_PLL1PFD2, 3)

#define A55MTRBUS_CLK_ROOT_OSC_24M                  CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_A55MTRBUS, OSC_24M, 0)
#define A55MTRBUS_CLK_ROOT_SYS_PLL1PFD0DIV2         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_A55MTRBUS, SYS_PLL1PFD0DIV2, 1)
#define A55MTRBUS_CLK_ROOT_SYS_PLL1PFD1DIV2         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_A55MTRBUS, SYS_PLL1PFD1DIV2, 2)
#define A55MTRBUS_CLK_ROOT_VIDEO_PLL1OUT            CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_A55MTRBUS, VIDEO_PLL1OUT, 3)

#define A55_CLK_ROOT_OSC_24M                        CLOCK_ROOT_CONFIG(CCM_LPCG_A55, CCM_CR_A55, OSC_24M, 0)
#define A55_CLK_ROOT_SYS_PLL1PFD0                   CLOCK_ROOT_CONFIG(CCM_LPCG_A55, CCM_CR_A55, SYS_PLL1PFD0, 1)
#define A55_CLK_ROOT_SYS_PLL1PFD1                   CLOCK_ROOT_CONFIG(CCM_LPCG_A55, CCM_CR_A55, SYS_PLL1PFD1, 2)
#define A55_CLK_ROOT_SYS_PLL1PFD2                   CLOCK_ROOT_CONFIG(CCM_LPCG_A55, CCM_CR_A55, SYS_PLL1PFD2, 3)

#define M33_CLK_ROOT_OSC_24M                        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_M33, OSC_24M, 0)
#define M33_CLK_ROOT_SYS_PLL1PFD0DIV2               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_M33, SYS_PLL1PFD0DIV2, 1)
#define M33_CLK_ROOT_SYS_PLL1PFD1DIV2               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_M33, SYS_PLL1PFD1DIV2, 2)
#define M33_CLK_ROOT_VIDEO_PLL1OUT                  CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_M33, VIDEO_PLL1OUT, 3)

#define SENTINEL_CLK_ROOT_OSC_24M                   CLOCK_ROOT_CONFIG(CCM_LPCG_SENTINEL, CCM_CR_SENTINEL, OSC_24M, 0)
#define SENTINEL_CLK_ROOT_SYS_PLL1PFD0DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_SENTINEL, CCM_CR_SENTINEL, SYS_PLL1PFD0DIV2, 1)
#define SENTINEL_CLK_ROOT_SYS_PLL1PFD1DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_SENTINEL, CCM_CR_SENTINEL, SYS_PLL1PFD1DIV2, 2)
#define SENTINEL_CLK_ROOT_VIDEO_PLL1OUT             CLOCK_ROOT_CONFIG(CCM_LPCG_SENTINEL, CCM_CR_SENTINEL, VIDEO_PLL1OUT, 3)

#define BUSWAKEUP_CLK_ROOT_OSC_24M                  CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_BUSWAKEUP, OSC_24M, 0)
#define BUSWAKEUP_CLK_ROOT_SYS_PLL1PFD0DIV2         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_BUSWAKEUP, SYS_PLL1PFD0DIV2, 1)
#define BUSWAKEUP_CLK_ROOT_SYS_PLL1PFD1DIV2         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_BUSWAKEUP, SYS_PLL1PFD1DIV2, 2)
#define BUSWAKEUP_CLK_ROOT_VIDEO_PLL1OUT            CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_BUSWAKEUP, VIDEO_PLL1OUT, 3)

#define BUSAON_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_BUSAON, OSC_24M, 0)
#define BUSAON_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_BUSAON, SYS_PLL1PFD0DIV2, 1)
#define BUSAON_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_BUSAON, SYS_PLL1PFD1DIV2, 2)
#define BUSAON_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_BUSAON, VIDEO_PLL1OUT, 3)

#define WAKEUPAXI_CLK_ROOT_OSC_24M                  CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_WAKEUPAXI, OSC_24M, 0)
#define WAKEUPAXI_CLK_ROOT_SYS_PLL1PFD0             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_WAKEUPAXI, SYS_PLL1PFD0, 1)
#define WAKEUPAXI_CLK_ROOT_SYS_PLL1PFD1             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_WAKEUPAXI, SYS_PLL1PFD1, 2)
#define WAKEUPAXI_CLK_ROOT_SYS_PLL1PFD2             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_WAKEUPAXI, SYS_PLL1PFD2, 3)

#define SWOTRACE_CLK_ROOT_OSC_24M                   CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_SWOTRACE, OSC_24M, 0)
#define SWOTRACE_CLK_ROOT_SYS_PLL1PFD0DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_SWOTRACE, SYS_PLL1PFD0DIV2, 1)
#define SWOTRACE_CLK_ROOT_SYS_PLL1PFD1DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_SWOTRACE, SYS_PLL1PFD1DIV2, 2)
#define SWOTRACE_CLK_ROOT_VIDEO_PLL1OUT             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_SWOTRACE, VIDEO_PLL1OUT, 3)

#define M33SYSTICK_CLK_ROOT_OSC_24M                 CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_M33SYSTICK, OSC_24M, 0)
#define M33SYSTICK_CLK_ROOT_SYS_PLL1PFD0DIV2        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_M33SYSTICK, SYS_PLL1PFD0DIV2, 1)
#define M33SYSTICK_CLK_ROOT_SYS_PLL1PFD1DIV2        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_M33SYSTICK, SYS_PLL1PFD1DIV2, 2)
#define M33SYSTICK_CLK_ROOT_VIDEO_PLL1OUT           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_M33SYSTICK, VIDEO_PLL1OUT, 3)

#define FLEXIO1_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXIO1, CCM_CR_FLEXIO1, OSC_24M, 0)
#define FLEXIO1_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXIO1, CCM_CR_FLEXIO1, SYS_PLL1PFD0DIV2, 1)
#define FLEXIO1_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXIO1, CCM_CR_FLEXIO1, SYS_PLL1PFD1DIV2, 2)
#define FLEXIO1_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXIO1, CCM_CR_FLEXIO1, VIDEO_PLL1OUT, 3)

#define FLEXIO2_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXIO2, CCM_CR_FLEXIO2, OSC_24M, 0)
#define FLEXIO2_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXIO2, CCM_CR_FLEXIO2, SYS_PLL1PFD0DIV2, 1)
#define FLEXIO2_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXIO2, CCM_CR_FLEXIO2, SYS_PLL1PFD1DIV2, 2)
#define FLEXIO2_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXIO2, CCM_CR_FLEXIO2, VIDEO_PLL1OUT, 3)

#define LPIT1_CLK_ROOT_OSC_24M                      CLOCK_ROOT_CONFIG(CCM_LPCG_LPIT1, CCM_CR_LPIT1, OSC_24M, 0)
#define LPIT1_CLK_ROOT_SYS_PLL1PFD0DIV2             CLOCK_ROOT_CONFIG(CCM_LPCG_LPIT1, CCM_CR_LPIT1, SYS_PLL1PFD0DIV2, 1)
#define LPIT1_CLK_ROOT_SYS_PLL1PFD1DIV2             CLOCK_ROOT_CONFIG(CCM_LPCG_LPIT1, CCM_CR_LPIT1, SYS_PLL1PFD1DIV2, 2)
#define LPIT1_CLK_ROOT_VIDEO_PLL1OUT                CLOCK_ROOT_CONFIG(CCM_LPCG_LPIT1, CCM_CR_LPIT1, VIDEO_PLL1OUT, 3)

#define LPIT2_CLK_ROOT_OSC_24M                      CLOCK_ROOT_CONFIG(CCM_LPCG_LPIT2, CCM_CR_LPIT2, OSC_24M, 0)
#define LPIT2_CLK_ROOT_SYS_PLL1PFD0DIV2             CLOCK_ROOT_CONFIG(CCM_LPCG_LPIT2, CCM_CR_LPIT2, SYS_PLL1PFD0DIV2, 1)
#define LPIT2_CLK_ROOT_SYS_PLL1PFD1DIV2             CLOCK_ROOT_CONFIG(CCM_LPCG_LPIT2, CCM_CR_LPIT2, SYS_PLL1PFD1DIV2, 2)
#define LPIT2_CLK_ROOT_VIDEO_PLL1OUT                CLOCK_ROOT_CONFIG(CCM_LPCG_LPIT2, CCM_CR_LPIT2, VIDEO_PLL1OUT, 3)

#define LPTMR1_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPTMR1, CCM_CR_LPTMR1, OSC_24M, 0)
#define LPTMR1_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPTMR1, CCM_CR_LPTMR1, SYS_PLL1PFD0DIV2, 1)
#define LPTMR1_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPTMR1, CCM_CR_LPTMR1, SYS_PLL1PFD1DIV2, 2)
#define LPTMR1_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPTMR1, CCM_CR_LPTMR1, VIDEO_PLL1OUT, 3)

#define LPTMR2_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPTMR2, CCM_CR_LPTMR2, OSC_24M, 0)
#define LPTMR2_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPTMR2, CCM_CR_LPTMR2, SYS_PLL1PFD0DIV2, 1)
#define LPTMR2_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPTMR2, CCM_CR_LPTMR2, SYS_PLL1PFD1DIV2, 2)
#define LPTMR2_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPTMR2, CCM_CR_LPTMR2, VIDEO_PLL1OUT, 3)

#define TPM1_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_TPM1, CCM_CR_TPM1, OSC_24M, 0)
#define TPM1_CLK_ROOT_SYS_PLL1PFD0                  CLOCK_ROOT_CONFIG(CCM_LPCG_TPM1, CCM_CR_TPM1, SYS_PLL1PFD0, 1)
#define TPM1_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_TPM1, CCM_CR_TPM1, AUDIO_PLL1OUT, 2)
#define TPM1_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_TPM1, CCM_CR_TPM1, EXT, 3)

#define TPM2_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_TPM2, CCM_CR_TPM2, OSC_24M, 0)
#define TPM2_CLK_ROOT_SYS_PLL1PFD0                  CLOCK_ROOT_CONFIG(CCM_LPCG_TPM2, CCM_CR_TPM2, SYS_PLL1PFD0, 1)
#define TPM2_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_TPM2, CCM_CR_TPM2, AUDIO_PLL1OUT, 2)
#define TPM2_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_TPM2, CCM_CR_TPM2, EXT, 3)

#define TPM3_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_TPM3, CCM_CR_TPM3, OSC_24M, 0)
#define TPM3_CLK_ROOT_SYS_PLL1PFD0                  CLOCK_ROOT_CONFIG(CCM_LPCG_TPM3, CCM_CR_TPM3, SYS_PLL1PFD0, 1)
#define TPM3_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_TPM3, CCM_CR_TPM3, AUDIO_PLL1OUT, 2)
#define TPM3_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_TPM3, CCM_CR_TPM3, EXT, 3)

#define TPM4_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_TPM4, CCM_CR_TPM4, OSC_24M, 0)
#define TPM4_CLK_ROOT_SYS_PLL1PFD0                  CLOCK_ROOT_CONFIG(CCM_LPCG_TPM4, CCM_CR_TPM4, SYS_PLL1PFD0, 1)
#define TPM4_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_TPM4, CCM_CR_TPM4, AUDIO_PLL1OUT, 2)
#define TPM4_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_TPM4, CCM_CR_TPM4, EXT, 3)

#define TPM5_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_TPM5, CCM_CR_TPM5, OSC_24M, 0)
#define TPM5_CLK_ROOT_SYS_PLL1PFD0                  CLOCK_ROOT_CONFIG(CCM_LPCG_TPM5, CCM_CR_TPM5, SYS_PLL1PFD0, 1)
#define TPM5_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_TPM5, CCM_CR_TPM5, AUDIO_PLL1OUT, 2)
#define TPM5_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_TPM5, CCM_CR_TPM5, EXT, 3)

#define TPM6_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_TPM6, CCM_CR_TPM6, OSC_24M, 0)
#define TPM6_CLK_ROOT_SYS_PLL1PFD0                  CLOCK_ROOT_CONFIG(CCM_LPCG_TPM6, CCM_CR_TPM6, SYS_PLL1PFD0, 1)
#define TPM6_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_TPM6, CCM_CR_TPM6, AUDIO_PLL1OUT, 2)
#define TPM6_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_TPM6, CCM_CR_TPM6, EXT, 3)

#define FLEXSPI1_CLK_ROOT_OSC_24M                   CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXSPI1, CCM_CR_FLEXSPI1, OSC_24M, 0)
#define FLEXSPI1_CLK_ROOT_SYS_PLL1PFD0              CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXSPI1, CCM_CR_FLEXSPI1, SYS_PLL1PFD0, 1)
#define FLEXSPI1_CLK_ROOT_SYS_PLL1PFD1              CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXSPI1, CCM_CR_FLEXSPI1, SYS_PLL1PFD1, 2)
#define FLEXSPI1_CLK_ROOT_SYS_PLL1PFD2              CLOCK_ROOT_CONFIG(CCM_LPCG_FLEXSPI1, CCM_CR_FLEXSPI1, SYS_PLL1PFD2, 3)

#define CAN1_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_CAN1, CCM_CR_CAN1, OSC_24M, 0)
#define CAN1_CLK_ROOT_SYS_PLL1PFD0DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_CAN1, CCM_CR_CAN1, SYS_PLL1PFD0DIV2, 1)
#define CAN1_CLK_ROOT_SYS_PLL1PFD1DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_CAN1, CCM_CR_CAN1, SYS_PLL1PFD1DIV2, 2)
#define CAN1_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_CAN1, CCM_CR_CAN1, VIDEO_PLL1OUT, 3)

#define CAN2_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_CAN2, CCM_CR_CAN2, OSC_24M, 0)
#define CAN2_CLK_ROOT_SYS_PLL1PFD0DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_CAN2, CCM_CR_CAN2, SYS_PLL1PFD0DIV2, 1)
#define CAN2_CLK_ROOT_SYS_PLL1PFD1DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_CAN2, CCM_CR_CAN2, SYS_PLL1PFD1DIV2, 2)
#define CAN2_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_CAN2, CCM_CR_CAN2, VIDEO_PLL1OUT, 3)

#define LPUART1_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART1, CCM_CR_LPUART1, OSC_24M, 0)
#define LPUART1_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART1, CCM_CR_LPUART1, SYS_PLL1PFD0DIV2, 1)
#define LPUART1_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART1, CCM_CR_LPUART1, SYS_PLL1PFD1DIV2, 2)
#define LPUART1_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART1, CCM_CR_LPUART1, VIDEO_PLL1OUT, 3)

#define LPUART2_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART2, CCM_CR_LPUART2, OSC_24M, 0)
#define LPUART2_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART2, CCM_CR_LPUART2, SYS_PLL1PFD0DIV2, 1)
#define LPUART2_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART2, CCM_CR_LPUART2, SYS_PLL1PFD1DIV2, 2)
#define LPUART2_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART2, CCM_CR_LPUART2, VIDEO_PLL1OUT, 3)

#define LPUART3_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART3, CCM_CR_LPUART3, OSC_24M, 0)
#define LPUART3_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART3, CCM_CR_LPUART3, SYS_PLL1PFD0DIV2, 1)
#define LPUART3_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART3, CCM_CR_LPUART3, SYS_PLL1PFD1DIV2, 2)
#define LPUART3_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART3, CCM_CR_LPUART3, VIDEO_PLL1OUT, 3)

#define LPUART4_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART4, CCM_CR_LPUART4, OSC_24M, 0)
#define LPUART4_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART4, CCM_CR_LPUART4, SYS_PLL1PFD0DIV2, 1)
#define LPUART4_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART4, CCM_CR_LPUART4, SYS_PLL1PFD1DIV2, 2)
#define LPUART4_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART4, CCM_CR_LPUART4, VIDEO_PLL1OUT, 3)

#define LPUART5_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART5, CCM_CR_LPUART5, OSC_24M, 0)
#define LPUART5_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART5, CCM_CR_LPUART5, SYS_PLL1PFD0DIV2, 1)
#define LPUART5_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART5, CCM_CR_LPUART5, SYS_PLL1PFD1DIV2, 2)
#define LPUART5_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART5, CCM_CR_LPUART5, VIDEO_PLL1OUT, 3)

#define LPUART6_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART6, CCM_CR_LPUART6, OSC_24M, 0)
#define LPUART6_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART6, CCM_CR_LPUART6, SYS_PLL1PFD0DIV2, 1)
#define LPUART6_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART6, CCM_CR_LPUART6, SYS_PLL1PFD1DIV2, 2)
#define LPUART6_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART6, CCM_CR_LPUART6, VIDEO_PLL1OUT, 3)

#define LPUART7_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART7, CCM_CR_LPUART7, OSC_24M, 0)
#define LPUART7_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART7, CCM_CR_LPUART7, SYS_PLL1PFD0DIV2, 1)
#define LPUART7_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART7, CCM_CR_LPUART7, SYS_PLL1PFD1DIV2, 2)
#define LPUART7_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART7, CCM_CR_LPUART7, VIDEO_PLL1OUT, 3)

#define LPUART8_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART8, CCM_CR_LPUART8, OSC_24M, 0)
#define LPUART8_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART8, CCM_CR_LPUART8, SYS_PLL1PFD0DIV2, 1)
#define LPUART8_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART8, CCM_CR_LPUART8, SYS_PLL1PFD1DIV2, 2)
#define LPUART8_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_LPUART8, CCM_CR_LPUART8, VIDEO_PLL1OUT, 3)

#define LPI2C1_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C1, CCM_CR_LPI2C1, OSC_24M, 0)
#define LPI2C1_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C1, CCM_CR_LPI2C1, SYS_PLL1PFD0DIV2, 1)
#define LPI2C1_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C1, CCM_CR_LPI2C1, SYS_PLL1PFD1DIV2, 2)
#define LPI2C1_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C1, CCM_CR_LPI2C1, VIDEO_PLL1OUT, 3)

#define LPI2C2_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C2, CCM_CR_LPI2C2, OSC_24M, 0)
#define LPI2C2_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C2, CCM_CR_LPI2C2, SYS_PLL1PFD0DIV2, 1)
#define LPI2C2_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C2, CCM_CR_LPI2C2, SYS_PLL1PFD1DIV2, 2)
#define LPI2C2_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C2, CCM_CR_LPI2C2, VIDEO_PLL1OUT, 3)

#define LPI2C3_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C3, CCM_CR_LPI2C3, OSC_24M, 0)
#define LPI2C3_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C3, CCM_CR_LPI2C3, SYS_PLL1PFD0DIV2, 1)
#define LPI2C3_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C3, CCM_CR_LPI2C3, SYS_PLL1PFD1DIV2, 2)
#define LPI2C3_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C3, CCM_CR_LPI2C3, VIDEO_PLL1OUT, 3)

#define LPI2C4_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C4, CCM_CR_LPI2C4, OSC_24M, 0)
#define LPI2C4_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C4, CCM_CR_LPI2C4, SYS_PLL1PFD0DIV2, 1)
#define LPI2C4_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C4, CCM_CR_LPI2C4, SYS_PLL1PFD1DIV2, 2)
#define LPI2C4_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C4, CCM_CR_LPI2C4, VIDEO_PLL1OUT, 3)

#define LPI2C5_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C5, CCM_CR_LPI2C5, OSC_24M, 0)
#define LPI2C5_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C5, CCM_CR_LPI2C5, SYS_PLL1PFD0DIV2, 1)
#define LPI2C5_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C5, CCM_CR_LPI2C5, SYS_PLL1PFD1DIV2, 2)
#define LPI2C5_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C5, CCM_CR_LPI2C5, VIDEO_PLL1OUT, 3)

#define LPI2C6_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C6, CCM_CR_LPI2C6, OSC_24M, 0)
#define LPI2C6_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C6, CCM_CR_LPI2C6, SYS_PLL1PFD0DIV2, 1)
#define LPI2C6_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C6, CCM_CR_LPI2C6, SYS_PLL1PFD1DIV2, 2)
#define LPI2C6_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C6, CCM_CR_LPI2C6, VIDEO_PLL1OUT, 3)

#define LPI2C7_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C7, CCM_CR_LPI2C7, OSC_24M, 0)
#define LPI2C7_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C7, CCM_CR_LPI2C7, SYS_PLL1PFD0DIV2, 1)
#define LPI2C7_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C7, CCM_CR_LPI2C7, SYS_PLL1PFD1DIV2, 2)
#define LPI2C7_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C7, CCM_CR_LPI2C7, VIDEO_PLL1OUT, 3)

#define LPI2C8_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C8, CCM_CR_LPI2C8, OSC_24M, 0)
#define LPI2C8_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C8, CCM_CR_LPI2C8, SYS_PLL1PFD0DIV2, 1)
#define LPI2C8_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C8, CCM_CR_LPI2C8, SYS_PLL1PFD1DIV2, 2)
#define LPI2C8_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPI2C8, CCM_CR_LPI2C8, VIDEO_PLL1OUT, 3)

#define LPSPI1_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI1, CCM_CR_LPSPI1, OSC_24M, 0)
#define LPSPI1_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI1, CCM_CR_LPSPI1, SYS_PLL1PFD0DIV2, 1)
#define LPSPI1_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI1, CCM_CR_LPSPI1, SYS_PLL1PFD1DIV2, 2)
#define LPSPI1_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI1, CCM_CR_LPSPI1, VIDEO_PLL1OUT, 3)

#define LPSPI2_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI2, CCM_CR_LPSPI2, OSC_24M, 0)
#define LPSPI2_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI2, CCM_CR_LPSPI2, SYS_PLL1PFD0DIV2, 1)
#define LPSPI2_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI2, CCM_CR_LPSPI2, SYS_PLL1PFD1DIV2, 2)
#define LPSPI2_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI2, CCM_CR_LPSPI2, VIDEO_PLL1OUT, 3)

#define LPSPI3_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI3, CCM_CR_LPSPI3, OSC_24M, 0)
#define LPSPI3_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI3, CCM_CR_LPSPI3, SYS_PLL1PFD0DIV2, 1)
#define LPSPI3_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI3, CCM_CR_LPSPI3, SYS_PLL1PFD1DIV2, 2)
#define LPSPI3_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI3, CCM_CR_LPSPI3, VIDEO_PLL1OUT, 3)

#define LPSPI4_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI4, CCM_CR_LPSPI4, OSC_24M, 0)
#define LPSPI4_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI4, CCM_CR_LPSPI4, SYS_PLL1PFD0DIV2, 1)
#define LPSPI4_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI4, CCM_CR_LPSPI4, SYS_PLL1PFD1DIV2, 2)
#define LPSPI4_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI4, CCM_CR_LPSPI4, VIDEO_PLL1OUT, 3)

#define LPSPI5_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI5, CCM_CR_LPSPI5, OSC_24M, 0)
#define LPSPI5_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI5, CCM_CR_LPSPI5, SYS_PLL1PFD0DIV2, 1)
#define LPSPI5_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI5, CCM_CR_LPSPI5, SYS_PLL1PFD1DIV2, 2)
#define LPSPI5_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI5, CCM_CR_LPSPI5, VIDEO_PLL1OUT, 3)

#define LPSPI6_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI6, CCM_CR_LPSPI6, OSC_24M, 0)
#define LPSPI6_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI6, CCM_CR_LPSPI6, SYS_PLL1PFD0DIV2, 1)
#define LPSPI6_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI6, CCM_CR_LPSPI6, SYS_PLL1PFD1DIV2, 2)
#define LPSPI6_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI6, CCM_CR_LPSPI6, VIDEO_PLL1OUT, 3)

#define LPSPI7_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI7, CCM_CR_LPSPI7, OSC_24M, 0)
#define LPSPI7_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI7, CCM_CR_LPSPI7, SYS_PLL1PFD0DIV2, 1)
#define LPSPI7_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI7, CCM_CR_LPSPI7, SYS_PLL1PFD1DIV2, 2)
#define LPSPI7_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI7, CCM_CR_LPSPI7, VIDEO_PLL1OUT, 3)

#define LPSPI8_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI8, CCM_CR_LPSPI8, OSC_24M, 0)
#define LPSPI8_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI8, CCM_CR_LPSPI8, SYS_PLL1PFD0DIV2, 1)
#define LPSPI8_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI8, CCM_CR_LPSPI8, SYS_PLL1PFD1DIV2, 2)
#define LPSPI8_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_LPSPI8, CCM_CR_LPSPI8, VIDEO_PLL1OUT, 3)

#define I3C1_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_I3C1, CCM_CR_I3C1, OSC_24M, 0)
#define I3C1_CLK_ROOT_SYS_PLL1PFD0DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_I3C1, CCM_CR_I3C1, SYS_PLL1PFD0DIV2, 1)
#define I3C1_CLK_ROOT_SYS_PLL1PFD1DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_I3C1, CCM_CR_I3C1, SYS_PLL1PFD1DIV2, 2)
#define I3C1_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_I3C1, CCM_CR_I3C1, VIDEO_PLL1OUT, 3)

#define I3C2_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_I3C2, CCM_CR_I3C2, OSC_24M, 0)
#define I3C2_CLK_ROOT_SYS_PLL1PFD0DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_I3C2, CCM_CR_I3C2, SYS_PLL1PFD0DIV2, 1)
#define I3C2_CLK_ROOT_SYS_PLL1PFD1DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_I3C2, CCM_CR_I3C2, SYS_PLL1PFD1DIV2, 2)
#define I3C2_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_I3C2, CCM_CR_I3C2, VIDEO_PLL1OUT, 3)

#define USDHC1_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC1, CCM_CR_USDHC1, OSC_24M, 0)
#define USDHC1_CLK_ROOT_SYS_PLL1PFD0                CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC1, CCM_CR_USDHC1, SYS_PLL1PFD0, 1)
#define USDHC1_CLK_ROOT_SYS_PLL1PFD1                CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC1, CCM_CR_USDHC1, SYS_PLL1PFD1, 2)
#define USDHC1_CLK_ROOT_SYS_PLL1PFD2                CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC1, CCM_CR_USDHC1, SYS_PLL1PFD2, 3)

#define USDHC2_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC2, CCM_CR_USDHC2, OSC_24M, 0)
#define USDHC2_CLK_ROOT_SYS_PLL1PFD0                CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC2, CCM_CR_USDHC2, SYS_PLL1PFD0, 1)
#define USDHC2_CLK_ROOT_SYS_PLL1PFD1                CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC2, CCM_CR_USDHC2, SYS_PLL1PFD1, 2)
#define USDHC2_CLK_ROOT_SYS_PLL1PFD2                CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC2, CCM_CR_USDHC2, SYS_PLL1PFD2, 3)

#define USDHC3_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC3, CCM_CR_USDHC3, OSC_24M, 0)
#define USDHC3_CLK_ROOT_SYS_PLL1PFD0                CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC3, CCM_CR_USDHC3, SYS_PLL1PFD0, 1)
#define USDHC3_CLK_ROOT_SYS_PLL1PFD1                CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC3, CCM_CR_USDHC3, SYS_PLL1PFD1, 2)
#define USDHC3_CLK_ROOT_SYS_PLL1PFD2                CLOCK_ROOT_CONFIG(CCM_LPCG_USDHC3, CCM_CR_USDHC3, SYS_PLL1PFD2, 3)

#define SAI1_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_SAI1, CCM_CR_SAI1, OSC_24M, 0)
#define SAI1_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_SAI1, CCM_CR_SAI1, AUDIO_PLL1OUT, 1)
#define SAI1_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_SAI1, CCM_CR_SAI1, VIDEO_PLL1OUT, 2)
#define SAI1_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_SAI1, CCM_CR_SAI1, EXT, 3)

#define SAI2_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_SAI2, CCM_CR_SAI2, OSC_24M, 0)
#define SAI2_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_SAI2, CCM_CR_SAI2, AUDIO_PLL1OUT, 1)
#define SAI2_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_SAI2, CCM_CR_SAI2, VIDEO_PLL1OUT, 2)
#define SAI2_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_SAI2, CCM_CR_SAI2, EXT, 3)

#define SAI3_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_SAI3, CCM_CR_SAI3, OSC_24M, 0)
#define SAI3_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_SAI3, CCM_CR_SAI3, AUDIO_PLL1OUT, 1)
#define SAI3_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_SAI3, CCM_CR_SAI3, VIDEO_PLL1OUT, 2)
#define SAI3_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_SAI3, CCM_CR_SAI3, EXT, 3)

#define CCMCKO1_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO1, OSC_24M, 0)
#define CCMCKO1_CLK_ROOT_SYS_PLL1PFD0               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO1, SYS_PLL1PFD0, 1)
#define CCMCKO1_CLK_ROOT_SYS_PLL1PFD1               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO1, SYS_PLL1PFD1, 2)
#define CCMCKO1_CLK_ROOT_AUDIO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO1, AUDIO_PLL1OUT, 3)

#define CCMCKO2_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO2, OSC_24M, 0)
#define CCMCKO2_CLK_ROOT_SYS_PLL1PFD0               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO2, SYS_PLL1PFD0, 1)
#define CCMCKO2_CLK_ROOT_SYS_PLL1PFD1               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO2, SYS_PLL1PFD1, 2)
#define CCMCKO2_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO2, VIDEO_PLL1OUT, 3)

#define CCMCKO3_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO3, OSC_24M, 0)
#define CCMCKO3_CLK_ROOT_SYS_PLL1PFD0               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO3, SYS_PLL1PFD0, 1)
#define CCMCKO3_CLK_ROOT_SYS_PLL1PFD1               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO3, SYS_PLL1PFD1, 2)
#define CCMCKO3_CLK_ROOT_AUDIO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO3, AUDIO_PLL1OUT, 3)

#define CCMCKO4_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO4, OSC_24M, 0)
#define CCMCKO4_CLK_ROOT_SYS_PLL1PFD0               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO4, SYS_PLL1PFD0, 1)
#define CCMCKO4_CLK_ROOT_SYS_PLL1PFD1               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO4, SYS_PLL1PFD1, 2)
#define CCMCKO4_CLK_ROOT_VIDEO_PLL1OUT              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CCMCKO4, VIDEO_PLL1OUT, 3)

#define HSIO_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIO, OSC_24M, 0)
#define HSIO_CLK_ROOT_SYS_PLL1PFD0DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIO, SYS_PLL1PFD0DIV2, 1)
#define HSIO_CLK_ROOT_SYS_PLL1PFD1DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIO, SYS_PLL1PFD1DIV2, 2)
#define HSIO_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIO, VIDEO_PLL1OUT, 3)

#define HSIOUSBTEST60M_CLK_ROOT_OSC_24M             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOUSBTEST60M, OSC_24M, 0)
#define HSIOUSBTEST60M_CLK_ROOT_SYS_PLL1PFD0DIV2    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOUSBTEST60M, SYS_PLL1PFD0DIV2, 1)
#define HSIOUSBTEST60M_CLK_ROOT_SYS_PLL1PFD1DIV2    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOUSBTEST60M, SYS_PLL1PFD1DIV2, 2)
#define HSIOUSBTEST60M_CLK_ROOT_VIDEO_PLL1OUT       CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOUSBTEST60M, VIDEO_PLL1OUT, 3)

#define HSIOACSCAN80M_CLK_ROOT_OSC_24M              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOACSCAN80M, OSC_24M, 0)
#define HSIOACSCAN80M_CLK_ROOT_SYS_PLL1PFD0DIV2     CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOACSCAN80M, SYS_PLL1PFD0DIV2, 1)
#define HSIOACSCAN80M_CLK_ROOT_SYS_PLL1PFD1DIV2     CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOACSCAN80M, SYS_PLL1PFD1DIV2, 2)
#define HSIOACSCAN80M_CLK_ROOT_VIDEO_PLL1OUT        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOACSCAN80M, VIDEO_PLL1OUT, 3)

#define HSIOACSCAN480M_CLK_ROOT_OSC_24M             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOACSCAN480M, OSC_24M, 0)
#define HSIOACSCAN480M_CLK_ROOT_AUDIO_PLL1OUT       CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOACSCAN480M, AUDIO_PLL1OUT, 1)
#define HSIOACSCAN480M_CLK_ROOT_VIDEO_PLL1OUT       CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOACSCAN480M, VIDEO_PLL1OUT, 2)
#define HSIOACSCAN480M_CLK_ROOT_SYS_PLL1PFD2        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_HSIOACSCAN480M, SYS_PLL1PFD2, 3)

#define NIC_CLK_ROOT_OSC_24M                        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_NIC, OSC_24M, 0)
#define NIC_CLK_ROOT_SYS_PLL1PFD0                   CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_NIC, SYS_PLL1PFD0, 1)
#define NIC_CLK_ROOT_SYS_PLL1PFD1                   CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_NIC, SYS_PLL1PFD1, 2)
#define NIC_CLK_ROOT_SYS_PLL1PFD2                   CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_NIC, SYS_PLL1PFD2, 3)

#define NICAPB_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_NICAPB, OSC_24M, 0)
#define NICAPB_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_NICAPB, SYS_PLL1PFD0DIV2, 1)
#define NICAPB_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_NICAPB, SYS_PLL1PFD1DIV2, 2)
#define NICAPB_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_NICAPB, VIDEO_PLL1OUT, 3)

#define MLAPB_CLK_ROOT_OSC_24M                      CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MLAPB, OSC_24M, 0)
#define MLAPB_CLK_ROOT_SYS_PLL1PFD0DIV2             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MLAPB, SYS_PLL1PFD0DIV2, 1)
#define MLAPB_CLK_ROOT_SYS_PLL1PFD1DIV2             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MLAPB, SYS_PLL1PFD1DIV2, 2)
#define MLAPB_CLK_ROOT_VIDEO_PLL1OUT                CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MLAPB, VIDEO_PLL1OUT, 3)

#define ML_CLK_ROOT_OSC_24M                         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ML, OSC_24M, 0)
#define ML_CLK_ROOT_SYS_PLL1PFD0                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ML, SYS_PLL1PFD0, 1)
#define ML_CLK_ROOT_SYS_PLL1PFD1                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ML, SYS_PLL1PFD1, 2)
#define ML_CLK_ROOT_SYS_PLL1PFD2                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ML, SYS_PLL1PFD2, 3)

#define MEDIAAXI_CLK_ROOT_OSC_24M                   CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIAAXI, OSC_24M, 0)
#define MEDIAAXI_CLK_ROOT_SYS_PLL1PFD0              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIAAXI, SYS_PLL1PFD0, 1)
#define MEDIAAXI_CLK_ROOT_SYS_PLL1PFD1              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIAAXI, SYS_PLL1PFD1, 2)
#define MEDIAAXI_CLK_ROOT_SYS_PLL1PFD2              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIAAXI, SYS_PLL1PFD2, 3)

#define MEDIAAPB_CLK_ROOT_OSC_24M                   CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIAAPB, OSC_24M, 0)
#define MEDIAAPB_CLK_ROOT_SYS_PLL1PFD0DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIAAPB, SYS_PLL1PFD0DIV2, 1)
#define MEDIAAPB_CLK_ROOT_SYS_PLL1PFD1DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIAAPB, SYS_PLL1PFD1DIV2, 2)
#define MEDIAAPB_CLK_ROOT_VIDEO_PLL1OUT             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIAAPB, VIDEO_PLL1OUT, 3)

#define MEDIALDB_CLK_ROOT_OSC_24M                   CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIALDB, OSC_24M, 0)
#define MEDIALDB_CLK_ROOT_AUDIO_PLL1OUT             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIALDB, AUDIO_PLL1OUT, 1)
#define MEDIALDB_CLK_ROOT_VIDEO_PLL1OUT             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIALDB, VIDEO_PLL1OUT, 2)
#define MEDIALDB_CLK_ROOT_SYS_PLL1PFD0              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIALDB, SYS_PLL1PFD0, 3)

#define MEDIADISPPIX_CLK_ROOT_OSC_24M               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIADISPPIX, OSC_24M, 0)
#define MEDIADISPPIX_CLK_ROOT_AUDIO_PLL1OUT         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIADISPPIX, AUDIO_PLL1OUT, 1)
#define MEDIADISPPIX_CLK_ROOT_VIDEO_PLL1OUT         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIADISPPIX, VIDEO_PLL1OUT, 2)
#define MEDIADISPPIX_CLK_ROOT_SYS_PLL1PFD0          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MEDIADISPPIX, SYS_PLL1PFD0, 3)

#define CAMPIX_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CAMPIX, OSC_24M, 0)
#define CAMPIX_CLK_ROOT_AUDIO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CAMPIX, AUDIO_PLL1OUT, 1)
#define CAMPIX_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CAMPIX, VIDEO_PLL1OUT, 2)
#define CAMPIX_CLK_ROOT_SYS_PLL1PFD0                CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_CAMPIX, SYS_PLL1PFD0, 3)

#define MIPITESTBYTE_CLK_ROOT_OSC_24M               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MIPITESTBYTE, OSC_24M, 0)
#define MIPITESTBYTE_CLK_ROOT_AUDIO_PLL1OUT         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MIPITESTBYTE, AUDIO_PLL1OUT, 1)
#define MIPITESTBYTE_CLK_ROOT_VIDEO_PLL1OUT         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MIPITESTBYTE, VIDEO_PLL1OUT, 2)
#define MIPITESTBYTE_CLK_ROOT_SYS_PLL1PFD0          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MIPITESTBYTE, SYS_PLL1PFD0, 3)

#define MIPIPHYCFG_CLK_ROOT_OSC_24M                 CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MIPIPHYCFG, OSC_24M, 0)
#define MIPIPHYCFG_CLK_ROOT_AUDIO_PLL1OUT           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MIPIPHYCFG, AUDIO_PLL1OUT, 1)
#define MIPIPHYCFG_CLK_ROOT_VIDEO_PLL1OUT           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MIPIPHYCFG, VIDEO_PLL1OUT, 2)
#define MIPIPHYCFG_CLK_ROOT_SYS_PLL1PFD0            CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_MIPIPHYCFG, SYS_PLL1PFD0, 3)

#define DRAMALT_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_DRAMALT, OSC_24M, 0)
#define DRAMALT_CLK_ROOT_SYS_PLL1PFD0               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_DRAMALT, SYS_PLL1PFD0, 1)
#define DRAMALT_CLK_ROOT_SYS_PLL1PFD1               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_DRAMALT, SYS_PLL1PFD1, 2)
#define DRAMALT_CLK_ROOT_SYS_PLL1PFD2               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_DRAMALT, SYS_PLL1PFD2, 3)

#define DRAMAPB_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_DRAMAPB, OSC_24M, 0)
#define DRAMAPB_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_DRAMAPB, SYS_PLL1PFD0DIV2, 1)
#define DRAMAPB_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_DRAMAPB, SYS_PLL1PFD1DIV2, 2)
#define DRAMAPB_CLK_ROOT_SYS_PLL1PFD2DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_DRAMAPB, SYS_PLL1PFD2DIV2, 3)

#define ADC_CLK_ROOT_OSC_24M                        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ADC, OSC_24M, 0)
#define ADC_CLK_ROOT_SYS_PLL1PFD0DIV2               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ADC, SYS_PLL1PFD0DIV2, 1)
#define ADC_CLK_ROOT_SYS_PLL1PFD1DIV2               CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ADC, SYS_PLL1PFD1DIV2, 2)
#define ADC_CLK_ROOT_VIDEO_PLL1OUT                  CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ADC, VIDEO_PLL1OUT, 3)

#define PDM_CLK_ROOT_OSC_24M                        CLOCK_ROOT_CONFIG(CCM_LPCG_PDM, CCM_CR_PDM, OSC_24M, 0)
#define PDM_CLK_ROOT_AUDIO_PLL1OUT                  CLOCK_ROOT_CONFIG(CCM_LPCG_PDM, CCM_CR_PDM, AUDIO_PLL1OUT, 1)
#define PDM_CLK_ROOT_VIDEO_PLL1OUT                  CLOCK_ROOT_CONFIG(CCM_LPCG_PDM, CCM_CR_PDM, VIDEO_PLL1OUT, 2)
#define PDM_CLK_ROOT_EXT                            CLOCK_ROOT_CONFIG(CCM_LPCG_PDM, CCM_CR_PDM, EXT, 3)

#define TSTMR1_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_TSTMR1, CCM_CR_TSTMR1, OSC_24M, 0)
#define TSTMR1_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_TSTMR1, CCM_CR_TSTMR1, SYS_PLL1PFD0DIV2, 1)
#define TSTMR1_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_TSTMR1, CCM_CR_TSTMR1, SYS_PLL1PFD1DIV2, 2)
#define TSTMR1_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_TSTMR1, CCM_CR_TSTMR1, VIDEO_PLL1OUT, 3)

#define TSTMR2_CLK_ROOT_OSC_24M                     CLOCK_ROOT_CONFIG(CCM_LPCG_TSTMR2, CCM_CR_TSTMR2, OSC_24M, 0)
#define TSTMR2_CLK_ROOT_SYS_PLL1PFD0DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_TSTMR2, CCM_CR_TSTMR2, SYS_PLL1PFD0DIV2, 1)
#define TSTMR2_CLK_ROOT_SYS_PLL1PFD1DIV2            CLOCK_ROOT_CONFIG(CCM_LPCG_TSTMR2, CCM_CR_TSTMR2, SYS_PLL1PFD1DIV2, 2)
#define TSTMR2_CLK_ROOT_VIDEO_PLL1OUT               CLOCK_ROOT_CONFIG(CCM_LPCG_TSTMR2, CCM_CR_TSTMR2, VIDEO_PLL1OUT, 3)

#define MQS1_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_MQS1, CCM_CR_MQS1, OSC_24M, 0)
#define MQS1_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_MQS1, CCM_CR_MQS1, AUDIO_PLL1OUT, 1)
#define MQS1_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_MQS1, CCM_CR_MQS1, VIDEO_PLL1OUT, 2)
#define MQS1_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_MQS1, CCM_CR_MQS1, EXT, 3)

#define MQS2_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_MQS2, CCM_CR_MQS2, OSC_24M, 0)
#define MQS2_CLK_ROOT_AUDIO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_MQS2, CCM_CR_MQS2, AUDIO_PLL1OUT, 1)
#define MQS2_CLK_ROOT_VIDEO_PLL1OUT                 CLOCK_ROOT_CONFIG(CCM_LPCG_MQS2, CCM_CR_MQS2, VIDEO_PLL1OUT, 2)
#define MQS2_CLK_ROOT_EXT                           CLOCK_ROOT_CONFIG(CCM_LPCG_MQS2, CCM_CR_MQS2, EXT, 3)

#define AUDIOXCVR_CLK_ROOT_OSC_24M                  CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_AUDIOXCVR, OSC_24M, 0)
#define AUDIOXCVR_CLK_ROOT_SYS_PLL1PFD0DIV2         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_AUDIOXCVR, SYS_PLL1PFD0DIV2, 1)
#define AUDIOXCVR_CLK_ROOT_SYS_PLL1PFD1DIV2         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_AUDIOXCVR, SYS_PLL1PFD1DIV2, 2)
#define AUDIOXCVR_CLK_ROOT_SYS_PLL1PFD2DIV2         CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_AUDIOXCVR, SYS_PLL1PFD2DIV2, 3)

#define SPDIF_CLK_ROOT_OSC_24M                      CLOCK_ROOT_CONFIG(CCM_LPCG_SPDIF, CCM_CR_SPDIF, OSC_24M, 0)
#define SPDIF_CLK_ROOT_AUDIO_PLL1OUT                CLOCK_ROOT_CONFIG(CCM_LPCG_SPDIF, CCM_CR_SPDIF, AUDIO_PLL1OUT, 1)
#define SPDIF_CLK_ROOT_VIDEO_PLL1OUT                CLOCK_ROOT_CONFIG(CCM_LPCG_SPDIF, CCM_CR_SPDIF, VIDEO_PLL1OUT, 2)
#define SPDIF_CLK_ROOT_EXT                          CLOCK_ROOT_CONFIG(CCM_LPCG_SPDIF, CCM_CR_SPDIF, EXT, 3)

#define ENET_CLK_ROOT_OSC_24M                       CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENET, OSC_24M, 0)
#define ENET_CLK_ROOT_SYS_PLL1PFD0DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENET, SYS_PLL1PFD0DIV2, 1)
#define ENET_CLK_ROOT_SYS_PLL1PFD1DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENET, SYS_PLL1PFD1DIV2, 2)
#define ENET_CLK_ROOT_SYS_PLL1PFD2DIV2              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENET, SYS_PLL1PFD2DIV2, 3)

#define ENETTIMER1_CLK_ROOT_OSC_24M                 CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETTIMER1, OSC_24M, 0)
#define ENETTIMER1_CLK_ROOT_SYS_PLL1PFD0DIV2        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETTIMER1, SYS_PLL1PFD0DIV2, 1)
#define ENETTIMER1_CLK_ROOT_SYS_PLL1PFD1DIV2        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETTIMER1, SYS_PLL1PFD1DIV2, 2)
#define ENETTIMER1_CLK_ROOT_VIDEO_PLL1OUT           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETTIMER1, VIDEO_PLL1OUT, 3)

#define ENETTIMER2_CLK_ROOT_OSC_24M                 CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETTIMER2, OSC_24M, 0)
#define ENETTIMER2_CLK_ROOT_SYS_PLL1PFD0DIV2        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETTIMER2, SYS_PLL1PFD0DIV2, 1)
#define ENETTIMER2_CLK_ROOT_SYS_PLL1PFD1DIV2        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETTIMER2, SYS_PLL1PFD1DIV2, 2)
#define ENETTIMER2_CLK_ROOT_VIDEO_PLL1OUT           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETTIMER2, VIDEO_PLL1OUT, 3)

#define ENETREF_CLK_ROOT_OSC_24M                    CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETREF, OSC_24M, 0)
#define ENETREF_CLK_ROOT_SYS_PLL1PFD0DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETREF, SYS_PLL1PFD0DIV2, 1)
#define ENETREF_CLK_ROOT_SYS_PLL1PFD1DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETREF, SYS_PLL1PFD1DIV2, 2)
#define ENETREF_CLK_ROOT_SYS_PLL1PFD2DIV2           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETREF, SYS_PLL1PFD2DIV2, 3)

#define ENETREFPHY_CLK_ROOT_OSC_24M                 CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETREFPHY, OSC_24M, 0)
#define ENETREFPHY_CLK_ROOT_SYS_PLL1PFD0DIV2        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETREFPHY, SYS_PLL1PFD0DIV2, 1)
#define ENETREFPHY_CLK_ROOT_SYS_PLL1PFD1DIV2        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETREFPHY, SYS_PLL1PFD1DIV2, 2)
#define ENETREFPHY_CLK_ROOT_VIDEO_PLL1OUT           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_ENETREFPHY, VIDEO_PLL1OUT, 3)

#define I3C1SLOW_CLK_ROOT_OSC_24M                   CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_I3C1SLOW, OSC_24M, 0)
#define I3C1SLOW_CLK_ROOT_SYS_PLL1PFD0DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_I3C1SLOW, SYS_PLL1PFD0DIV2, 1)
#define I3C1SLOW_CLK_ROOT_SYS_PLL1PFD1DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_I3C1SLOW, SYS_PLL1PFD1DIV2, 2)
#define I3C1SLOW_CLK_ROOT_VIDEO_PLL1OUT             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_I3C1SLOW, VIDEO_PLL1OUT, 3)

#define I3C2SLOW_CLK_ROOT_OSC_24M                   CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_I3C2SLOW, OSC_24M, 0)
#define I3C2SLOW_CLK_ROOT_SYS_PLL1PFD0DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_I3C2SLOW, SYS_PLL1PFD0DIV2, 1)
#define I3C2SLOW_CLK_ROOT_SYS_PLL1PFD1DIV2          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_I3C2SLOW, SYS_PLL1PFD1DIV2, 2)
#define I3C2SLOW_CLK_ROOT_VIDEO_PLL1OUT             CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_I3C2SLOW, VIDEO_PLL1OUT, 3)

#define USBPHYBURUNIN_CLK_ROOT_OSC_24M              CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_USBPHYBURUNIN, OSC_24M, 0)
#define USBPHYBURUNIN_CLK_ROOT_SYS_PLL1PFD0DIV2     CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_USBPHYBURUNIN, SYS_PLL1PFD0DIV2, 1)
#define USBPHYBURUNIN_CLK_ROOT_SYS_PLL1PFD1DIV2     CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_USBPHYBURUNIN, SYS_PLL1PFD1DIV2, 2)
#define USBPHYBURUNIN_CLK_ROOT_VIDEO_PLL1OUT        CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_USBPHYBURUNIN, VIDEO_PLL1OUT, 3)

#define PALCAMESCAN_CLK_ROOT_OSC_24M                CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_PALCAMESCAN, OSC_24M, 0)
#define PALCAMESCAN_CLK_ROOT_AUDIO_PLL1OUT          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_PALCAMESCAN, AUDIO_PLL1OUT, 1)
#define PALCAMESCAN_CLK_ROOT_VIDEO_PLL1OUT          CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_PALCAMESCAN, VIDEO_PLL1OUT, 2)
#define PALCAMESCAN_CLK_ROOT_SYS_PLL1PFD2           CLOCK_ROOT_CONFIG(CCM_LPCG_NONE, CCM_CR_PALCAMESCAN, SYS_PLL1PFD2, 3)

#endif /* __ARCH_ARM_SRC_IMX9_HARDWARE_IMX95_IMX93_CLOCK_H */