<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1042" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1042{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1042{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1042{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1042{left:69px;bottom:1084px;}
#t5_1042{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_1042{left:95px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t7_1042{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t8_1042{left:69px;bottom:1030px;letter-spacing:-0.13px;}
#t9_1042{left:69px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_1042{left:69px;bottom:979px;}
#tb_1042{left:95px;bottom:982px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tc_1042{left:95px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_1042{left:69px;bottom:939px;}
#te_1042{left:95px;bottom:943px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tf_1042{left:69px;bottom:916px;}
#tg_1042{left:95px;bottom:920px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#th_1042{left:69px;bottom:893px;}
#ti_1042{left:95px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#tj_1042{left:69px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_1042{left:69px;bottom:846px;}
#tl_1042{left:95px;bottom:849px;letter-spacing:-0.22px;word-spacing:-0.98px;}
#tm_1042{left:429px;bottom:849px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tn_1042{left:95px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#to_1042{left:95px;bottom:808px;}
#tp_1042{left:121px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tq_1042{left:121px;bottom:791px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tr_1042{left:121px;bottom:774px;letter-spacing:-0.18px;word-spacing:-0.36px;}
#ts_1042{left:95px;bottom:750px;}
#tt_1042{left:121px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tu_1042{left:121px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_1042{left:121px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_1042{left:121px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_1042{left:578px;bottom:699px;}
#ty_1042{left:121px;bottom:666px;}
#tz_1042{left:147px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_1042{left:147px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_1042{left:147px;bottom:634px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t12_1042{left:121px;bottom:607px;}
#t13_1042{left:147px;bottom:609px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_1042{left:147px;bottom:593px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_1042{left:147px;bottom:576px;letter-spacing:-0.14px;}
#t16_1042{left:121px;bottom:551px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t17_1042{left:121px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t18_1042{left:95px;bottom:510px;}
#t19_1042{left:121px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1a_1042{left:121px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1b_1042{left:121px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_1042{left:341px;bottom:483px;}
#t1d_1042{left:352px;bottom:477px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#t1e_1042{left:121px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1f_1042{left:95px;bottom:435px;}
#t1g_1042{left:121px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.29px;}
#t1h_1042{left:95px;bottom:411px;}
#t1i_1042{left:121px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t1j_1042{left:95px;bottom:386px;}
#t1k_1042{left:121px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1l_1042{left:95px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1m_1042{left:69px;bottom:337px;}
#t1n_1042{left:95px;bottom:341px;letter-spacing:-0.21px;word-spacing:-0.44px;}
#t1o_1042{left:95px;bottom:316px;}
#t1p_1042{left:121px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#t1q_1042{left:121px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1r_1042{left:121px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1s_1042{left:121px;bottom:266px;letter-spacing:-0.31px;}
#t1t_1042{left:95px;bottom:241px;}
#t1u_1042{left:121px;bottom:241px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1v_1042{left:69px;bottom:188px;letter-spacing:-0.12px;}
#t1w_1042{left:91px;bottom:188px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t1x_1042{left:753px;bottom:188px;}
#t1y_1042{left:763px;bottom:188px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#t1z_1042{left:91px;bottom:171px;letter-spacing:-0.1px;}
#t20_1042{left:69px;bottom:149px;letter-spacing:-0.16px;}
#t21_1042{left:91px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t22_1042{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t23_1042{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1042{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1042{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1042{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1042{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1042{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1042{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1042{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_1042{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1042" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1042Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1042" style="-webkit-user-select: none;"><object width="935" height="1210" data="1042/1042.svg" type="image/svg+xml" id="pdf1042" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1042" class="t s1_1042">28-14 </span><span id="t2_1042" class="t s1_1042">Vol. 3C </span>
<span id="t3_1042" class="t s2_1042">VM EXITS </span>
<span id="t4_1042" class="t s3_1042">• </span><span id="t5_1042" class="t s4_1042">Any of the above VM exits that occur during user-interrupt notification processing (see Section 7.5.2). Such </span>
<span id="t6_1042" class="t s4_1042">VM exits will be treated as if they occurred during delivery of an external interrupt with the vector UINV. </span>
<span id="t7_1042" class="t s4_1042">These fields are used for VM exits that occur during delivery of events injected as part of VM entry (see Section </span>
<span id="t8_1042" class="t s4_1042">27.6.1.2). </span>
<span id="t9_1042" class="t s4_1042">A VM exit is not considered to occur during event delivery in any of the following circumstances: </span>
<span id="ta_1042" class="t s3_1042">• </span><span id="tb_1042" class="t s4_1042">The original event causes the VM exit directly (for example, because the original event is a non-maskable </span>
<span id="tc_1042" class="t s4_1042">interrupt (NMI) and the “NMI exiting” VM-execution control is 1). </span>
<span id="td_1042" class="t s3_1042">• </span><span id="te_1042" class="t s4_1042">The original event results in a double-fault exception that causes the VM exit directly. </span>
<span id="tf_1042" class="t s3_1042">• </span><span id="tg_1042" class="t s4_1042">The VM exit occurred as a result of fetching the first instruction of the handler invoked by the event delivery. </span>
<span id="th_1042" class="t s3_1042">• </span><span id="ti_1042" class="t s4_1042">The VM exit is caused by a triple fault. </span>
<span id="tj_1042" class="t s4_1042">The following items detail the use of these fields: </span>
<span id="tk_1042" class="t s3_1042">• </span><span id="tl_1042" class="t s4_1042">IDT-vectoring information (format given in Table </span><span id="tm_1042" class="t s4_1042">25-20). The following items detail how this field is established </span>
<span id="tn_1042" class="t s4_1042">for VM exits that occur during event delivery: </span>
<span id="to_1042" class="t s4_1042">— </span><span id="tp_1042" class="t s4_1042">If the VM exit occurred during delivery of an exception, bits 7:0 receive the exception vector (at most 31). </span>
<span id="tq_1042" class="t s4_1042">If the VM exit occurred during delivery of an NMI, bits 7:0 are set to 2. If the VM exit occurred during </span>
<span id="tr_1042" class="t s4_1042">delivery of an external interrupt, bits 7:0 receive the vector. </span>
<span id="ts_1042" class="t s4_1042">— </span><span id="tt_1042" class="t s4_1042">Bits 10:8 are set to indicate the type of event that was being delivered when the VM exit occurred: 0 </span>
<span id="tu_1042" class="t s4_1042">(external interrupt), 2 (non-maskable interrupt), 3 (hardware exception), 4 (software interrupt), 5 </span>
<span id="tv_1042" class="t s4_1042">(privileged software interrupt), or 6 (software exception). </span>
<span id="tw_1042" class="t s4_1042">Hardware exceptions comprise all exceptions except the following: </span>
<span id="tx_1042" class="t s5_1042">1 </span>
<span id="ty_1042" class="t s6_1042">• </span><span id="tz_1042" class="t s4_1042">Debug exceptions (#DB) generated by the INT1 instruction; these are privileged software exceptions. </span>
<span id="t10_1042" class="t s4_1042">(Other debug exceptions are considered hardware exceptions, as are those caused by executions of </span>
<span id="t11_1042" class="t s4_1042">INT1 in enclave mode.) </span>
<span id="t12_1042" class="t s6_1042">• </span><span id="t13_1042" class="t s4_1042">Breakpoint exceptions (#BP; generated by INT3) and overflow exceptions (#OF; generated by INTO); </span>
<span id="t14_1042" class="t s4_1042">these are software exceptions. (A #BP that occurs in enclave mode is considered a hardware </span>
<span id="t15_1042" class="t s4_1042">exception.) </span>
<span id="t16_1042" class="t s4_1042">BOUND-range exceeded exceptions (#BR; generated by BOUND) and invalid opcode exceptions (#UD) </span>
<span id="t17_1042" class="t s4_1042">generated by UD0, UD1, and UD2 are hardware exceptions. </span>
<span id="t18_1042" class="t s4_1042">— </span><span id="t19_1042" class="t s4_1042">Bit 11 is set to 1 if the VM exit occurred during delivery of a hardware exception that would have delivered </span>
<span id="t1a_1042" class="t s4_1042">an error code on the stack. This bit is always 0 if the VM exit occurred while the logical processor was in </span>
<span id="t1b_1042" class="t s4_1042">real-address mode (CR0.PE=0). </span>
<span id="t1c_1042" class="t s5_1042">2 </span>
<span id="t1d_1042" class="t s4_1042">If bit 11 is set to 1, the error code is placed in the IDT-vectoring error </span>
<span id="t1e_1042" class="t s4_1042">code (see below). </span>
<span id="t1f_1042" class="t s4_1042">— </span><span id="t1g_1042" class="t s4_1042">Bit 12 is undefined. </span>
<span id="t1h_1042" class="t s4_1042">— </span><span id="t1i_1042" class="t s4_1042">Bits 30:13 are always set to 0. </span>
<span id="t1j_1042" class="t s4_1042">— </span><span id="t1k_1042" class="t s4_1042">Bit 31 is always set to 1. </span>
<span id="t1l_1042" class="t s4_1042">For other VM exits, the field is marked invalid (by clearing bit 31) and the remainder of the field is undefined. </span>
<span id="t1m_1042" class="t s3_1042">• </span><span id="t1n_1042" class="t s4_1042">IDT-vectoring error code. </span>
<span id="t1o_1042" class="t s4_1042">— </span><span id="t1p_1042" class="t s4_1042">For VM exits that set both bit 31 (valid) and bit 11 (error code valid) in the IDT-vectoring information field, </span>
<span id="t1q_1042" class="t s4_1042">this field receives the error code that would have been pushed on the stack by the event that was being </span>
<span id="t1r_1042" class="t s4_1042">delivered through the IDT at the time of the VM exit. The EXT bit is set in this field when it would be set </span>
<span id="t1s_1042" class="t s4_1042">normally. </span>
<span id="t1t_1042" class="t s4_1042">— </span><span id="t1u_1042" class="t s4_1042">For other VM exits, the value of this field is undefined. </span>
<span id="t1v_1042" class="t s7_1042">1. </span><span id="t1w_1042" class="t s7_1042">In the following items, INT1 and INT3 refer to the instructions with opcodes F1 and CC, respectively, and not to INT </span><span id="t1x_1042" class="t s8_1042">n </span><span id="t1y_1042" class="t s7_1042">with value 1 or </span>
<span id="t1z_1042" class="t s7_1042">3 for n. </span>
<span id="t20_1042" class="t s7_1042">2. </span><span id="t21_1042" class="t s7_1042">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PE must be 1 in VMX operation, a logical processor cannot be in real- </span>
<span id="t22_1042" class="t s7_1042">address mode unless the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution con- </span>
<span id="t23_1042" class="t s7_1042">trols are both 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
