Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb  6 23:37:25 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_memory_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 195 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.348        0.000                      0                27780        0.007        0.000                      0                27780        2.553        0.000                       0                 20321  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.348        0.000                      0                27780        0.007        0.000                      0                27780        2.553        0.000                       0                 20321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 4.240ns (68.128%)  route 1.984ns (31.872%))
  Logic Levels:           23  (CARRY4=21 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 10.992 - 6.667 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.689     4.760    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/clk_IBUF_BUFG
    RAMB18_X1Y86         RAMB18E1                                     r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y86         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.080     6.840 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/DOADO[15]
                         net (fo=3, routed)           0.986     7.826    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_tw[15]
    SLICE_X24Y215        LUT3 (Prop_lut3_I0_O)        0.053     7.879 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out3_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     7.879    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_9
    SLICE_X24Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.189 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.189    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0_n_0
    SLICE_X24Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1_n_0
    SLICE_X24Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.309 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.309    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2_n_0
    SLICE_X24Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.369 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.369    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3_n_0
    SLICE_X24Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.462 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.743     9.205    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4_n_2
    SLICE_X24Y211        LUT2 (Prop_lut2_I0_O)        0.153     9.358 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out[3]_i_2__7/O
                         net (fo=1, routed)           0.255     9.613    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]
    SLICE_X25Y209        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.959 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.959    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7_n_0
    SLICE_X25Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.017 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.017    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7_n_0
    SLICE_X25Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.075 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.075    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7_n_0
    SLICE_X25Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.133 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.133    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7_n_0
    SLICE_X25Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.191 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.191    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7_n_0
    SLICE_X25Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7_n_0
    SLICE_X25Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.307 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.307    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7_n_0
    SLICE_X25Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.365 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.365    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7_n_0
    SLICE_X25Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.423 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.423    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7_n_0
    SLICE_X25Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.481 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.481    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7_n_0
    SLICE_X25Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.539 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.539    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7_n_0
    SLICE_X25Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.597 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.597    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7_n_0
    SLICE_X25Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.655 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.655    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7_n_0
    SLICE_X25Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.713 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.713    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7_n_0
    SLICE_X25Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.771 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.771    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7_n_0
    SLICE_X25Y224        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.984 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[63]_i_1__7/O[1]
                         net (fo=1, routed)           0.000    10.984    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_27
    SLICE_X25Y224        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.488    10.992    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/clk_IBUF_BUFG
    SLICE_X25Y224        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[61]/C
                         clock pessimism              0.323    11.316    
                         clock uncertainty           -0.035    11.280    
    SLICE_X25Y224        FDRE (Setup_fdre_C_D)        0.051    11.331    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 4.206ns (67.953%)  route 1.984ns (32.047%))
  Logic Levels:           23  (CARRY4=21 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 10.992 - 6.667 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.689     4.760    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/clk_IBUF_BUFG
    RAMB18_X1Y86         RAMB18E1                                     r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y86         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.080     6.840 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/DOADO[15]
                         net (fo=3, routed)           0.986     7.826    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_tw[15]
    SLICE_X24Y215        LUT3 (Prop_lut3_I0_O)        0.053     7.879 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out3_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     7.879    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_9
    SLICE_X24Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.189 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.189    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0_n_0
    SLICE_X24Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1_n_0
    SLICE_X24Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.309 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.309    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2_n_0
    SLICE_X24Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.369 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.369    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3_n_0
    SLICE_X24Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.462 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.743     9.205    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4_n_2
    SLICE_X24Y211        LUT2 (Prop_lut2_I0_O)        0.153     9.358 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out[3]_i_2__7/O
                         net (fo=1, routed)           0.255     9.613    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]
    SLICE_X25Y209        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.959 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.959    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7_n_0
    SLICE_X25Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.017 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.017    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7_n_0
    SLICE_X25Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.075 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.075    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7_n_0
    SLICE_X25Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.133 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.133    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7_n_0
    SLICE_X25Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.191 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.191    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7_n_0
    SLICE_X25Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7_n_0
    SLICE_X25Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.307 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.307    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7_n_0
    SLICE_X25Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.365 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.365    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7_n_0
    SLICE_X25Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.423 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.423    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7_n_0
    SLICE_X25Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.481 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.481    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7_n_0
    SLICE_X25Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.539 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.539    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7_n_0
    SLICE_X25Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.597 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.597    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7_n_0
    SLICE_X25Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.655 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.655    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7_n_0
    SLICE_X25Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.713 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.713    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7_n_0
    SLICE_X25Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.771 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.771    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7_n_0
    SLICE_X25Y224        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    10.950 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[63]_i_1__7/O[3]
                         net (fo=1, routed)           0.000    10.950    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_25
    SLICE_X25Y224        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.488    10.992    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/clk_IBUF_BUFG
    SLICE_X25Y224        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[63]/C
                         clock pessimism              0.323    11.316    
                         clock uncertainty           -0.035    11.280    
    SLICE_X25Y224        FDRE (Setup_fdre_C_D)        0.051    11.331    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 4.300ns (69.360%)  route 1.900ns (30.640%))
  Logic Levels:           24  (CARRY4=22 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 10.850 - 6.667 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.443     4.514    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/clk_IBUF_BUFG
    RAMB36_X5Y37         RAMB36E1                                     r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.080     6.594 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/brom_out_reg_0/DOADO[3]
                         net (fo=3, routed)           0.923     7.517    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_tw[3]
    SLICE_X64Y189        LUT3 (Prop_lut3_I0_O)        0.053     7.570 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out3_carry_i_3__7/O
                         net (fo=1, routed)           0.000     7.570    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10_n_2
    SLICE_X64Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.880 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.880    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.940 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.940    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__0_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.000 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.000    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__1_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.060 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.060    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.120 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.120    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__3_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.213 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.585     8.797    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/CO[0]
    SLICE_X65Y186        LUT2 (Prop_lut2_I0_O)        0.153     8.950 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out[3]_i_2__8/O
                         net (fo=1, routed)           0.392     9.342    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out[3]_i_2__8_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.688 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[3]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.688    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[3]_i_1__8_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.746 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[7]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.746    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[7]_i_1__8_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.804 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[11]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.804    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[11]_i_1__8_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.862 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[15]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.862    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[15]_i_1__8_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.920 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[19]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.920    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[19]_i_1__8_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.978 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[23]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.978    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[23]_i_1__8_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.036 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[27]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.036    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[27]_i_1__8_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.094 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[31]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.094    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[31]_i_1__8_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.152 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[35]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.152    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[35]_i_1__8_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.210 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[39]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.210    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[39]_i_1__8_n_0
    SLICE_X65Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.268 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[43]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.268    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[43]_i_1__8_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.326 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[47]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.326    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[47]_i_1__8_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.384 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[51]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    10.385    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[51]_i_1__8_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.443 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[55]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.443    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[55]_i_1__8_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.501 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[59]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.501    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[59]_i_1__8_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.714 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[63]_i_1__8/O[1]
                         net (fo=1, routed)           0.000    10.714    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10_n_24
    SLICE_X65Y202        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.346    10.850    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/clk_IBUF_BUFG
    SLICE_X65Y202        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out_reg[61]/C
                         clock pessimism              0.234    11.085    
                         clock uncertainty           -0.035    11.049    
    SLICE_X65Y202        FDRE (Setup_fdre_C_D)        0.051    11.100    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.375ns (11.757%)  route 2.815ns (88.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 10.969 - 6.667 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.604     4.676    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X35Y218        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y218        FDRE (Prop_fdre_C_Q)         0.269     4.945 f  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_reg[10]/Q
                         net (fo=3, routed)           1.292     6.236    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg[8]
    SLICE_X49Y218        LUT6 (Prop_lut6_I0_O)        0.053     6.289 f  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__3/O
                         net (fo=64, routed)          0.666     6.955    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__3_n_0
    SLICE_X48Y211        LUT6 (Prop_lut6_I0_O)        0.053     7.008 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_17__8/O
                         net (fo=3, routed)           0.857     7.865    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_18[0]
    DSP48_X3Y90          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.465    10.969    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X3Y90          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/CLK
                         clock pessimism              0.323    11.293    
                         clock uncertainty           -0.035    11.258    
    DSP48_X3Y90          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -2.997     8.261    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 4.182ns (67.828%)  route 1.984ns (32.172%))
  Logic Levels:           22  (CARRY4=20 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 10.994 - 6.667 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.689     4.760    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/clk_IBUF_BUFG
    RAMB18_X1Y86         RAMB18E1                                     r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y86         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.080     6.840 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/DOADO[15]
                         net (fo=3, routed)           0.986     7.826    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_tw[15]
    SLICE_X24Y215        LUT3 (Prop_lut3_I0_O)        0.053     7.879 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out3_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     7.879    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_9
    SLICE_X24Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.189 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.189    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0_n_0
    SLICE_X24Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1_n_0
    SLICE_X24Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.309 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.309    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2_n_0
    SLICE_X24Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.369 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.369    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3_n_0
    SLICE_X24Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.462 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.743     9.205    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4_n_2
    SLICE_X24Y211        LUT2 (Prop_lut2_I0_O)        0.153     9.358 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out[3]_i_2__7/O
                         net (fo=1, routed)           0.255     9.613    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]
    SLICE_X25Y209        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.959 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.959    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7_n_0
    SLICE_X25Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.017 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.017    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7_n_0
    SLICE_X25Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.075 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.075    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7_n_0
    SLICE_X25Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.133 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.133    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7_n_0
    SLICE_X25Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.191 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.191    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7_n_0
    SLICE_X25Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7_n_0
    SLICE_X25Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.307 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.307    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7_n_0
    SLICE_X25Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.365 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.365    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7_n_0
    SLICE_X25Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.423 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.423    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7_n_0
    SLICE_X25Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.481 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.481    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7_n_0
    SLICE_X25Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.539 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.539    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7_n_0
    SLICE_X25Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.597 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.597    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7_n_0
    SLICE_X25Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.655 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.655    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7_n_0
    SLICE_X25Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.713 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.713    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7_n_0
    SLICE_X25Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.926 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7/O[1]
                         net (fo=1, routed)           0.000    10.926    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_31
    SLICE_X25Y223        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.490    10.994    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/clk_IBUF_BUFG
    SLICE_X25Y223        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[57]/C
                         clock pessimism              0.323    11.318    
                         clock uncertainty           -0.035    11.282    
    SLICE_X25Y223        FDRE (Setup_fdre_C_D)        0.051    11.333    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[57]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.375ns (11.520%)  route 2.880ns (88.480%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 11.050 - 6.667 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.604     4.676    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X35Y218        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y218        FDRE (Prop_fdre_C_Q)         0.269     4.945 f  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_reg[10]/Q
                         net (fo=3, routed)           1.292     6.236    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg[8]
    SLICE_X49Y218        LUT6 (Prop_lut6_I0_O)        0.053     6.289 f  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__3/O
                         net (fo=64, routed)          0.583     6.872    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__3_n_0
    SLICE_X48Y214        LUT6 (Prop_lut6_I0_O)        0.053     6.925 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_11__8/O
                         net (fo=3, routed)           1.006     7.931    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_18[23]
    DSP48_X2Y89          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.546    11.050    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X2Y89          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                         clock pessimism              0.323    11.374    
                         clock uncertainty           -0.035    11.339    
    DSP48_X2Y89          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -2.997     8.342    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.375ns (11.850%)  route 2.790ns (88.150%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 10.969 - 6.667 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.604     4.676    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X35Y218        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y218        FDRE (Prop_fdre_C_Q)         0.269     4.945 f  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_reg[10]/Q
                         net (fo=3, routed)           1.292     6.236    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg[8]
    SLICE_X49Y218        LUT6 (Prop_lut6_I0_O)        0.053     6.289 f  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__3/O
                         net (fo=64, routed)          0.513     6.802    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__3_n_0
    SLICE_X48Y210        LUT6 (Prop_lut6_I0_O)        0.053     6.855 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_13__8/O
                         net (fo=3, routed)           0.985     7.840    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_18[4]
    DSP48_X3Y90          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.465    10.969    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X3Y90          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/CLK
                         clock pessimism              0.323    11.293    
                         clock uncertainty           -0.035    11.258    
    DSP48_X3Y90          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -2.997     8.261    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 4.266ns (69.191%)  route 1.900ns (30.809%))
  Logic Levels:           24  (CARRY4=22 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 10.850 - 6.667 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.443     4.514    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/clk_IBUF_BUFG
    RAMB36_X5Y37         RAMB36E1                                     r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.080     6.594 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/brom_out_reg_0/DOADO[3]
                         net (fo=3, routed)           0.923     7.517    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_tw[3]
    SLICE_X64Y189        LUT3 (Prop_lut3_I0_O)        0.053     7.570 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out3_carry_i_3__7/O
                         net (fo=1, routed)           0.000     7.570    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10_n_2
    SLICE_X64Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.880 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.880    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.940 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.940    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__0_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.000 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.000    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__1_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.060 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.060    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__2_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.120 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.120    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__3_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.213 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.585     8.797    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/CO[0]
    SLICE_X65Y186        LUT2 (Prop_lut2_I0_O)        0.153     8.950 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out[3]_i_2__8/O
                         net (fo=1, routed)           0.392     9.342    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out[3]_i_2__8_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.688 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[3]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.688    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[3]_i_1__8_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.746 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[7]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.746    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[7]_i_1__8_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.804 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[11]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.804    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[11]_i_1__8_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.862 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[15]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.862    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[15]_i_1__8_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.920 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[19]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.920    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[19]_i_1__8_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.978 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[23]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.978    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[23]_i_1__8_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.036 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[27]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.036    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[27]_i_1__8_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.094 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[31]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.094    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[31]_i_1__8_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.152 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[35]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.152    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[35]_i_1__8_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.210 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[39]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.210    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[39]_i_1__8_n_0
    SLICE_X65Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.268 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[43]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.268    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[43]_i_1__8_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.326 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[47]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.326    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[47]_i_1__8_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.384 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[51]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    10.385    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[51]_i_1__8_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.443 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[55]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.443    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[55]_i_1__8_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.501 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[59]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.501    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[59]_i_1__8_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    10.680 r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10/data_out_reg[63]_i_1__8/O[3]
                         net (fo=1, routed)           0.000    10.680    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/tw10_n_22
    SLICE_X65Y202        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.346    10.850    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/clk_IBUF_BUFG
    SLICE_X65Y202        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out_reg[63]/C
                         clock pessimism              0.234    11.085    
                         clock uncertainty           -0.035    11.049    
    SLICE_X65Y202        FDRE (Setup_fdre_C_D)        0.051    11.100    NTT_MDC_WRAPPER/genblk2[10].TW_ROM/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 4.166ns (67.744%)  route 1.984ns (32.256%))
  Logic Levels:           23  (CARRY4=21 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 10.992 - 6.667 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.689     4.760    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/clk_IBUF_BUFG
    RAMB18_X1Y86         RAMB18E1                                     r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y86         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.080     6.840 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/DOADO[15]
                         net (fo=3, routed)           0.986     7.826    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_tw[15]
    SLICE_X24Y215        LUT3 (Prop_lut3_I0_O)        0.053     7.879 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out3_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     7.879    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_9
    SLICE_X24Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.189 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.189    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0_n_0
    SLICE_X24Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1_n_0
    SLICE_X24Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.309 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.309    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2_n_0
    SLICE_X24Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.369 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.369    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3_n_0
    SLICE_X24Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.462 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.743     9.205    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4_n_2
    SLICE_X24Y211        LUT2 (Prop_lut2_I0_O)        0.153     9.358 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out[3]_i_2__7/O
                         net (fo=1, routed)           0.255     9.613    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]
    SLICE_X25Y209        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.959 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.959    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7_n_0
    SLICE_X25Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.017 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.017    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7_n_0
    SLICE_X25Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.075 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.075    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7_n_0
    SLICE_X25Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.133 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.133    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7_n_0
    SLICE_X25Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.191 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.191    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7_n_0
    SLICE_X25Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7_n_0
    SLICE_X25Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.307 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.307    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7_n_0
    SLICE_X25Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.365 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.365    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7_n_0
    SLICE_X25Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.423 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.423    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7_n_0
    SLICE_X25Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.481 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.481    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7_n_0
    SLICE_X25Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.539 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.539    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7_n_0
    SLICE_X25Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.597 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.597    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7_n_0
    SLICE_X25Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.655 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.655    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7_n_0
    SLICE_X25Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.713 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.713    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7_n_0
    SLICE_X25Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.771 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.771    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7_n_0
    SLICE_X25Y224        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    10.910 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[63]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    10.910    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_28
    SLICE_X25Y224        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.488    10.992    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/clk_IBUF_BUFG
    SLICE_X25Y224        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[60]/C
                         clock pessimism              0.323    11.316    
                         clock uncertainty           -0.035    11.280    
    SLICE_X25Y224        FDRE (Setup_fdre_C_D)        0.051    11.331    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 4.163ns (67.729%)  route 1.984ns (32.271%))
  Logic Levels:           23  (CARRY4=21 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 10.992 - 6.667 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.689     4.760    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/clk_IBUF_BUFG
    RAMB18_X1Y86         RAMB18E1                                     r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y86         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.080     6.840 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/brom_out_reg_0/DOADO[15]
                         net (fo=3, routed)           0.986     7.826    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_tw[15]
    SLICE_X24Y215        LUT3 (Prop_lut3_I0_O)        0.053     7.879 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out3_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     7.879    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_9
    SLICE_X24Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.189 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.189    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__0_n_0
    SLICE_X24Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__1_n_0
    SLICE_X24Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.309 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.309    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__2_n_0
    SLICE_X24Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.369 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.369    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__3_n_0
    SLICE_X24Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.462 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.743     9.205    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out3_carry__4_n_2
    SLICE_X24Y211        LUT2 (Prop_lut2_I0_O)        0.153     9.358 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out[3]_i_2__7/O
                         net (fo=1, routed)           0.255     9.613    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]
    SLICE_X25Y209        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.959 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.959    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7_n_0
    SLICE_X25Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.017 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.017    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7_n_0
    SLICE_X25Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.075 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.075    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7_n_0
    SLICE_X25Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.133 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.133    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7_n_0
    SLICE_X25Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.191 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.191    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7_n_0
    SLICE_X25Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.249 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.249    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7_n_0
    SLICE_X25Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.307 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.307    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7_n_0
    SLICE_X25Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.365 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.365    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7_n_0
    SLICE_X25Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.423 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.423    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7_n_0
    SLICE_X25Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.481 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.481    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7_n_0
    SLICE_X25Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.539 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.539    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7_n_0
    SLICE_X25Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.597 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.597    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7_n_0
    SLICE_X25Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.655 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.655    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7_n_0
    SLICE_X25Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.713 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.713    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7_n_0
    SLICE_X25Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.771 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.771    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7_n_0
    SLICE_X25Y224        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    10.907 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9/data_out_reg[63]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    10.907    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/tw9_n_26
    SLICE_X25Y224        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       1.488    10.992    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/clk_IBUF_BUFG
    SLICE_X25Y224        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[62]/C
                         clock pessimism              0.323    11.316    
                         clock uncertainty           -0.035    11.280    
    SLICE_X25Y224        FDRE (Setup_fdre_C_D)        0.051    11.331    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[62]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.175ns (55.935%)  route 0.138ns (44.065%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.545     1.613    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/clk_IBUF_BUFG
    SLICE_X75Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y200        FDRE (Prop_fdre_C_Q)         0.100     1.713 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][38]/Q
                         net (fo=2, routed)           0.138     1.851    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/p_0_in147_in
    SLICE_X74Y199        LUT4 (Prop_lut4_I1_O)        0.028     1.879 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To[39]_i_7__8/O
                         net (fo=1, routed)           0.000     1.879    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/(null)[1].imuu/To_reg[39]_0[2]
    SLICE_X74Y199        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.926 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/(null)[1].imuu/To_reg[39]_i_1__27/O[2]
                         net (fo=1, routed)           0.000     1.926    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/p_0_in[38]
    SLICE_X74Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.759     2.066    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/clk_IBUF_BUFG
    SLICE_X74Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To_reg[38]/C
                         clock pessimism             -0.238     1.827    
    SLICE_X74Y199        FDRE (Hold_fdre_C_D)         0.092     1.919    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.201ns (59.316%)  route 0.138ns (40.684%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.545     1.613    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/clk_IBUF_BUFG
    SLICE_X75Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y200        FDRE (Prop_fdre_C_Q)         0.100     1.713 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][38]/Q
                         net (fo=2, routed)           0.138     1.851    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/p_0_in147_in
    SLICE_X74Y199        LUT4 (Prop_lut4_I1_O)        0.028     1.879 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To[39]_i_7__8/O
                         net (fo=1, routed)           0.000     1.879    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/(null)[1].imuu/To_reg[39]_0[2]
    SLICE_X74Y199        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.073     1.952 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/(null)[1].imuu/To_reg[39]_i_1__27/O[3]
                         net (fo=1, routed)           0.000     1.952    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/p_0_in[39]
    SLICE_X74Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.759     2.066    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/clk_IBUF_BUFG
    SLICE_X74Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To_reg[39]/C
                         clock pessimism             -0.238     1.827    
    SLICE_X74Y199        FDRE (Hold_fdre_C_D)         0.092     1.919    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/To_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/To_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.583%)  route 0.153ns (56.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.587     1.655    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/clk_IBUF_BUFG
    SLICE_X68Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/To_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y199        FDRE (Prop_fdre_C_Q)         0.118     1.773 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/To_reg[57]/Q
                         net (fo=1, routed)           0.153     1.926    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/Q[42]
    SLICE_X69Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.779     2.086    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/clk_IBUF_BUFG
    SLICE_X69Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][41]/C
                         clock pessimism             -0.238     1.847    
    SLICE_X69Y200        FDRE (Hold_fdre_C_D)         0.038     1.885    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[1].wsu/T2H_reg_reg[0][41]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[23]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][23]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.852%)  route 0.101ns (46.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.663     1.731    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X36Y178        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[23]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y178        FDRE (Prop_fdre_C_Q)         0.118     1.849 r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[23]__0/Q
                         net (fo=1, routed)           0.101     1.950    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[14].shift_array_reg[15][23]__0_0
    SLICE_X38Y179        SRL16E                                       r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][23]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.864     2.171    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X38Y179        SRL16E                                       r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][23]_srl15/CLK
                         clock pessimism             -0.426     1.744    
    SLICE_X38Y179        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.898    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][23]_srl15
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[31]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][31]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.852%)  route 0.101ns (46.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.665     1.733    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X36Y180        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[31]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y180        FDRE (Prop_fdre_C_Q)         0.118     1.851 r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[31]__0/Q
                         net (fo=1, routed)           0.101     1.952    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[14].shift_array_reg[15][31]__0_0
    SLICE_X38Y181        SRL16E                                       r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][31]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.866     2.173    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X38Y181        SRL16E                                       r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][31]_srl15/CLK
                         clock pessimism             -0.426     1.746    
    SLICE_X38Y181        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.900    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][31]_srl15
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.099%)  route 0.100ns (45.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.660     1.728    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X36Y174        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDRE (Prop_fdre_C_Q)         0.118     1.846 r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[7]__0/Q
                         net (fo=1, routed)           0.100     1.946    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[14].shift_array_reg[15][7]__0_0
    SLICE_X38Y173        SRL16E                                       r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.860     2.167    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X38Y173        SRL16E                                       r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][7]_srl15/CLK
                         clock pessimism             -0.426     1.740    
    SLICE_X38Y173        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.894    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[13].shift_array_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[63]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[5].shift_array_reg[6][63]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.688%)  route 0.102ns (46.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.664     1.732    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X28Y206        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[63]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y206        FDRE (Prop_fdre_C_Q)         0.118     1.850 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[63]__0/Q
                         net (fo=1, routed)           0.102     1.952    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[6].shift_array_reg[7][63]__0_0
    SLICE_X28Y207        SRL16E                                       r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[5].shift_array_reg[6][63]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.871     2.178    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X28Y207        SRL16E                                       r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[5].shift_array_reg[6][63]_srl7/CLK
                         clock pessimism             -0.432     1.745    
    SLICE_X28Y207        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.899    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[5].shift_array_reg[6][63]_srl7
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[23]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][23]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.099%)  route 0.100ns (45.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.578     1.646    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X64Y178        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[23]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y178        FDRE (Prop_fdre_C_Q)         0.118     1.764 r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[23]__0/Q
                         net (fo=1, routed)           0.100     1.864    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][23]__0_0
    SLICE_X62Y177        SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][23]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.776     2.083    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X62Y177        SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][23]_srl31/CLK
                         clock pessimism             -0.425     1.657    
    SLICE_X62Y177        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.811    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][23]_srl31
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.117%)  route 0.156ns (56.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.718     1.786    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X40Y136        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.118     1.904 r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[35]/Q
                         net (fo=1, routed)           0.156     2.060    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[35]
    RAMB36_X3Y27         RAMB36E1                                     r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.971     2.277    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y27         RAMB36E1                                     r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.426     1.851    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     2.006    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/T2H_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/To_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.246ns (72.358%)  route 0.094ns (27.642%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.558     1.626    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/clk_IBUF_BUFG
    SLICE_X77Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/T2H_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y199        FDRE (Prop_fdre_C_Q)         0.100     1.726 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/T2H_reg_reg[0][3]/Q
                         net (fo=3, routed)           0.093     1.819    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/(null)[0].imuu/To_reg[27][3]
    SLICE_X76Y199        LUT4 (Prop_lut4_I2_O)        0.028     1.847 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/(null)[0].imuu/To0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     1.847    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/(null)[0].imuu_n_38
    SLICE_X76Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.924 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/To0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/To0_carry_n_0
    SLICE_X76Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.966 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/To0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.966    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/p_0_in[4]
    SLICE_X76Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/To_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=20320, routed)       0.749     2.056    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/clk_IBUF_BUFG
    SLICE_X76Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/To_reg[4]/C
                         clock pessimism             -0.238     1.817    
    SLICE_X76Y200        FDRE (Hold_fdre_C_D)         0.092     1.909    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[3].wsu/To_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X3Y27   NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X3Y27   NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X3Y28   NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst__0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X3Y28   NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst__0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y28   NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y28   NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y29   NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst__0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y29   NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst__0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X2Y28   NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X2Y30   NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X60Y178  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][19]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X70Y180  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][20]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X60Y178  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][27]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X60Y178  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][28]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X60Y178  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][29]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X70Y180  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][30]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X70Y180  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][32]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X70Y180  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[29].shift_array_reg[30][36]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X50Y186  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0__0/DELAY_BLOCK[29].shift_array_reg[30][44]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X50Y186  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/FIFO_0__0/DELAY_BLOCK[29].shift_array_reg[30][53]_srl31/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X70Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][10]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X70Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][11]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X70Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][12]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X70Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][13]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X70Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][14]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X70Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][15]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X68Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][16]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X68Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][17]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X68Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][18]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X68Y174  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][19]_srl10/CLK



