<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_0_t1.html" class="namet">axi4_slave_top</A>.write_addr<BR>

<B>Type name: </B>axi4_slave_write_address<BR>

<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range90to94"><A HREF="">91.91%</A></TD>
<TD class="range80to84"><A HREF="">83.33%&nbsp;(115/138)</A></TD>
<TD class="range95to99"><A HREF="#_Blockcov">95.83%&nbsp;(23/24)</A></TD>
<TD class="range75to79"><A HREF="#_Expressioncov">75.00%&nbsp;(9/12)</A></TD>
<TD class="range80to84"><A HREF="#_Togglecov">80.61%&nbsp;(79/98)</A></TD>
<TD class="range100"><A HREF="#_Fsmcov">100.00%&nbsp;(2/2)</A></TD>
<TD class="range100"><A HREF="#_Fsmcov">100.00%&nbsp;(2/2)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">write_addr</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_addr<BR>
<B>Type name: </B>axi4_slave_write_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv</A><BR><B>Number of uncovered blocks: </B>1 of 24<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      22    102   a case item of       98     default: SLV_BURST_ADDR &lt;= SLV_BURST_ADDR; // Reserved No Change 

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_addr<BR>
<B>Type name: </B>axi4_slave_write_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv</A><BR><B>Number of uncovered expressions: </B>3 of 12<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
5.1    | 25.00% (1/4)  | 101    | ((SLV_BURST_COUNTER & 1) ? -(1 &lt;&lt; awsize) : (1 &lt;&lt; awsize)) 

<B>index: </B><B>5.1</B><B> grade: </B><B>25.00% (1/4)</B><B> line: </B><B>101</B><B> source: </B><B>2'b10:   SLV_BURST_ADDR <= SLV_BURST_ADDR + ((SLV_BURST_COUNTER & 1) ? -(1 << awsize) : (1 << awsize)); // Wrap burst</B>

((SLV_BURST_COUNTER & 1) ? -(1 << awsize) : (1 << awsize))<BR>
  <B><</B>-------<B>1</B>-------<B>></B>        <B><</B>-----<B>3</B>------<B>></B>   <B><</B>-----<B>4</B>-----<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;3&gt; &lt;4&gt; 
---------------------------------------
5.1.1     | 0     | 1    | 0   -   1   
5.1.3     | 0     | 0    | 0   -   0   
5.1.4     | 0     | 0    | 1   0   -   


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_addr<BR>
<B>Type name: </B>axi4_slave_write_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv</A><BR><B>Number of uncovered signal bits: </B>19 of 98<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>15 of 98<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 98<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          rst                       
0          1          0          awlen[7]                  
0          0          0          awlen[6]                  
0          1          0          awlen[5]                  
0          0          0          awlen[4]                  
0          1          0          awlen[3]                  
0          0          0          awlen[2]                  
0          0          0          awlen[0]                  
0          1          0          stored_awid[3]            
0          1          0          SLV_BURST_ADDR[29]        
0          1          0          SLV_BURST_ADDR[28]        
0          1          0          SLV_BURST_ADDR[24]        
0          1          0          SLV_BURST_ADDR[23]        
0          1          0          SLV_BURST_ADDR[21]        
0          1          0          SLV_BURST_ADDR[13]        
0          1          0          SLV_BURST_ADDR[12]        
0          1          0          SLV_BURST_ADDR[10]        
0          1          0          SLV_BURST_ADDR[9]         
0          1          0          SLV_BURST_ADDR[8]         

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_addr<BR>
<B>Type name: </B>axi4_slave_write_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_addr<BR>
<B>Type name: </B>axi4_slave_write_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_addr<BR>
<B>Type name: </B>axi4_slave_write_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/1.AXI4_Slave_Write_Address.sv</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
