#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Sep 29 19:59:36 2025
# Process ID         : 21236
# Current directory  : C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.runs/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0_synth_1
# Command line       : vivado.exe -log PCB_All_SRAM_Read_8SRAM_100MHZ_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PCB_All_SRAM_Read_8SRAM_100MHZ_1_0.tcl
# Log file           : C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.runs/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0_synth_1/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0.vds
# Journal file       : C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.runs/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0_synth_1\vivado.jou
# Running On         : LAPTOP-1SQM85NC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16861 MB
# Swap memory        : 19327 MB
# Total Virtual      : 36188 MB
# Available Virtual  : 14616 MB
#-----------------------------------------------------------
source PCB_All_SRAM_Read_8SRAM_100MHZ_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 457.828 ; gain = 139.402
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top PCB_All_SRAM_Read_8SRAM_100MHZ_1_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28504
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 944.582 ; gain = 472.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PCB_All_SRAM_Read_8SRAM_100MHZ_1_0' [c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.gen/sources_1/bd/PCB_All_SRAM/ip/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0/synth/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0.vhd:78]
	Parameter ADDR_WIDTH bound to: 22 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter SRAM_BLOCK bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Read_8SRAM_100MHZ' declared at 'C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.srcs/sources_1/new/Read_8SRAM_100MHZ.vhd:13' bound to instance 'U0' of component 'Read_8SRAM_100MHZ' [c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.gen/sources_1/bd/PCB_All_SRAM/ip/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0/synth/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Read_8SRAM_100MHZ' [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.srcs/sources_1/new/Read_8SRAM_100MHZ.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Read_8SRAM_100MHZ' (0#1) [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.srcs/sources_1/new/Read_8SRAM_100MHZ.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'PCB_All_SRAM_Read_8SRAM_100MHZ_1_0' (0#1) [c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.gen/sources_1/bd/PCB_All_SRAM/ip/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0/synth/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0.vhd:78]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1054.473 ; gain = 582.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1054.473 ; gain = 582.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1054.473 ; gain = 582.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Read_8SRAM_100MHZ'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              read_start |                             0000 |                             0000
                    read |                             0001 |                             0001
            read_capture |                             0010 |                             0010
         data_validation |                             0011 |                             0011
         send_to_fetcher |                             0100 |                             0101
              oscillator |                             0101 |                             0110
         write_fix_start |                             0110 |                             0111
               write_fix |                             0111 |                             1000
        write_fix_finish |                             1000 |                             1001
               next_addr |                             1001 |                             0100
                    done |                             1010 |                             1010
             set_decoder |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Read_8SRAM_100MHZ'
WARNING: [Synth 8-327] inferring latch for variable 'led1_reg' [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.srcs/sources_1/new/Read_8SRAM_100MHZ.vhd:137]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1054.473 ; gain = 582.504
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	               22 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	  12 Input   47 Bit        Muxes := 2     
	   2 Input   47 Bit        Muxes := 1     
	   4 Input   42 Bit        Muxes := 1     
	  12 Input   22 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	  12 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	  12 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (U0/led1_reg) is unused and will be removed from module PCB_All_SRAM_Read_8SRAM_100MHZ_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1253.102 ; gain = 781.133
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1253.102 ; gain = 781.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.363 ; gain = 789.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1447.992 ; gain = 976.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1447.992 ; gain = 976.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1447.992 ; gain = 976.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1447.992 ; gain = 976.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1447.992 ; gain = 976.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1447.992 ; gain = 976.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |    38|
|4     |LUT3   |    13|
|5     |LUT4   |    30|
|6     |LUT5   |    29|
|7     |LUT6   |    42|
|8     |FDCE   |   134|
|9     |FDPE   |     2|
|10    |FDRE   |    67|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   365|
|2     |  U0     |Read_8SRAM_100MHZ |   365|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1447.992 ; gain = 976.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1447.992 ; gain = 976.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1447.992 ; gain = 976.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1462.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1573.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9a3a8ff6
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1573.363 ; gain = 1101.473
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1877.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_All_SRAM/PCB_All_SRAM.runs/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0_synth_1/PCB_All_SRAM_Read_8SRAM_100MHZ_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1877.949 ; gain = 304.586
INFO: [Vivado 12-24828] Executing command : report_utilization -file PCB_All_SRAM_Read_8SRAM_100MHZ_1_0_utilization_synth.rpt -pb PCB_All_SRAM_Read_8SRAM_100MHZ_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 20:01:18 2025...
