// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLPLIC(
  input         clock,
                reset,
                auto_int_in_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_2,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_3,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_4,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_5,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_6,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_7,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_int_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [8:0]  out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [22:0] in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire        in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire        _out_back_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [22:0] _out_back_q_io_deq_bits_index;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [63:0] _out_back_q_io_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _out_back_q_io_deq_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0]  _fanin_io_dev;	// src/main/scala/devices/tilelink/Plic.scala:184:27
  wire [2:0]  _fanin_io_max;	// src/main/scala/devices/tilelink/Plic.scala:184:27
  wire        _gateways_gateway_7_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        _gateways_gateway_6_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        _gateways_gateway_5_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        _gateways_gateway_4_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        _gateways_gateway_3_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        _gateways_gateway_2_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        _gateways_gateway_1_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        _gateways_gateway_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        auto_int_in_0_0 = auto_int_in_0;
  wire        auto_int_in_1_0 = auto_int_in_1;
  wire        auto_int_in_2_0 = auto_int_in_2;
  wire        auto_int_in_3_0 = auto_int_in_3;
  wire        auto_int_in_4_0 = auto_int_in_4;
  wire        auto_int_in_5_0 = auto_int_in_5;
  wire        auto_int_in_6_0 = auto_int_in_6;
  wire        auto_int_in_7_0 = auto_int_in_7;
  wire        auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]  auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]  auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [1:0]  auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [8:0]  auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [27:0] auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]  auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0] auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire        auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire        auto_in_d_ready_0 = auto_in_d_ready;
  wire        out_rifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire        out_wifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire        out_rofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire        out_wofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire        out_iready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_oready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        auto_in_d_bits_sink = 1'h0;
  wire        auto_in_d_bits_denied = 1'h0;
  wire        auto_in_d_bits_corrupt = 1'h0;
  wire        nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire        nodeIn_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire        nodeIn_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]  auto_in_d_bits_param = 2'h0;
  wire [1:0]  nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [22:0] out_maskMatch = 23'h7BF9F8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  nodeIn_d_bits_d_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [63:0] nodeIn_d_bits_d_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire        intnodeIn_0 = auto_int_in_0_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intnodeIn_1 = auto_int_in_1_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intnodeIn_2 = auto_int_in_2_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intnodeIn_3 = auto_int_in_3_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intnodeIn_4 = auto_int_in_4_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intnodeIn_5 = auto_int_in_5_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intnodeIn_6 = auto_int_in_6_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intnodeIn_7 = auto_int_in_7_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [27:0] nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire        auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_valid = nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]  in_bits_extra_tlrr_extra_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [8:0]  in_bits_extra_tlrr_extra_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [7:0]  in_bits_mask = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [63:0] in_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire        out_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_d_size;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]  auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  nodeIn_d_bits_d_source;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [8:0]  auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] out_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0] auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_int_out_0_0 = intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  reg  [2:0]  priority_0;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [2:0]  priority_1;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [2:0]  priority_2;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [2:0]  priority_3;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [2:0]  priority_4;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [2:0]  priority_5;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [2:0]  priority_6;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [2:0]  priority_7;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [2:0]  threshold_0;	// src/main/scala/devices/tilelink/Plic.scala:165:31
  reg         pending_0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg         pending_1;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg         pending_2;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg         pending_3;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg         pending_4;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg         pending_5;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg         pending_6;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg         pending_7;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg  [6:0]  enables_0_0;	// src/main/scala/devices/tilelink/Plic.scala:173:26
  reg         enables_0_1;	// src/main/scala/devices/tilelink/Plic.scala:175:51
  wire [7:0]  enableVec_0 = {enables_0_1, enables_0_0};	// src/main/scala/devices/tilelink/Plic.scala:173:26, :175:51, :177:{28,49}
  wire [8:0]  enableVec0_0 = {enableVec_0, 1'h0};	// src/main/scala/devices/tilelink/Plic.scala:177:28, :178:{29,52}
  reg  [3:0]  maxDevs_0;	// src/main/scala/devices/tilelink/Plic.scala:180:22
  wire [1:0]  _GEN = {pending_1, pending_0};	// src/main/scala/devices/tilelink/Plic.scala:167:26, :181:26
  wire [1:0]  pendingUInt_lo_lo;	// src/main/scala/devices/tilelink/Plic.scala:181:26
  assign pendingUInt_lo_lo = _GEN;	// src/main/scala/devices/tilelink/Plic.scala:181:26
  wire [1:0]  ep_lo_lo;	// src/main/scala/devices/tilelink/Plic.scala:318:44
  assign ep_lo_lo = _GEN;	// src/main/scala/devices/tilelink/Plic.scala:181:26, :318:44
  wire [1:0]  _GEN_0 = {pending_3, pending_2};	// src/main/scala/devices/tilelink/Plic.scala:167:26, :181:26
  wire [1:0]  pendingUInt_lo_hi;	// src/main/scala/devices/tilelink/Plic.scala:181:26
  assign pendingUInt_lo_hi = _GEN_0;	// src/main/scala/devices/tilelink/Plic.scala:181:26
  wire [1:0]  ep_lo_hi;	// src/main/scala/devices/tilelink/Plic.scala:318:44
  assign ep_lo_hi = _GEN_0;	// src/main/scala/devices/tilelink/Plic.scala:181:26, :318:44
  wire [3:0]  pendingUInt_lo = {pendingUInt_lo_hi, pendingUInt_lo_lo};	// src/main/scala/devices/tilelink/Plic.scala:181:26
  wire [1:0]  _GEN_1 = {pending_5, pending_4};	// src/main/scala/devices/tilelink/Plic.scala:167:26, :181:26
  wire [1:0]  pendingUInt_hi_lo;	// src/main/scala/devices/tilelink/Plic.scala:181:26
  assign pendingUInt_hi_lo = _GEN_1;	// src/main/scala/devices/tilelink/Plic.scala:181:26
  wire [1:0]  ep_hi_lo;	// src/main/scala/devices/tilelink/Plic.scala:318:44
  assign ep_hi_lo = _GEN_1;	// src/main/scala/devices/tilelink/Plic.scala:181:26, :318:44
  wire [1:0]  _GEN_2 = {pending_7, pending_6};	// src/main/scala/devices/tilelink/Plic.scala:167:26, :181:26
  wire [1:0]  pendingUInt_hi_hi;	// src/main/scala/devices/tilelink/Plic.scala:181:26
  assign pendingUInt_hi_hi = _GEN_2;	// src/main/scala/devices/tilelink/Plic.scala:181:26
  wire [1:0]  ep_hi_hi;	// src/main/scala/devices/tilelink/Plic.scala:318:44
  assign ep_hi_hi = _GEN_2;	// src/main/scala/devices/tilelink/Plic.scala:181:26, :318:44
  wire [3:0]  pendingUInt_hi = {pendingUInt_hi_hi, pendingUInt_hi_lo};	// src/main/scala/devices/tilelink/Plic.scala:181:26
  wire [7:0]  pendingUInt = {pendingUInt_hi, pendingUInt_lo};	// src/main/scala/devices/tilelink/Plic.scala:181:26
  reg  [2:0]  intnodeOut_0_REG;	// src/main/scala/devices/tilelink/Plic.scala:188:45
  assign intnodeOut_0 = intnodeOut_0_REG > threshold_0;	// src/main/scala/devices/tilelink/Plic.scala:165:31, :188:{45,60}, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_f_roready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        claimer_0;	// src/main/scala/devices/tilelink/Plic.scala:245:23
  wire [3:0]  claiming = claimer_0 ? maxDevs_0 : 4'h0;	// src/main/scala/devices/tilelink/Plic.scala:180:22, :245:23, :247:49
  wire [3:0]  claimedDevs_shiftAmount = claiming;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/devices/tilelink/Plic.scala:247:49
  wire        claimedDevs_0 = claimedDevs_shiftAmount == 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_1 = claimedDevs_shiftAmount == 4'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_2 = claimedDevs_shiftAmount == 4'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_3 = claimedDevs_shiftAmount == 4'h3;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_4 = claimedDevs_shiftAmount == 4'h4;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_5 = claimedDevs_shiftAmount == 4'h5;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_6 = claimedDevs_shiftAmount == 4'h6;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_7 = claimedDevs_shiftAmount == 4'h7;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_8 = claimedDevs_shiftAmount == 4'h8;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire [3:0]  completerDev;	// src/main/scala/devices/tilelink/Plic.scala:264:28
  wire [3:0]  completedDevs_shiftAmount = completerDev;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/devices/tilelink/Plic.scala:264:28
  wire [15:0] _completedDevs_T = 16'h1 << completedDevs_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire        completer_0;	// src/main/scala/devices/tilelink/Plic.scala:262:25
  wire [8:0]  completedDevs = completer_0 ? _completedDevs_T[8:0] : 9'h0;	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/devices/tilelink/Plic.scala:262:25, :265:28
  wire        out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_a_ready = in_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire        out_front_valid = in_valid;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire        out_front_bits_read = in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [22:0] out_front_bits_index = in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [63:0] out_front_bits_data = in_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [7:0]  out_front_bits_mask = in_bits_mask;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [8:0]  out_front_bits_extra_tlrr_extra_source = in_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [1:0]  out_front_bits_extra_tlrr_extra_size = in_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign in_bits_read = nodeIn_a_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18, :69:36
  assign in_bits_index = nodeIn_a_bits_address[25:3];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:68:18, :70:19
  assign nodeIn_d_valid = out_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_data = out_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_d_source = out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_d_size = out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign in_ready = out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [22:0] out_findex = out_front_bits_index & 23'h7BF9F8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [22:0] out_bindex = _out_back_q_io_deq_bits_index & 23'h7BF9F8;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_T_14 = out_findex == 23'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_T_15 = out_bindex == 23'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_frontMask_lo_lo =
    {{8{out_front_bits_mask[1]}}, {8{out_front_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_frontMask_lo_hi =
    {{8{out_front_bits_mask[3]}}, {8{out_front_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] out_frontMask_lo = {out_frontMask_lo_hi, out_frontMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_frontMask_hi_lo =
    {{8{out_front_bits_mask[5]}}, {8{out_front_bits_mask[4]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_frontMask_hi_hi =
    {{8{out_front_bits_mask[7]}}, {8{out_front_bits_mask[6]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] out_frontMask_hi = {out_frontMask_hi_hi, out_frontMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0] out_frontMask = {out_frontMask_hi, out_frontMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_backMask_lo_lo =
    {{8{_out_back_q_io_deq_bits_mask[1]}}, {8{_out_back_q_io_deq_bits_mask[0]}}};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_backMask_lo_hi =
    {{8{_out_back_q_io_deq_bits_mask[3]}}, {8{_out_back_q_io_deq_bits_mask[2]}}};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] out_backMask_lo = {out_backMask_lo_hi, out_backMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_backMask_hi_lo =
    {{8{_out_back_q_io_deq_bits_mask[5]}}, {8{_out_back_q_io_deq_bits_mask[4]}}};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_backMask_hi_hi =
    {{8{_out_back_q_io_deq_bits_mask[7]}}, {8{_out_back_q_io_deq_bits_mask[6]}}};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] out_backMask_hi = {out_backMask_hi_hi, out_backMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0] out_backMask = {out_backMask_hi, out_backMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask = |(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask = &(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask = |(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask = &(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid = out_rivalid_0 & out_rimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready = out_roready_0 & out_romask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid = out_wivalid_0 & out_wimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready = out_woready_0 & out_womask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_1 = |(out_frontMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_1 = &(out_frontMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_1 = |(out_backMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_1 = &(out_backMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_1 = out_rivalid_1 & out_rimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_1 = out_roready_1 & out_romask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_1 = out_wivalid_1 & out_wimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_1 = out_woready_1 & out_womask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [34:0] out_prepend = {priority_2, 29'h0, priority_1};	// src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_2 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_2 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_19 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_19 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_2 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_2 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_19 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_19 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_2 = out_rivalid_2 & out_rimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_2 = out_roready_2 & out_romask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_2 = out_wivalid_2 & out_wimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_2 = out_woready_2 & out_womask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_3 = out_frontMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_3 = out_frontMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_3 = out_backMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_3 = out_backMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_3 = out_rivalid_3 & out_rimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_3 = out_roready_3 & out_romask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_3 = out_wivalid_3 & out_wimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_3 = out_woready_3 & out_womask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_prepend_1 = {pending_0, 1'h0};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_4 = out_frontMask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_4 = out_frontMask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_4 = out_backMask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_4 = out_backMask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_4 = out_rivalid_4 & out_rimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_4 = out_roready_4 & out_romask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_4 = out_wivalid_4 & out_wimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_4 = out_woready_4 & out_womask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_prepend_2 = {pending_1, out_prepend_1};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_5 = out_frontMask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_5 = out_frontMask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_5 = out_backMask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_5 = out_backMask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_5 = out_rivalid_5 & out_rimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_5 = out_roready_5 & out_romask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_5 = out_wivalid_5 & out_wimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_5 = out_woready_5 & out_womask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]  out_prepend_3 = {pending_2, out_prepend_2};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_6 = out_frontMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_6 = out_frontMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_6 = out_backMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_6 = out_backMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_6 = out_rivalid_6 & out_rimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_6 = out_roready_6 & out_romask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_6 = out_wivalid_6 & out_wimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_6 = out_woready_6 & out_womask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]  out_prepend_4 = {pending_3, out_prepend_3};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_7 = out_frontMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_7 = out_frontMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_7 = out_backMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_7 = out_backMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_7 = out_rivalid_7 & out_rimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_7 = out_roready_7 & out_romask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_7 = out_wivalid_7 & out_wimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_7 = out_woready_7 & out_womask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [5:0]  out_prepend_5 = {pending_4, out_prepend_4};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_8 = out_frontMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_8 = out_frontMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_8 = out_backMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_8 = out_backMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_8 = out_rivalid_8 & out_rimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_8 = out_roready_8 & out_romask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_8 = out_wivalid_8 & out_wimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_8 = out_woready_8 & out_womask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]  out_prepend_6 = {pending_5, out_prepend_5};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_9 = out_frontMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_9 = out_frontMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_9 = out_backMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_9 = out_backMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_9 = out_rivalid_9 & out_rimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_9 = out_roready_9 & out_romask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_9 = out_wivalid_9 & out_wimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_9 = out_woready_9 & out_womask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]  out_prepend_7 = {pending_6, out_prepend_6};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_10 = out_frontMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_10 = out_frontMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_21 = out_frontMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_21 = out_frontMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_10 = out_backMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_10 = out_backMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_21 = out_backMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_21 = out_backMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_10 = out_rivalid_10 & out_rimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_10 = out_roready_10 & out_romask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_10 = out_wivalid_10 & out_wimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_10 = out_woready_10 & out_womask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]  out_prepend_8 = {pending_7, out_prepend_7};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_11 = |(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_11 = &(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_11 = |(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_11 = &(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_11 = out_rivalid_11 & out_rimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_11 = out_roready_11 & out_romask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_11 = out_wivalid_11 & out_wimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_11 = out_woready_11 & out_womask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_12 = |(out_frontMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_12 = &(out_frontMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_12 = |(out_backMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_12 = &(out_backMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_12 = out_rivalid_12 & out_rimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_12 = out_roready_12 & out_romask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_12 = out_wivalid_12 & out_wimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_12 = out_woready_12 & out_womask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [34:0] out_prepend_9 = {priority_4, 29'h0, priority_3};	// src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_13 = |(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_13 = &(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_13 = |(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_13 = &(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_13 = out_rivalid_13 & out_rimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_13 = out_roready_13 & out_romask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_13 = out_wivalid_13 & out_wimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_13 = out_woready_13 & out_womask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_14 = |(out_frontMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_14 = &(out_frontMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_14 = |(out_backMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_14 = &(out_backMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_14 = out_rivalid_14 & out_rimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_14 = out_roready_14 & out_romask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_14 = out_wivalid_14 & out_wimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_14 = out_woready_14 & out_womask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [34:0] out_prepend_10 = {priority_6, 29'h0, priority_5};	// src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_15 = |(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_15 = &(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_15 = |(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_15 = &(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_15 = out_rivalid_15 & out_rimask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_15 = out_roready_15 & out_romask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_15 = out_wivalid_15 & out_wimask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_15 = out_woready_15 & out_womask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_16 = |(out_frontMask[31:3]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_16 = &(out_frontMask[31:3]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_16 = |(out_backMask[31:3]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_16 = &(out_backMask[31:3]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_16 = out_rivalid_16 & out_rimask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_16 = out_roready_16 & out_romask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_16 = out_wivalid_16 & out_wimask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_16 = out_woready_16 & out_womask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]  out_prepend_11 = {1'h0, threshold_0};	// src/main/scala/devices/tilelink/Plic.scala:165:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_17 = |(out_frontMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_17 = &(out_frontMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_17 = |(out_backMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_17 = &(out_backMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_17 = out_rivalid_17 & out_rimask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_17 = out_roready_17 & out_romask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign claimer_0 = out_f_roready_17;	// src/main/scala/devices/tilelink/Plic.scala:245:23, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_17 = out_wivalid_17 & out_wimask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_17 = out_woready_17 & out_womask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign completerDev = _out_back_q_io_deq_bits_data[35:32];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:264:28, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/package.scala:155:13
  `ifndef SYNTHESIS	// src/main/scala/devices/tilelink/Plic.scala:246:11
    always @(posedge clock) begin	// src/main/scala/devices/tilelink/Plic.scala:246:11
      if (~reset & claimer_0 & claimer_0 - 1'h1) begin	// src/main/scala/devices/tilelink/Plic.scala:245:23, :246:{11,28,46}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/tilelink/Plic.scala:246:11
          $error("Assertion failed\n    at Plic.scala:246 assert((claimer.asUInt & (claimer.asUInt - 1.U)) === 0.U) // One-Hot\n");	// src/main/scala/devices/tilelink/Plic.scala:246:11
        if (`STOP_COND_)	// src/main/scala/devices/tilelink/Plic.scala:246:11
          $fatal;	// src/main/scala/devices/tilelink/Plic.scala:246:11
      end
      if (~reset & completer_0 & completer_0 - 1'h1) begin	// src/main/scala/devices/tilelink/Plic.scala:246:11, :262:25, :263:{11,30,50}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/tilelink/Plic.scala:263:11
          $error("Assertion failed\n    at Plic.scala:263 assert((completer.asUInt & (completer.asUInt - 1.U)) === 0.U) // One-Hot\n");	// src/main/scala/devices/tilelink/Plic.scala:263:11
        if (`STOP_COND_)	// src/main/scala/devices/tilelink/Plic.scala:263:11
          $fatal;	// src/main/scala/devices/tilelink/Plic.scala:263:11
      end
      if (~reset & completerDev != completerDev) begin	// src/main/scala/devices/tilelink/Plic.scala:264:28, :293:{19,33}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/tilelink/Plic.scala:293:19
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:293 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// src/main/scala/devices/tilelink/Plic.scala:293:19
        if (`STOP_COND_)	// src/main/scala/devices/tilelink/Plic.scala:293:19
          $fatal;	// src/main/scala/devices/tilelink/Plic.scala:293:19
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [8:0]  _out_completer_0_T = enableVec0_0 >> completerDev;	// src/main/scala/devices/tilelink/Plic.scala:178:29, :264:28, :296:51
  assign completer_0 = out_f_woready_17 & _out_completer_0_T[0];	// src/main/scala/devices/tilelink/Plic.scala:262:25, :296:{35,51}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [35:0] out_prepend_12 = {maxDevs_0, 28'h0, out_prepend_11};	// src/main/scala/devices/tilelink/Plic.scala:180:22, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_18 = |(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_18 = &(out_frontMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_18 = |(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_18 = &(out_backMask[2:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_18 = out_rivalid_18 & out_rimask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_18 = out_roready_18 & out_romask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_18 = out_wivalid_18 & out_wimask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_18 = out_woready_18 & out_womask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_19 = out_rivalid_19 & out_rimask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_19 = out_roready_19 & out_romask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_19 = out_wivalid_19 & out_wimask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_19 = out_woready_19 & out_womask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_20 = |(out_frontMask[7:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_20 = &(out_frontMask[7:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_20 = |(out_backMask[7:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_20 = &(out_backMask[7:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_20 = out_rivalid_20 & out_rimask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_20 = out_roready_20 & out_romask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_20 = out_wivalid_20 & out_wimask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_20 = out_woready_20 & out_womask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]  out_prepend_13 = {enables_0_0, 1'h0};	// src/main/scala/devices/tilelink/Plic.scala:173:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_21 = out_rivalid_21 & out_rimask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_21 = out_roready_21 & out_romask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_21 = out_wivalid_21 & out_wimask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_21 = out_woready_21 & out_womask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]  out_prepend_14 = {enables_0_1, out_prepend_13};	// src/main/scala/devices/tilelink/Plic.scala:175:51, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_22 = |(out_frontMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_22 = &(out_frontMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_22 = |(out_backMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_22 = &(out_backMask[34:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_22 = out_rivalid_22 & out_rimask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_22 = out_roready_22 & out_romask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_22 = out_wivalid_22 & out_wimask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_22 = out_woready_22 & out_womask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [34:0] out_prepend_15 = {priority_0, 32'h0};	// src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_iindex_lo_hi = out_front_bits_index[2:1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_iindex_lo = {out_iindex_lo_hi, out_front_bits_index[0]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_iindex_hi_hi = {out_front_bits_index[18], out_front_bits_index[10]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_iindex_hi = {out_iindex_hi_hi, out_front_bits_index[9]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [5:0]  out_iindex = {out_iindex_hi, out_iindex_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_oindex_lo_hi = _out_back_q_io_deq_bits_index[2:1];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_oindex_lo = {out_oindex_lo_hi, _out_back_q_io_deq_bits_index[0]};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_oindex_hi_hi =
    {_out_back_q_io_deq_bits_index[18], _out_back_q_io_deq_bits_index[10]};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_oindex_hi = {out_oindex_hi_hi, _out_back_q_io_deq_bits_index[9]};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [5:0]  out_oindex = {out_oindex_hi, out_oindex_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_0 = out_iindex == 6'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_1 = out_iindex == 6'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_2 = out_iindex == 6'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_3 = out_iindex == 6'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_4 = out_iindex == 6'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_5 = out_iindex == 6'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_6 = out_iindex == 6'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_7 = out_iindex == 6'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_8 = out_iindex == 6'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_9 = out_iindex == 6'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_10 = out_iindex == 6'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_11 = out_iindex == 6'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_12 = out_iindex == 6'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_13 = out_iindex == 6'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_14 = out_iindex == 6'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_15 = out_iindex == 6'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_16 = out_iindex == 6'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_17 = out_iindex == 6'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_18 = out_iindex == 6'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_19 = out_iindex == 6'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_20 = out_iindex == 6'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_21 = out_iindex == 6'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_22 = out_iindex == 6'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_23 = out_iindex == 6'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_24 = out_iindex == 6'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_25 = out_iindex == 6'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_26 = out_iindex == 6'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_27 = out_iindex == 6'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_28 = out_iindex == 6'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_29 = out_iindex == 6'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_30 = out_iindex == 6'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_31 = out_iindex == 6'h1F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_32 = out_iindex == 6'h20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_33 = out_iindex == 6'h21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_34 = out_iindex == 6'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_35 = out_iindex == 6'h23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_36 = out_iindex == 6'h24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_37 = out_iindex == 6'h25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_38 = out_iindex == 6'h26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_39 = out_iindex == 6'h27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_40 = out_iindex == 6'h28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_41 = out_iindex == 6'h29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_42 = out_iindex == 6'h2A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_43 = out_iindex == 6'h2B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_44 = out_iindex == 6'h2C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_45 = out_iindex == 6'h2D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_46 = out_iindex == 6'h2E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_47 = out_iindex == 6'h2F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_48 = out_iindex == 6'h30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_49 = out_iindex == 6'h31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_50 = out_iindex == 6'h32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_51 = out_iindex == 6'h33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_52 = out_iindex == 6'h34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_53 = out_iindex == 6'h35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_54 = out_iindex == 6'h36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_55 = out_iindex == 6'h37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_56 = out_iindex == 6'h38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_57 = out_iindex == 6'h39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_58 = out_iindex == 6'h3A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_59 = out_iindex == 6'h3B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_60 = out_iindex == 6'h3C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_61 = out_iindex == 6'h3D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_62 = out_iindex == 6'h3E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_63 = &out_iindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_0 = out_oindex == 6'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_1 = out_oindex == 6'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_2 = out_oindex == 6'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_3 = out_oindex == 6'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_4 = out_oindex == 6'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_5 = out_oindex == 6'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_6 = out_oindex == 6'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_7 = out_oindex == 6'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_8 = out_oindex == 6'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_9 = out_oindex == 6'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_10 = out_oindex == 6'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_11 = out_oindex == 6'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_12 = out_oindex == 6'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_13 = out_oindex == 6'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_14 = out_oindex == 6'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_15 = out_oindex == 6'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_16 = out_oindex == 6'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_17 = out_oindex == 6'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_18 = out_oindex == 6'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_19 = out_oindex == 6'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_20 = out_oindex == 6'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_21 = out_oindex == 6'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_22 = out_oindex == 6'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_23 = out_oindex == 6'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_24 = out_oindex == 6'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_25 = out_oindex == 6'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_26 = out_oindex == 6'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_27 = out_oindex == 6'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_28 = out_oindex == 6'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_29 = out_oindex == 6'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_30 = out_oindex == 6'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_31 = out_oindex == 6'h1F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_32 = out_oindex == 6'h20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_33 = out_oindex == 6'h21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_34 = out_oindex == 6'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_35 = out_oindex == 6'h23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_36 = out_oindex == 6'h24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_37 = out_oindex == 6'h25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_38 = out_oindex == 6'h26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_39 = out_oindex == 6'h27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_40 = out_oindex == 6'h28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_41 = out_oindex == 6'h29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_42 = out_oindex == 6'h2A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_43 = out_oindex == 6'h2B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_44 = out_oindex == 6'h2C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_45 = out_oindex == 6'h2D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_46 = out_oindex == 6'h2E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_47 = out_oindex == 6'h2F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_48 = out_oindex == 6'h30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_49 = out_oindex == 6'h31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_50 = out_oindex == 6'h32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_51 = out_oindex == 6'h33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_52 = out_oindex == 6'h34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_53 = out_oindex == 6'h35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_54 = out_oindex == 6'h36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_55 = out_oindex == 6'h37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_56 = out_oindex == 6'h38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_57 = out_oindex == 6'h39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_58 = out_oindex == 6'h3A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_59 = out_oindex == 6'h3B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_60 = out_oindex == 6'h3C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_61 = out_oindex == 6'h3D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_62 = out_oindex == 6'h3E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_63 = &out_oindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T = in_valid & out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire        _out_rifireMux_T_1 = _out_wifireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_22 = _out_rifireMux_T_1 & out_frontSel_0 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_7 = _out_rifireMux_T_1 & out_frontSel_1 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_0 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_11 = _out_rifireMux_T_1 & out_frontSel_2 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_11 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_12 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_15 = _out_rifireMux_T_1 & out_frontSel_3 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_13 = _out_rifireMux_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_14 = _out_rifireMux_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_18 = _out_rifireMux_T_1 & out_frontSel_4 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_35 = _out_rifireMux_T_1 & out_frontSel_8 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_2 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_3 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_4 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_5 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_6 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_7 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_8 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_9 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_10 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_67 = _out_rifireMux_T_1 & out_frontSel_16 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_19 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_20 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_21 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_131 = _out_rifireMux_T_1 & out_frontSel_32 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_15 = _out_rifireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_16 = _out_rifireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_17 = _out_rifireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_2 = _out_wifireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_22 = _out_wifireMux_T_2 & out_frontSel_0 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_8 = _out_wifireMux_T_2 & out_frontSel_1 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_0 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_12 = _out_wifireMux_T_2 & out_frontSel_2 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_11 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_12 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_16 = _out_wifireMux_T_2 & out_frontSel_3 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_13 = _out_wifireMux_T_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_14 = _out_wifireMux_T_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_18 = _out_wifireMux_T_2 & out_frontSel_4 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_36 = _out_wifireMux_T_2 & out_frontSel_8 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_2 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_3 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_4 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_5 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_6 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_7 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_8 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_9 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_10 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_68 = _out_wifireMux_T_2 & out_frontSel_16 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_19 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_20 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_21 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_132 = _out_wifireMux_T_2 & out_frontSel_32 & _out_T_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_15 = _out_wifireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_16 = _out_wifireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_17 = _out_wifireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T = _out_back_q_io_deq_valid & out_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_1 = _out_wofireMux_T & _out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_22 = _out_rofireMux_T_1 & out_backSel_0 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_7 = _out_rofireMux_T_1 & out_backSel_1 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_0 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_11 = _out_rofireMux_T_1 & out_backSel_2 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_11 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_12 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_15 = _out_rofireMux_T_1 & out_backSel_3 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_13 = _out_rofireMux_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_14 = _out_rofireMux_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_18 = _out_rofireMux_T_1 & out_backSel_4 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_35 = _out_rofireMux_T_1 & out_backSel_8 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_2 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_3 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_4 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_5 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_6 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_7 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_8 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_9 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_10 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_67 = _out_rofireMux_T_1 & out_backSel_16 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_19 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_20 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_21 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_131 = _out_rofireMux_T_1 & out_backSel_32 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_15 = _out_rofireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_16 = _out_rofireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_17 = _out_rofireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_2 = _out_wofireMux_T & ~_out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_22 = _out_wofireMux_T_2 & out_backSel_0 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_8 = _out_wofireMux_T_2 & out_backSel_1 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_0 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_12 = _out_wofireMux_T_2 & out_backSel_2 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_11 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_12 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_16 = _out_wofireMux_T_2 & out_backSel_3 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_13 = _out_wofireMux_T_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_14 = _out_wofireMux_T_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_18 = _out_wofireMux_T_2 & out_backSel_4 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_36 = _out_wofireMux_T_2 & out_backSel_8 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_2 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_3 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_4 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_5 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_6 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_7 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_8 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_9 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_10 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_68 = _out_wofireMux_T_2 & out_backSel_16 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_19 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_20 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_21 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_132 = _out_wofireMux_T_2 & out_backSel_32 & _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_15 = _out_wofireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_16 = _out_wofireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_17 = _out_wofireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_out_bits_data_T_8 = out_oindex == 6'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:54:22
  wire        out_out_bits_data_out =
    ~(_out_out_bits_data_T_8 | out_oindex == 6'h1 | out_oindex == 6'h2
      | out_oindex == 6'h3 | out_oindex == 6'h4 | out_oindex == 6'h8 | out_oindex == 6'h10
      | out_oindex == 6'h20) | _out_T_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28, :54:{22,28}
  wire [63:0] out_out_bits_data_out_1 =
    _out_out_bits_data_T_8
      ? {29'h0, out_prepend_15}
      : out_oindex == 6'h1
          ? {29'h0, out_prepend}
          : out_oindex == 6'h2
              ? {29'h0, out_prepend_9}
              : out_oindex == 6'h3
                  ? {29'h0, out_prepend_10}
                  : out_oindex == 6'h4
                      ? {61'h0, priority_7}
                      : out_oindex == 6'h8
                          ? {55'h0, out_prepend_8}
                          : out_oindex == 6'h10
                              ? {55'h0, out_prepend_14}
                              : out_oindex == 6'h20 ? {28'h0, out_prepend_12} : 64'h0;	// src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28, :54:{22,28}
  assign out_bits_data = out_out_bits_data_out ? out_out_bits_data_out_1 : 64'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28
  assign nodeIn_d_bits_size = nodeIn_d_bits_d_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign nodeIn_d_bits_source = nodeIn_d_bits_d_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  wire        out_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_opcode = {2'h0, out_bits_read};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24, :100:19
  wire        claimed = claimer_0 & (|maxDevs_0);	// src/main/scala/devices/tilelink/Plic.scala:180:22, :245:23, :313:{32,46}
  reg         r;	// src/main/scala/devices/tilelink/Plic.scala:315:42
  reg         r_1;	// src/main/scala/devices/tilelink/Plic.scala:316:44
  wire [3:0]  ep_lo = {ep_lo_hi, ep_lo_lo};	// src/main/scala/devices/tilelink/Plic.scala:318:44
  wire [3:0]  ep_hi = {ep_hi_hi, ep_hi_lo};	// src/main/scala/devices/tilelink/Plic.scala:318:44
  wire [7:0]  ep = enableVec_0 & {ep_hi, ep_lo};	// src/main/scala/devices/tilelink/Plic.scala:177:28, :318:{34,44}
  reg  [7:0]  ep2;	// src/main/scala/devices/tilelink/Plic.scala:319:24
  wire [7:0]  diff = ep & ~ep2;	// src/main/scala/devices/tilelink/Plic.scala:318:34, :319:24, :320:{21,23}
  always @(posedge clock) begin
    if (out_f_woready_22)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_0 <= _out_back_q_io_deq_bits_data[34:32];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_1 <= _out_back_q_io_deq_bits_data[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_1)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_2 <= _out_back_q_io_deq_bits_data[34:32];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_11)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_3 <= _out_back_q_io_deq_bits_data[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_12)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_4 <= _out_back_q_io_deq_bits_data[34:32];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_13)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_5 <= _out_back_q_io_deq_bits_data[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_14)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_6 <= _out_back_q_io_deq_bits_data[34:32];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_18)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_7 <= _out_back_q_io_deq_bits_data[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_15)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      threshold_0 <= _out_back_q_io_deq_bits_data[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:165:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_20)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      enables_0_0 <= _out_back_q_io_deq_bits_data[7:1];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:173:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_21)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      enables_0_1 <= _out_back_q_io_deq_bits_data[8];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:175:51, src/main/scala/tilelink/RegisterRouter.scala:82:24
    maxDevs_0 <= _fanin_io_dev;	// src/main/scala/devices/tilelink/Plic.scala:180:22, :184:27
    intnodeOut_0_REG <= _fanin_io_max;	// src/main/scala/devices/tilelink/Plic.scala:184:27, :188:45
    ep2 <= ep;	// src/main/scala/devices/tilelink/Plic.scala:318:34, :319:24
    if (reset) begin
      pending_0 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      pending_1 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      pending_2 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      pending_3 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      pending_4 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      pending_5 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      pending_6 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      pending_7 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      r <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:315:42
      r_1 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:316:44
    end
    else begin
      if (claimedDevs_1 | _gateways_gateway_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_0 <= ~claimedDevs_1;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimedDevs_2 | _gateways_gateway_1_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_1 <= ~claimedDevs_2;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimedDevs_3 | _gateways_gateway_2_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_2 <= ~claimedDevs_3;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimedDevs_4 | _gateways_gateway_3_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_3 <= ~claimedDevs_4;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimedDevs_5 | _gateways_gateway_4_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_4 <= ~claimedDevs_5;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimedDevs_6 | _gateways_gateway_5_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_5 <= ~claimedDevs_6;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimedDevs_7 | _gateways_gateway_6_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_6 <= ~claimedDevs_7;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimedDevs_8 | _gateways_gateway_7_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_7 <= ~claimedDevs_8;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimed | completer_0) begin	// src/main/scala/devices/tilelink/Plic.scala:262:25, :313:32, :315:69
        r <= claimed;	// src/main/scala/devices/tilelink/Plic.scala:313:32, :315:42
        r_1 <= completer_0;	// src/main/scala/devices/tilelink/Plic.scala:262:25, :316:44
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:1];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        priority_0 = _RANDOM[1'h0][2:0];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        priority_1 = _RANDOM[1'h0][5:3];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        priority_2 = _RANDOM[1'h0][8:6];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        priority_3 = _RANDOM[1'h0][11:9];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        priority_4 = _RANDOM[1'h0][14:12];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        priority_5 = _RANDOM[1'h0][17:15];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        priority_6 = _RANDOM[1'h0][20:18];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        priority_7 = _RANDOM[1'h0][23:21];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        threshold_0 = _RANDOM[1'h0][26:24];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :165:31
        pending_0 = _RANDOM[1'h0][27];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :167:26
        pending_1 = _RANDOM[1'h0][28];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :167:26
        pending_2 = _RANDOM[1'h0][29];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :167:26
        pending_3 = _RANDOM[1'h0][30];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :167:26
        pending_4 = _RANDOM[1'h0][31];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :167:26
        pending_5 = _RANDOM[1'h1][0];	// src/main/scala/devices/tilelink/Plic.scala:167:26
        pending_6 = _RANDOM[1'h1][1];	// src/main/scala/devices/tilelink/Plic.scala:167:26
        pending_7 = _RANDOM[1'h1][2];	// src/main/scala/devices/tilelink/Plic.scala:167:26
        enables_0_0 = _RANDOM[1'h1][9:3];	// src/main/scala/devices/tilelink/Plic.scala:167:26, :173:26
        enables_0_1 = _RANDOM[1'h1][10];	// src/main/scala/devices/tilelink/Plic.scala:167:26, :175:51
        maxDevs_0 = _RANDOM[1'h1][14:11];	// src/main/scala/devices/tilelink/Plic.scala:167:26, :180:22
        intnodeOut_0_REG = _RANDOM[1'h1][17:15];	// src/main/scala/devices/tilelink/Plic.scala:167:26, :188:45
        r = _RANDOM[1'h1][18];	// src/main/scala/devices/tilelink/Plic.scala:167:26, :315:42
        r_1 = _RANDOM[1'h1][19];	// src/main/scala/devices/tilelink/Plic.scala:167:26, :316:44
        ep2 = _RANDOM[1'h1][27:20];	// src/main/scala/devices/tilelink/Plic.scala:167:26, :319:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_26 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  LevelGateway gateways_gateway (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_0),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_io_plic_valid),
    .io_plic_ready    (~pending_0),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[1])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  LevelGateway gateways_gateway_1 (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_1),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_1_io_plic_valid),
    .io_plic_ready    (~pending_1),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[2])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  LevelGateway gateways_gateway_2 (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_2),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_2_io_plic_valid),
    .io_plic_ready    (~pending_2),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[3])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  LevelGateway gateways_gateway_3 (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_3),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_3_io_plic_valid),
    .io_plic_ready    (~pending_3),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[4])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  LevelGateway gateways_gateway_4 (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_4_io_plic_valid),
    .io_plic_ready    (~pending_4),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[5])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  LevelGateway gateways_gateway_5 (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_5),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_5_io_plic_valid),
    .io_plic_ready    (~pending_5),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[6])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  LevelGateway gateways_gateway_6 (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_6),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_6_io_plic_valid),
    .io_plic_ready    (~pending_6),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[7])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  LevelGateway gateways_gateway_7 (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_7),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_7_io_plic_valid),
    .io_plic_ready    (~pending_7),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[8])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  PLICFanIn fanin (	// src/main/scala/devices/tilelink/Plic.scala:184:27
    .io_prio_0 (priority_0),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_1 (priority_1),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_2 (priority_2),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_3 (priority_3),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_4 (priority_4),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_5 (priority_5),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_6 (priority_6),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_7 (priority_7),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_ip     (enableVec_0 & pendingUInt),	// src/main/scala/devices/tilelink/Plic.scala:177:28, :181:26, :186:40
    .io_dev    (_fanin_io_dev),
    .io_max    (_fanin_io_max)
  );	// src/main/scala/devices/tilelink/Plic.scala:184:27
  Queue_83 out_back_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_ready                        (out_front_ready),
    .io_enq_valid                        (out_front_valid),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_read                    (out_front_bits_read),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_index                   (out_front_bits_index),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_data                    (out_front_bits_data),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_mask                    (out_front_bits_mask),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_extra_tlrr_extra_source (out_front_bits_extra_tlrr_extra_source),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_extra_tlrr_extra_size   (out_front_bits_extra_tlrr_extra_size),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_deq_ready                        (out_ready),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_deq_valid                        (_out_back_q_io_deq_valid),
    .io_deq_bits_read                    (_out_back_q_io_deq_bits_read),
    .io_deq_bits_index                   (_out_back_q_io_deq_bits_index),
    .io_deq_bits_data                    (_out_back_q_io_deq_bits_data),
    .io_deq_bits_mask                    (_out_back_q_io_deq_bits_mask),
    .io_deq_bits_extra_tlrr_extra_source (out_bits_extra_tlrr_extra_source),
    .io_deq_bits_extra_tlrr_extra_size   (out_bits_extra_tlrr_extra_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign out_valid = _out_back_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bits_read = _out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign auto_int_out_0 = auto_int_out_0_0;
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
endmodule

