[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: enq,              5952953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sum,              2477009
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq,               358206
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq_block,                24096
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_rar_nack,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_raw_nack,                 1012
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_0_1,              9821495
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_nuke,                  210
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_1_2,              1738906
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_mem_amb,                33263
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_2_3,               282471
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_tlb_miss,                85146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_3_4,                41398
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_bank_conflict,                 2722
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_4_5,                 6815
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_replay,                 1840
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_5_6,                 1313
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_forward_fail,               137369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_6_7,                 1124
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_miss,               118958
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_7_8,                  796
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_hint_wakeup,                41084
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_8_9,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_9_10,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_10_11,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_11_12,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_12_13,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: total_prefetch,                46606
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_0,              1975179
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_hit_prefetch,                 4631
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_0,                  580
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_miss_prefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_0,                  580
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: good_prefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_0,                  127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: bad_prefetch,                  697
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_0,                  127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_0,                  453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_0,                  453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_0,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_0,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth32,             11894611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_0,               227926
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth64,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_0,               227926
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth128,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_0,                47515
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth256,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_0,                47515
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth512,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_0,                22747
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: trigger_disable,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_0,                22747
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: prefetch_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_0,                34629
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                  272
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_0,                34629
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                  598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sum,               501830
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_0_1,             11401892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_1_2,               483711
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_2_3,                 8906
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_3_4,                   97
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_4_5,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: not_selected_entries,                 9368
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_release,                  100
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                  877
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_release,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                  565
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_release,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                  266
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_release,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                  172
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: io_refill,                83275
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: total_prefetch_en,                  707
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: useful_prefetch_en,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: late_prefetch_en,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: demand_miss_en,               139593
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: cache_pollution_en,                18209
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_release,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                  120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_release,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_release,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_release,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                60517
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                23546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,              1459345
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,              1413815
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,               121122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: can_not_send_acquire_because_of_merging_store,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             11834093
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,             10238587
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                 9075
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,             10178070
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                49560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                  447
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                  636
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                  552
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             11834093
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,             10238587
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,             10229512
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                 4740
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                 2650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                 6159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,              1563013
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                56060
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                 8095
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                46373
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                  317
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                  580
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                  496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,              1563013
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                56060
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                47965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                 4386
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                 2305
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                 5640
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,              1534849
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                60517
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                 9045
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                49620
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                  420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                  618
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                  543
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                   82
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,              1534849
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                60517
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                51472
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                 3865
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                 1195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                 1563
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                 6154
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                14636
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                 4107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,               498051
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,               529274
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                29282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: can_not_send_acquire_because_of_merging_store,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             11879974
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             11306778
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                 3886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,             11292142
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                 8450
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                 1645
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                  350
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                  170
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             11879974
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             11306778
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,             11302892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                 2327
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                 1069
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: dirRead_cnt,               166981
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: choose_busy_way,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                 2649
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,               587453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                12477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                 3282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                  937
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sum,            120295957
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                 8041
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_mean,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_release,                  141
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_overflow,               337158
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_0_1,              3305683
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                 1221
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_1_2,               732945
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                 7461
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_2_3,               818116
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count,                44421
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                 1293
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_3_4,               673079
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count_filtered,                 1243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                  264
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_4_5,               600441
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_count,                 1243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                  107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_5_6,               535200
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_cycle,                34403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_6_7,               482080
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_resp_count,                 1237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_7_8,               419691
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_resp_count,                 1243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_8_9,               384281
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: inflight_cycle,                36159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_9_10,               344809
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter0,             11858452
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,               587453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_10_11,               300291
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter1,                35370
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_11_12,               288486
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter2,                  780
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                12477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_12_13,               238247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter3,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                 9195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_13_14,               199199
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                 2096
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_14_15,               175064
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_15_16,               182843
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                  861
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_16_17,               137978
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_17_18,               112300
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_18_19,               117150
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_valid,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_19_20,               121088
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_fire,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_valid,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_20_21,               103281
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                 2342
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_fire,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_21_22,                82776
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,               558546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_fire,                73833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_22_23,                69290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_23_24,                63067
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_valid,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                14636
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_fire,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_valid,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_24_25,                56653
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                 3875
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_fire,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_25_26,                50282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_26_27,                52268
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_27_28,                73139
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_valid,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_28_29,                37626
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_fire,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_29_30,                38434
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_valid,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_30_31,                34072
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_fire,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_31_32,                29319
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_32_33,                27205
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req,                 1243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_33_34,                27293
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp,                 1243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                 8453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_34_35,                24373
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                 1645
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_35_36,                24935
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                  348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_36_37,                20472
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                  169
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank_ignore_ready,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_37_38,                18360
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_38_39,                18433
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req,                 1243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_39_40,                19322
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp,                 1243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_fire,                73833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_40_41,                20346
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_41_42,                15698
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_42_43,                13795
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank_ignore_ready,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,               558546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_43_44,                13871
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank_ignore_ready,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_44_45,                18073
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                14636
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_fire,               205112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_45_46,                15818
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                10761
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_46_47,                12985
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                 2028
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_47_48,                15038
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                  469
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_48_49,                11704
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                  644
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_49_50,                 9425
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_50_51,                10584
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_51_52,                 9230
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_52_53,                 9357
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_53_54,                 8755
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_54_55,                 8300
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                 2644
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_55_56,                10461
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                 4192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_56_57,                10962
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                 1020
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_57_58,                21606
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,               137446
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_58_59,                13367
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_fire,               147666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_59_60,                17539
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_60_61,                20233
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,               183474
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_fire,                57446
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_61_62,                32631
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_62_63,                54611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                 8393
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_63_64,               480650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_primary,                  598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_0,             74340568
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_0,               779273
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: can_not_send_acquire_because_of_merging_store,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_bank_conflict,                14598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             11890418
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_updates,                28890
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_0,               655750
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             11694356
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_0,               734864
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_hits,               146311
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                 1313
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_0,               645219
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_hit,                12504
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_0,               310622
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,             11690164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_0,               272554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_miss,                16386
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_0,               236229
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_bank_conflict,                 8047
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_0,               207539
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_updates,                16497
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_0,                 5890
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_0,                 5719
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_hits,                67626
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_0,                 6714
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_hit,                 5161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_miss,                11336
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_0,                 6128
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_bank_conflict,                 7418
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_fire,               114898
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_0,              1386964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_stall,                 3565
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_0,              1278771
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_updates,                14931
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                 2107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_0,               560893
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_hits,                46923
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_0,               499373
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                  426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_hit,                 3645
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_miss,                11286
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_bank_conflict,                 7091
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_0,              1125711
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_updates,                13501
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: utilization,             21240056
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_0,               902214
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sum,             21240056
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_hits,                37205
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_0,               728190
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_hit,                 3643
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             11890418
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_miss,                 9858
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             11694356
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_bank_conflict,                 3968
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_0,               397511
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,             11693043
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                  819
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_updates,                 7503
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_overflow,                 6493
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_hits,                25779
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                  301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_0,              1903625
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_hit,                 1961
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_0_1,              8980126
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_0,               483913
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_1_2,               753863
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_miss,                 5542
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_0,               840101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_2_3,               434302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_3_4,               300896
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_0,               237550
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_0,               441066
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_4_5,               212978
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_fire,               114898
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_5_6,               154076
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_0,               385286
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                  919
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_stall,                 3565
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_6_7,               126739
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_0,                36189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_7_8,                97174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_fire,                73833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,               179299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_0,                30239
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_8_9,                80259
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   77
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_9_10,                70226
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_0,                13746
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                 2327
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_all,                73833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_10_11,                55756
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_0,                 6971
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                  830
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_all,              8063154
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_1,             29003365
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_11_12,                49478
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_12_13,                42068
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_1,               413474
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_13_14,                36545
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_1,               254827
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_14_15,                33462
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_1,               357228
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type1,                 2763
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_15_16,                29857
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_1,               186184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type1,               215146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_1,               170371
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_16_17,                36495
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type2,                12016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_17_18,                35153
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_1,               117429
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type2,              1244607
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_1,               111501
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_reset_u,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_1,                66935
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_18_19,                23845
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type3,                 2503
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_1,                  588
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_write_blocks_read,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_19_20,                27000
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type3,               196790
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_pred,                65069
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_1,                  455
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_20_21,                47330
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type4,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_1,                  825
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_commit,                25348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_21_22,                25554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                 1104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_1,                  704
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_pred,                 2788
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                  233
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type4,                  244
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_22_23,                26087
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type5,                25571
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_1,               369657
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_commit,                  799
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_pred,                  768
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_1,               228990
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_10_20,                15712
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_commit,                  377
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_1,               200851
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_23_24,                24788
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_20_30,                  378
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_pred,               144897
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_1,                94675
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_commit,                53516
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_pred,                34647
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_commit,                14867
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_1,               631173
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_pred,                  761
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_24_25,                20518
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type5,              3001232
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_25_26,                14625
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_1,               508618
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_80_90,                 2290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_26_27,                11806
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type6,                  111
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_27_28,                12233
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_commit,                  248
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_90_100,                  600
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_28_29,                11946
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type6,                 6012
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_pred,                  303
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_commit,                  169
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_1,               414857
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,               179299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type7,                 2723
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_pred,                11050
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_100_110,                  325
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_commit,                 8391
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_110_120,                  163
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_1,               247204
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_pred,                25976
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_120_130,                 1706
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_29_30,                 9819
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_commit,                12868
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_1,               486730
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_pred,                  595
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_130_140,                  412
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_1,                68917
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_commit,                  200
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_140_150,                  316
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_1,               286461
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_pred,                  461
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_150_160,                  146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_1,                38172
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_commit,                  295
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_160_170,                  320
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_1,               140519
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_pred,                 7421
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_170_180,                  220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_1,                71316
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_commit,                 5203
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_180_190,                  151
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_1,                 1224
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_pred,                23904
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_190_200,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_1,                  563
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_commit,                11549
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_200_210,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type7,               170928
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   77
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type8,                13647
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras.RASStack: ras_top_mismatch,                   72
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_30_31,                12998
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type8,              1642850
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                 2327
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: utilization,           1902989711
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_31_32,                 8932
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_000,             11888118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type9,                11379
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                 1497
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type9,              1260536
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                  639
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_pred,                 1106
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_1,                 1703
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_210_220,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_commit,                  374
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_1,                  869
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_220_230,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_pred,                  494
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sum,              9382317
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_230_240,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_32_33,                 7362
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_commit,                  332
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_pred,                 3947
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_250_260,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type10,                 3057
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                  110
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_260_270,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_commit,                 2900
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_270_280,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_0_1,              7571164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_pred,                17719
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_1_2,              2010731
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_commit,                 5378
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_2_3,              1079211
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_290_300,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_pred,                  896
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_300_350,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_3_4,               579539
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_commit,                  437
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_350_400,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_4_5,               292901
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_400_450,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type10,               321724
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_010,                 6493
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_33_34,                 5695
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: recovery_stall,               696154
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_req,                18643
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_34_35,                 5863
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type11,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_450_500,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_5_6,               164318
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_500_550,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_6_7,                87366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_550_600,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_7_8,                45916
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_600_650,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_8_9,                23590
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_650_700,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_9_10,                13802
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_700_750,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: control_recovery_stall,               647611
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_hit,                11270
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_pred,               173461
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_750_800,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_commit,                72068
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_10_11,                 8490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_35_36,                 5172
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_0_1,                10752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_36_37,                 4475
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_800_850,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_11_12,                 5239
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_pred,               167315
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_850_900,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_1_2,                 4106
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_2_3,                 1894
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_37_38,                 3633
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nuke_rollback,                10881
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_3_4,                  979
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_38_39,                 3842
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_4_5,                  509
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nack_rollabck,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_5_6,                  226
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_39_40,                 4388
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_6_7,                  109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type11,                 2649
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                  696
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_900_950,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_12_13,                 3536
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_commit,                70010
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_950_1000,                   95
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_13_14,                 2588
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_pred,                 6146
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1358
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_14_15,                 1732
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_commit,                 2058
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,               191858
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type12,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: mem_violation_recovery_stall,                48527
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_40_41,                 3031
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_7_8,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_41_42,                 2438
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_15_16,                 1303
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_pred,                 2026
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_10_20,                 2688
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_42_43,                 2815
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_8_9,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_43_44,                 2251
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_9_10,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: hint_fire,                81428
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_44_45,                 2552
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_10_11,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_45_46,                 2056
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: grant_data_fire,                83280
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_46_47,                 2599
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,                30611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: other_recovery_stall,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_req,                14547
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_commit,                 1173
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_16_17,                  972
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_pred,              6912169
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_17_18,                  596
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_20_30,                  394
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_commit,                57211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_18_19,                  403
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_pred,                 4120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_19_20,                  295
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_commit,                  885
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_20_21,                  186
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: updated,               129279
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_21_22,                  125
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_conflict,                18386
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_hit,                 9090
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: in,             30069968
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_47_48,                 2036
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,                17938
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_48_49,                 1838
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_0,                15746
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_22_23,                   97
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_80_90,                  545
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_0,                12135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_23_24,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_0,                15538
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_90_100,                  296
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_49_50,                 1875
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,                 3866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_50_51,                 2435
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: utilization,             40529420
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_dirty,                  901
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,                 2689
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type12,                  436
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: waitInstr,             10557836
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TIP,                 5814
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_dispatch,              1767552
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,                 1879
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_10_15,                 2231
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_51_52,                 1462
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_24_25,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_100_110,                  200
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_0,                 9989
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TRUNK,                14546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                37658
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                 4192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_valid_count,                35148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                 1306
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                34982
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_110_120,                  202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_25_26,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_0,                18877
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_INVALID,                12830
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_int,                31032
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_req,                18640
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_walk,                46295
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_hit,                11265
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sum,             29971584
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,                 1797
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_52_53,                 1179
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_0,                36651
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_26_27,                   59
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_120_130,                  486
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_27_28,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_0,                16850
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_mean,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_53_54,                  811
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_15_20,                 7865
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_54_55,                  876
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,                 1807
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_20_25,                 1463
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_55_56,                 1196
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,                 1784
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_25_30,                   59
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_56_57,                  640
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s1_valid,                 3745
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_req,                14544
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_hit,                 9101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_dirty,                  937
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,                 1836
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_57_58,                  559
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_30_35,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,                 1915
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_58_59,                  627
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,                 1893
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_35_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_59_60,                  520
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s2_valid,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s3_valid,                18373
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TIP,                 5823
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_0_1,              5896119
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_1_2,               245366
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TRUNK,                14543
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_2_3,               505226
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_INVALID,                12818
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_valid,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s4_valid,                  202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_28_29,                   56
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_130_140,                  204
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_3_4,               550054
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_60_61,                 1519
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_61_62,                  947
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,                 1849
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_62_63,                 1301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,                 1883
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_63_64,                 9683
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,                 1678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_55_60,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: full,                10984
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,                 1877
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_0,                13003
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_29_30,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_140_150,                  228
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_1,                 1935
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_4_5,               373219
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_150_160,                  147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_30_31,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_1,                 2962
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_5_6,               375028
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s5_valid,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_fire,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_valid,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_grantBufferHint_valid,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_fire,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s1_valid,                 3411
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s2_valid,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_valid,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                 2111
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s3_valid,                15800
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s4_valid,                  184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                  424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_6_7,              3949598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_1,                 1982
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_160_170,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_31_32,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sum,             29971584
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_1,                 3181
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_170_180,                  197
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_32_33,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_1,                 1924
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_180_190,                  107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_valid,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s5_valid,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,                 1920
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_mean,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_1,                 3712
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sampled,              5998491
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_half,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,                 1900
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: exHalf,                80314
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,                 1899
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: empty,              8980127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_80_85,                 3074
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_empty,             11808916
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_enq,                81427
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_190_200,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_1,                 2165
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_deq,                85496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_0,             11798014
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_85_90,                 3307
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,                 1869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_90_95,                 1000
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: enqs,              2181084
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,                 1799
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: stld_rollback,                10881
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_95_100,                18281
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,                37923
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req,                33193
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_using_replacement,               147463
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req_stall,                  127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_10_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_1,                 5195
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_200_210,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_real_updates,                25233
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_210_220,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_0,             11813184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_0,             11813184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_valid,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_1,                 4861
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_220_230,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_silent_updates_eliminated,                 6842
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_230_240,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_real_updates,                23536
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_240_250,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_silent_updates_eliminated,                 6262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_250_260,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_real_updates,                29302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_silent_updates_eliminated,                30735
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_real_updates,                26565
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_15_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_req,               132626
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_bank_conflict,               161231
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_20_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_from_prefetched_line,                 3115
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_req,                22448
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_first_read_from_prefetched_line,                 3115
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_1_2,               245366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_fire,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,               191858
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_1,                 4136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_valid,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_fire,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                 4192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_1,                 4136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall,                 4462
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_25_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit_filter,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall,                  347
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_req,              1524710
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_30_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_2_3,               505226
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_35_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_10,                19041
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                 2886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_10,                17362
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                  709
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_10,                17362
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_11,                 1826
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                  220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_11,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_s1_kill,                78957
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_11,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_3_4,               550054
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_silent_updates_eliminated,                 9735
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_270_280,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_hits,               623611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_update_req,                32075
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_100,                40821
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_4_5,               373219
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit_way,              1377247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_40_45,                 4375
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mainpipe,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_45_50,                 1129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_50_55,                  233
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mainpipe,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_55_60,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_60_65,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_conflict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_5_6,               375028
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,              1932560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_65_70,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_6_7,              3949598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_100,                55867
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                  916
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,               190507
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                 1608
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_2,               142342
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_100,                55867
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                  305
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_1_2,               101262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_101,                 7709
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                45062
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,                74331
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_101,                 3324
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                83775
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_101,                 3324
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,              3242966
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_110,                10862
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                75928
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_0_updated,                14200
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_290_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_0_updated,                 8053
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_300_350,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_1_updated,                 2772
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_1_updated,                 8919
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_110,                  637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                 3219
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,                48774
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_110,                  637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_primary,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                54456
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_111,                11477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_70_75,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sum,             40529414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_update_req,                29798
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_350_400,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_dir,                 2498
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit,              1321716
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_80_85,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_dir,                  217
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_85_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_90_95,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkC,                  495
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_95_100,                 8734
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_111,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,              2074118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_111,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_400_450,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_0_updated,                13642
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_450_500,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss,               124037
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_500_550,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_0_updated,                 8569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_550_600,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_1_updated,                 2877
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_600_650,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_succeed,              1321716
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_mean,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_1_updated,                 7950
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_650_700,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_update_req,                60037
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_700_750,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_0_updated,                15822
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_750_800,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_0_updated,                 7467
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_800_850,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_1_updated,                 2672
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_850_900,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_1_updated,                11027
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_900_950,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_update_req,                36300
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_950_1000,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_0_updated,                13879
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1376
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_0_updated,                 8500
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_1_updated,                 3189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             11893002
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_2,                34782
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                 6454
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                12621
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_2,                38957
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             11812247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                 6536
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_2,              1445753
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                12716
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                  600
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_1_updated,                 8568
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_10_20,                  662
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_conflict,                16972
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                 6688
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                12605
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,              6762837
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,             11810639
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                 6667
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss_or_conflict,               124037
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshrTask,                 1289
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_10_15,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                12804
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,               230054
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: actual_ld_fast_wakeup,              1169359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             11894537
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_0_1,              4025061
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_1_2,               281710
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_2_3,               565707
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_20_30,                  189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_0,                13990
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_1_stacks_used,                63596
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,               594042
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_read_counter,             32260800
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_2_stacks_used,                  774
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mshrTask,                  130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: ideal_ld_fast_wakeup,              1284802
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req,                32337
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_35_40,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req_stall,                   89
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_using_replacement,               234296
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_1,               103274
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_0,                 2157
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_0,                13994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_2,                81781
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_3_4,               592669
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_1_2,                61787
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_valid,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_4_5,               405442
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count,                 1025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_5_6,               427611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_valid,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_6_7,              5596410
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: move_instr_count,              2135442
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source0,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source1,                 1004
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                  561
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: fused_lui_load_instr_count,               105922
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                  247
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: not_selected_entries,              1273975
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_0,                 1866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_req,               128775
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_40_45,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,               151677
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_from_prefetched_line,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_busy,                38185
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_45_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_first_read_from_prefetched_line,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_req,                19990
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall,                 3879
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit_filter,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,              3456411
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waittable_load_wait,                60191
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_idle,             11856426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                  238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,               213444
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall,                  288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,              3222114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_0,                15235
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_0,                 3014
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_0,                14362
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: ptw_ppn_af,                   89
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_count,                 1072
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mainpipe,                  166
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_conflict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_cycle,                34506
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_95_100,                   82
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_0,                10525
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_1,                 2227
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_80_90,                  127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,             10974010
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_1,                  553
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             11893002
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_90_100,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_1,                 2269
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_100_110,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_1,                  529
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                25321
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_110_120,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_1,                 2168
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_120_130,                  132
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,              5378512
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_1,                  916
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_130_140,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,              3089619
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_10_20,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,               153347
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_1,                 2291
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                20388
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: utilization,            154184503
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             11812247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sum,            154184477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,             11811647
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_140_150,                  112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_1,                 2734
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,              1640665
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_real_updates,                17382
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_150_160,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_silent_updates_eliminated,                 1376
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                15711
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_real_updates,                17002
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_160_170,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,              3089619
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_wait,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_mean,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                  336
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_170_180,                  121
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_silent_updates_eliminated,                 1521
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_180_190,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_real_updates,                18206
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_190_200,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_silent_updates_eliminated,                 2560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_40_50,                 3759
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,               153347
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_50_60,                  144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,              3077383
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_200_210,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_real_updates,                17855
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                 1237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             11894382
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_dir,                 2201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_60_70,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,              3008168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_70_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_dir,                  181
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_using_replacement,               191752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_80_90,                  289
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_90_100,                  459
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,               181951
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_silent_updates_eliminated,                10120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_210_220,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_hits,               645556
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                  209
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: in,             29367136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkC,                  403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_100_110,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_from_prefetched_line,                 3875
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_110_120,                 1792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshrTask,                 1125
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_first_read_from_prefetched_line,                 3875
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_120_130,                  576
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_130_140,                  637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mshrTask,                  107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit_filter,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_140_150,                  282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req,                32572
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,              2206482
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req_stall,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_150_160,                 1153
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,               132364
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                  145
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_overflow,                 5714
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_0_1,              2818869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: empty,              4184556
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,              2014730
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_req,               128967
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_160_170,                  319
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_req,                19494
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_170_180,                  376
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall,                 3963
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_180_190,                  139
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_190_200,                  241
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_conflict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: utilization,             39644034
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall,                  322
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_200_210,                  107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,              1931835
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_210_220,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_update_req,                18758
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_220_230,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_230_240,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_1_2,               509348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_0_updated,                13999
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s1_valid,                 3392
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_240_250,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_0_updated,                 7816
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s2_valid,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_1_updated,                 2526
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_250_260,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s3_valid,                16307
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waitInstr,             10377635
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                  247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_rob,               252154
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_valid,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_int_dq,               503897
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_2_3,               512000
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                  394
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_260_270,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s4_valid,                  182
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_270_280,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                93619
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_3_4,               512642
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                  148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_4_5,               494886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_fp_dq,                  804
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count0,                 1243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_1_updated,                 8709
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_280_290,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_update_req,                18523
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_290_300,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_0_updated,                13820
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_300_350,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_0_updated,                 7955
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_220_230,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,               142283
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_230_240,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,              1931835
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mainpipe,                  163
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,               142283
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_250_260,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,              1777063
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mainpipe,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_260_270,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,              1879744
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_5_6,               467914
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                  632
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_6_7,               444414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_270_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_280_290,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: probe_unused_prefetch,                  923
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_290_300,                  243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: replace_unused_prefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                  255
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_7_8,               375687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s1_valid,                 3620
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_350_400,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s2_valid,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_1_updated,                 2596
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_400_450,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_ls_dq,              1008570
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_valid,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_1_updated,                 8461
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_450_500,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_update_req,                20766
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_500_550,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s3_valid,                16142
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_0_updated,                15141
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_550_600,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s4_valid,                  167
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_0_updated,                 7808
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_600_650,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s5_valid,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_has_invalid_way_but_select_valid_way,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_dir,                 2212
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_using_replacement,                12904
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_dir,                  178
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_40_50,                  982
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_1_updated,                 2417
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_8_9,               325405
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_50_60,                  168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkC,                  412
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NoStall,             39205996
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_0,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count1,                48477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_9_10,               326939
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: utilization,             26104048
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OverrideBubble,              1371957
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_1,                  703
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqUpdateBubble,                94068
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sum,             26104048
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_by_mq,                  140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: TAGEMissBubble,              2499060
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_60_70,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                53741
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_mean,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: SCMissBubble,                38325
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util0,             11277522
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_10_11,               293236
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshrTask,                 1189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                  178
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mshrTask,                  145
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_80_90,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_count,                63014
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,               433234
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_90_100,                  131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_block,                 1369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_100_110,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITTAGEMissBubble,               109217
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util1,               348955
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: RASMissBubble,                11260
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_11_12,               265051
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util2,               243406
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_overflow,                 3751
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util3,                15663
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRedirectBubble,               149788
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_0_1,              6216352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util4,                 7687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRedirectBubble,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_1_2,              1210546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqFullStall,                30559
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util5,                  911
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_2_3,               898003
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ICacheMissBubble,              4994679
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util6,                  467
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_3_4,               649512
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITLBMissBubble,              4297015
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_4_5,               545904
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: BTBMissBubble,              5098994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_cycle,               617089
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_5_6,               662023
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_count,                60689
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_6_7,               435136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FetchFragBubble,              1682429
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_7_8,               212354
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: DivStall,                17100
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_8_9,               209187
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntNotReadyStall,               212051
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_9_10,                96400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FPNotReadyStall,                 2502
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_10_11,                21775
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemNotReadyStall,              1195207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault1,                   87
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_11_12,               288327
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntFlStall,               102938
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access,                51676
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_12_13,               285200
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpFlStall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit,                 1941
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_13_14,               101986
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntDqStall,              3184062
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit,                33775
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpDqStall,                 3156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit,                14994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_14_15,                53052
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LsDqStall,              1585212
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit,                  573
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_15_16,                 8853
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadTLBStall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit,                15567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_1_updated,                 9750
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_700_750,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_update_req,                27975
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_12_13,               257144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_13_14,               242237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_14_15,               222441
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_15_16,               208160
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_16_17,               230994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state0,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_110_120,                  501
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                18759
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_17_18,               186605
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state1,                61693
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_120_130,                  226
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_18_19,               200924
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                  253
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_130_140,                  327
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_750_800,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_32_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_0_updated,                14069
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_800_850,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_30_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_19_20,               167588
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state3,                 1217
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,               152338
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state4,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_140_150,                  196
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                 5143
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: full,              1050656
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_850_900,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_27_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_20_21,               141754
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_21_22,               146658
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_22_23,               136133
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_23_24,               114552
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: exHalf,               855593
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL1Stall,                17758
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: empty,              6216353
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre,                 2819
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: in,             11781251
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL2Stall,               790871
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out,             11666989
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre,                 2819
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL3Stall,               394145
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_0_updated,                 7986
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_25_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_900_950,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_1_updated,                 2644
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access,                34982
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out_try,             16635586
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_24_25,               153191
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_25_26,                95234
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_150_160,                  359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util0,             11216366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_160_170,                  211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_1_updated,                 8727
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_24_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_950_1000,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_26_27,                87735
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_20_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1342
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_18_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util0,             11834993
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_170_180,                  213
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                42536
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_27_28,                77334
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_28_29,                74854
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit,                  803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMemStall,              2476119
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: fake_block,               312043
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util0,             11307121
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_180_190,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                 1767
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util1,               313196
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_190_200,                  136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util1,                59618
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_200_210,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util1,               298812
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_210_220,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util2,               306875
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_29_30,                74156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                93619
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_30_31,                62162
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                  148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_31_32,                57958
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                  632
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_32_33,                53080
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_220_230,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                14973
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_230_240,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_240_250,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_33_34,                52099
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                  377
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util2,               243088
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                  590
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_250_260,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                  204
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_34_35,                45408
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_16_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util3,                29872
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_260_270,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_35_36,                43164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_10_20,                  170
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_15_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_36_37,                40156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_37_38,                56540
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_38_39,               100622
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_fire,                29032
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: StoreStall,              1164454
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_270_280,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_280_290,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util3,                23323
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_290_300,                  120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                 5117
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util4,                22511
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                  381
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util4,                17864
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_12_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_20_30,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_10_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util5,                 2927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_39_40,                53703
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_40_41,               270137
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_41_42,               200031
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_9_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_42_43,                31850
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                  227
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_43_44,                52287
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                 3291
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util5,                 2200
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_8_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_6_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_valid,                29032
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: AtomicStall,               184806
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_40_50,                  360
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util6,                 2864
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                  253
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_50_60,                   97
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_60_70,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util6,                 2203
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadVioReplayStall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_cannot_enq,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit,                29382
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_44_45,                31668
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,                79144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_5_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_4_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_count,                59617
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_80_90,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_cycle,               587490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_90_100,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_45_46,                24728
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_3_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_46_47,                30130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_47_48,                25711
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                 1608
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_valid,                29032
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit,                 4637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_alloc,                 2334
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMSHRReplayStall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_2_learning_phases,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: blocked_in,                 1369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_100_110,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_1_learning_phases,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grant_req,                 3489
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_110_120,                  152
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_48_49,                24730
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_49_50,                27505
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                 2196
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_120_130,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grantdata_req,                 3489
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_130_140,                  131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_release,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_accessackdata_req,                 1361
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_140_150,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_hintack_req,                13367
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_150_160,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_160_170,                  109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_170_180,                  113
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                  362
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_180_190,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_release_req,                14120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_update,                26698
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ControlRecoveryStall,               238440
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: hash_conflict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRecoveryStall,                39942
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit,                 4637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_sent,                 4403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRecoveryStall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_evict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FlushedInsts,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_valid,                 4403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherCoreStall,               175538
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre,                 2374
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_evict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NumStallReasons,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_miss,                 2069
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sum,             29266399
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_80_90,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_1_learning_phases,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_90_100,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_2_learning_phases,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_100_110,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_50_51,                20047
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                  594
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_51_52,                19107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_3_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_110_120,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_4_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: utilization,             85894714
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_190_200,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sum,             85894678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit,               110559
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_200_210,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_mean,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_hit,                16513
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_210_220,                   53
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_5_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_120_130,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_updated,                 2334
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_mean,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_page_fault,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_52_53,                20741
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_53_54,                20222
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_130_140,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_6_learning_phases,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_140_150,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_8_learning_phases,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_150_160,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_9_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_160_170,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_10_learning_phases,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_170_180,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_12_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre,                 2374
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_access_fault,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_valid,                88734
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_180_190,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_15_learning_phases,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access_first,                50230
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_pipe_unready,                38582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_first,                  988
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_54_55,                19114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_55_56,                19514
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_56_57,                14809
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_57_58,                18956
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_16_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_190_200,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_18_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_200_210,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_220_230,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_hit,                32056
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_230_240,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_58_59,                28053
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_59_60,                27777
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_210_220,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_20_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_220_230,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_0_1,              4468340
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: retry,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_1_2,               942412
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss,                18216
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_240_250,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_60_61,                11444
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_24_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_230_240,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_miss,                 3489
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_2_3,               755826
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_250_260,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_miss,                 1360
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_3_4,               591901
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_first,                33666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_alloc_harzard,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_0_1,              6031276
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_first,                14857
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_update_harzard,                 3254
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_1_2,               242341
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_first,                  525
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_240_250,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_25_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_61_62,                15592
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                  562
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_62_63,                12281
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_27_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_250_260,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_30_learning_phases,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_260_270,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq,                70859
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_270_280,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromBOP,                24175
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_280_290,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromSMS,                37737
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_290_300,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromTP,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_300_350,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq,                70859
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_350_400,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromBOP,                24175
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_first,                15382
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_2_3,               496665
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_fire,                48400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_3_4,               539498
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_400_450,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromSMS,                37737
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_450_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromTP,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_500_550,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_0_1,             11893985
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_550_600,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_1_2,                  615
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_600_650,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_2_3,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_650_700,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_700_750,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_4_5,               469911
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_260_270,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_5_6,               456586
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_270_280,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_63_64,                 9250
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                  237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_64_65,                15420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_65_66,                15460
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_prefetche_queue_busby,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_4_5,               365128
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_5_6,               366490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sum,                90026
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre_first,                 2810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_6_7,              3853212
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_750_800,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_66_67,                15790
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_280_290,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_6_7,               340549
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_290_300,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_850_900,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_900_950,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_950_1000,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1358
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_7_8,               305690
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_0_1,                19003
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_8_9,               285863
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6230
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_1_2,                15394
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_9_10,               259787
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sum,             29261227
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_67_68,                14195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_68_69,                13291
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_10_20,                   64
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_20_30,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_2_3,                14996
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_3_4,                15528
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_10_11,               228981
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_mean,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sampled,              5860697
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre_first,                 2810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_0_1,             11816053
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access_first,                34982
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_1_2,                68120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_69_70,                 9234
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_1_2,               240783
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_2_3,                 9595
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_first,                  803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_3_4,                  679
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_2_3,               496401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_first,                29382
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_4_5,                  137
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_3_4,               539223
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_first,                 4637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_5_6,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_4_5,               364689
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_5_6,               366389
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_70_71,                 8352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_71_72,                 8451
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_4_5,                16792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_40_50,                  126
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_5_6,                14757
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_11_12,               244398
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_50_60,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_6_7,                16100
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_60_70,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_12_13,               198399
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_6_7,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_first,                 4637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_6_7,              3853212
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_72_73,                11601
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_13_14,               181582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_7_8,                16205
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_80_90,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sum,             30607303
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_mean,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_73_74,                 7598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_74_75,                 7982
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre_first,                 2374
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_80_90,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_90_100,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre_first,                 2374
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_75_76,                10131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,                79144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_14_15,               190868
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_90_100,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_0_1,                16647
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_15_16,               156744
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_100_110,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_1_2,                13112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_110_120,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_2_3,                12603
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_120_130,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_76_77,                 9336
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_100_110,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_110_120,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_0_1,              5779450
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: rwHarzad,                 1404
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: out_blocked,                 1370
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_1_2,               252546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_16_17,               148713
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_130_140,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_3_4,                13300
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_17_18,               130276
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_140_150,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_77_78,                 9255
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                 1608
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_78_79,                14921
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                 1014
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex0,                 3400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_2_3,               508192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_120_130,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_20_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_150_160,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_18_19,               115213
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_160_170,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_4_5,                14414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_19_20,                97670
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_170_180,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_5_6,                12570
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_180_190,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_20_21,                98616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_6_7,                13839
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_190_200,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_21_22,               101941
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_7_8,                14074
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_200_210,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_22_23,                83999
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_0_1,                 2356
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_210_220,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_23_24,                69216
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_1_2,                 2282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_220_230,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_24_25,                64029
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_2_3,                 2393
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_230_240,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_25_26,                55868
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_3_4,                 2228
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_240_250,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_26_27,                50848
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_4_5,                 2378
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_27_28,                46349
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex1,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sum,                81015
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_3_4,               549744
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex2,                81018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_4_5,               381082
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex3,                  298
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_5_6,               376763
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex4,                  579
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_6_7,              4046833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex5,                  611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_79_80,                18932
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                  302
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_130_140,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_21_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_140_150,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: full,                33853
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                   56
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: exHalf,               895496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                  109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: empty,              2818869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_250_260,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_28_29,                42252
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_260_270,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_5_6,                 2187
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_29_30,                39316
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_270_280,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_30_31,                36261
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_6_7,                 2261
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_280_290,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_31_32,                32236
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_7_8,                 2131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_290_300,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_32_33,                35947
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_3_4,                14120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6274
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_33_34,                28815
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_0_1,             11816841
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_34_35,                26882
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_0,             11894554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_1,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_150_160,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_22_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_1_2,                74766
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex7,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_2_3,                 2791
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_35_36,                30159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_3_4,                38110
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_36_37,                37451
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_3_4,                  181
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex8,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_4_5,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_37_38,                31664
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_4_5,                   97
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_38_39,                26138
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex9,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_23_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_0,             11894537
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_39_40,                21745
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                  393
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_1,                   74
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                  335
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_40_41,                17821
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_5_6,                48568
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_40_50,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_41_42,                17552
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch,                 6429
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_50_60,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch_not_ready,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_60_70,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_req,               139922
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                 2449
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_160_170,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_24_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_req,                22779
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireblock_req,                22779
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                19579
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_req,                35003
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_42_43,                17202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_43_44,                16586
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_miss,                 3488
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                  670
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_req,                17428
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_44_45,                18743
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_90_100,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex11,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 2641
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_45_46,                16742
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_100_110,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_25_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_170_180,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_46_47,                12645
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_110_120,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_all,               865652
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_47_48,                13608
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_primary,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l2,                 5935
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l1,                11493
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             11894275
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex12,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             11873691
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_req,               136478
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex13,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_26_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_180_190,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_27_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_190_200,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_28_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_48_49,                13620
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_120_130,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_130_140,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_49_50,                13449
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_not_accessed,               512049
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_140_150,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_50_51,                11925
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_150_160,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_51_52,                11536
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_160_170,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_52_53,                14144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: early_prefetch,                24175
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_170_180,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_53_54,                10431
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_req,                20302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_54_55,                11944
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_180_190,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_55_56,                 6623
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_req,                18216
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_56_57,                 9335
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_190_200,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex14,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,             11873356
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireblock_req,                20302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex15,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_200_210,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_hit,                10916
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_57_58,                 7532
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_210_220,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_58_59,                 9808
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_220_230,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex0,                82564
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_req,                33416
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_59_60,                 5898
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_230_240,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_req,                14120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_60_61,                 7476
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_240_250,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_hit,                 8810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_61_62,                 8883
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_250_260,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_dirty,                  890
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_62_63,                 9187
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_260_270,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TIP,                 5607
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_63_64,                 7567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_270_280,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_req,                17691
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex1,                52609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l2,                 6041
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex2,                52603
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sum,                 9011
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l1,                11650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex3,                52518
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_29_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_200_210,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_30_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_210_220,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_31_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_220_230,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_230_240,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_240_250,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex0,                19631
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_280_290,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_64_65,                 7253
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_BRANCH,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_65_66,                 9022
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_290_300,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex1,                19578
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex2,                19521
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_66_67,                11840
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TRUNK,                14119
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_67_68,                 5439
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6276
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_INVALID,                12609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_68_69,                 6210
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_req,                18334
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_69_70,                 7007
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_hit,                10952
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_70_71,                 4445
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex3,                19487
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_0_1,             11885738
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex4,                19438
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_1_2,                 8736
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_71_72,                 4390
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_72_73,                 6272
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_73_74,                 2235
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_40_50,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_2_3,                  133
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex5,                19395
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_3_4,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_50_60,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_req,                14238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_74_75,                 3098
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex6,                19367
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_75_76,                 2551
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_hit,                 8921
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_76_77,                 1881
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_dirty,                  903
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_77_78,                 1075
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_90_100,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TIP,                 5636
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_78_79,                 1927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_100_110,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex7,                19290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_250_260,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_260_270,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_270_280,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_280_290,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_290_300,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex0,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex1,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_79_80,                  267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_110_120,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: full,                 2194
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_120_130,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex2,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_300_350,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex3,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TRUNK,                14238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_130_140,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex4,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_450_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex5,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_500_550,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sum,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex6,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_700_750,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_140_150,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: exHalf,               347348
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_INVALID,                12698
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_150_160,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_conflict,                23743
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: empty,              4468340
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_160_170,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_req,               135947
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_0,                37612
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_170_180,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex7,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_req,                20389
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireblock_req,                20389
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_req,                34051
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_180_190,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: enq,              5923913
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_0,                31961
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_190_200,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_req,                17942
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             11894275
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex8,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: ld_ld_violation,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_0,                33642
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex9,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l2,                 6150
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_0_1,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex10,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_2,              1624436
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_1,                63330
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_950_1000,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l1,                11792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             11873691
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_valid,              1335312
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_200_210,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex11,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_210_220,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_0,                30616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_220_230,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1394
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_1,              5505902
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex12,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_10_20,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_2,               910721
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_block,                67063
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_0,                27713
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_230_240,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_fire_first_issue,              1268249
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,             11873483
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex13,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                   99
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex14,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_20_30,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_req,               135263
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_req,                19810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireblock_req,                19810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_lsq_fire_first_issue,               119905
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_240_250,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_0,                44980
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_250_260,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_ldu_fire_first_issue,              1268249
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex15,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_fast_replay_issue,                90290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_260_270,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_0,                38144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_out,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_270_280,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex1,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_280_290,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_0,                30964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_dcache,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_290_300,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_1,                 4706
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1460
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success,              1378850
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex2,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex3,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex4,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: acquire_fire_from_pipereg,                83267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex5,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: pipereg_valid,               127161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex6,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_req,                35310
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                 2488
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_1,                13554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_req,                17798
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex7,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,               127161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed,               145860
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_6,               643288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l2,                 6049
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l1,                11749
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex8,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                83280
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success_once,              1259609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_8,              2826029
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex9,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_load_allocate,                71773
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex10,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_store_allocate,                10795
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex11,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_amo_allocate,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed_once,                 8640
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_forward_tl_d_channel,                47989
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_1,                 4009
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_fire,                46266
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_50_60,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_1,                10879
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                43870
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex12,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                94497
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_80_90,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_10,               165209
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_1,                 2792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_software_prefetch_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_1,                12261
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex13,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_primary_fire,                  707
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_90_100,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_15,               155696
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_100_110,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_110_120,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_120_130,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_130_140,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_140_150,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_secondary_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex14,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: memSetPattenDetected,                35959
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_150_160,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_blocked,                 2120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_total,                49050
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_1,                 3907
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_valid,              1524710
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire,              1465087
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_100_110,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex15,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,            189227984
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_160_170,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_req,                24604
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_170_180,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex0,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,              3324680
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_180_190,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train,                26326
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_190_200,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_1,                11179
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire_first_issue,              1215093
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_real_updates,                56367
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss,                13928
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_120_130,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sum,              3324678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex1,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_130_140,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss_first_issue,                13678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_silent_updates_eliminated,                26768
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_stall_out,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_140_150,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_dly_err,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_real_updates,                52793
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_150_160,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_valid,              1465087
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex2,                  249
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_silent_updates_eliminated,                23112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire,              1434851
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex3,                  246
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire_first_issue,              1187567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_real_updates,                52078
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss,               140638
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_160_170,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_silent_updates_eliminated,                32302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_first_issue,                42736
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_170_180,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_real_updates,                58129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_180_190,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_real_miss_first_issue,                42736
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex0,                 3244
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_200_210,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train_stall_for_st_not_ready,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_overflow,                  301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex1,                 7210
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_210_220,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_cross_page,                 1722
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_220_230,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_in,                85532
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_230_240,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,                28285
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_update,                55122
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_250_260,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,              9673550
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex2,                 8254
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_260_270,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,              1444825
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_full_forward,               758135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_silent_updates_eliminated,                22182
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_190_200,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_full_forward,                55755
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_hits,              1762072
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_can,                32062
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_200_210,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_update_req,                83135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_chan_or_mshr,                39844
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_210_220,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_0_updated,                17331
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_220_230,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_stall_out,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_0_updated,                 8928
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_230_240,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch,                44762
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_1_updated,                 4591
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_240_250,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_ignored,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_1_updated,                12994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_250_260,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_miss,                41672
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,               625674
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex3,                 8204
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                87655
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_260_270,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_update_req,                75905
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_270_280,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_hit,                 3090
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_0_updated,                15935
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_280_290,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_accept,                41672
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_0_updated,                11837
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_290_300,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_forward_req,                44193
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_1_updated,                 3846
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1500
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_channel_D,                31993
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_4_5,                29199
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex4,                 8212
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_270_280,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex5,                 8168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_5_6,                 9603
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_mshr,                 7755
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_6_7,                 5299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex6,                 8185
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_7_8,                 6247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_1_updated,                 7944
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: rollback,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_8_9,                 5080
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex7,                 8140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_9_10,                 1889
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex0,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_update_req,                84380
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_try,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                 2488
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_280_290,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_0_updated,                16240
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_40_50,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_0_updated,                 7625
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_290_300,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                 5542
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex1,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_10_11,                 1358
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_300_350,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                 5270
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_350_400,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_1_updated,                 3549
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_11_12,                 1273
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex2,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_12_13,                  960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_1_updated,                12164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                 5175
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_450_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                 5055
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_update_req,                80311
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_valid,              3317493
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                 4888
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex3,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_13_14,                  614
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex4,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_14_15,                  581
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                 5077
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex5,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_15_16,                  803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_block,               118334
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_0_updated,                17782
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_fire_first_issue,              3199159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_90_100,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex6,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                  301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                 5252
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_0_updated,                12597
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_700_750,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                 5335
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                20249
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                 7478
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex7,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                   60
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                 5356
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex8,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,              9673550
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                 5024
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                  335
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex9,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sum,              3324678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex10,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                 5443
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_lsq_fire_first_issue,               119090
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_1_updated,                 3776
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_ldu_fire_first_issue,              3199159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_120_130,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                  205
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                 5332
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex11,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_1_updated,                 8961
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                 4950
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_950_1000,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                 5519
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_conflict,                22352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_140_150,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_fast_replay_issue,               108989
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                 5007
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                 5182
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_10_20,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict,                28633
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex12,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex13,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_20_30,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_plru,                28269
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_0,                29814
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_out,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_dcache,                  364
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_overflow,                  301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex14,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,              9673550
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_one_hot_pattern,                17203
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_in,                84693
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_out,                84693
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_in,                11430
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex15,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,              1444825
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,               625674
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_out,                11430
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill,                  510
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                87655
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill,                59617
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_4_5,                29199
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_0,                24076
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_dcache,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill,                  426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_5_6,                 9603
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update,                11430
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_6_7,                 5299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_7_8,                 6247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success,              3239075
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_160_170,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_0,                28277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_170_180,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed,               217336
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_0,                78700
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success_once,              3138996
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_180_190,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed_once,                60163
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_0,                26441
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_forward_tl_d_channel,                48113
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_8_9,                 5080
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_0,                31687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_fire,                29173
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_190_200,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill_pre,                28353
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_9_10,                 1889
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_10_11,                 1358
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_0,                26245
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_software_prefetch_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_0,                22976
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_blocked,                19483
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_200_210,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_11_12,                 1273
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update_hit,                 8209
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_100_110,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_12_13,                  960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_1,                 2798
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_110_120,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup,                84693
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_13_14,                  614
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_210_220,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_total,                49050
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_1,                 8104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_valid,              3456410
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_220_230,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_1,                 2465
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire,              3310131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_230_240,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_120_130,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_hit,                44220
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_130_140,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_14_15,                  581
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_1,                 7790
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire_first_issue,              3059111
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_250_260,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss,                46442
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_1,                 3471
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss_first_issue,                46168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_15_16,                  803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_140_150,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_0,                 5042
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_150_160,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_1,                 6388
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_0,                  582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sum,              2745314
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_1,                  553
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_170_180,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_180_190,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_2,                  215
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_190_200,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_3,                  290
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_200_210,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                20249
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_4,                  453
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_210_220,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_overflow,                  288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                   60
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_1,                12133
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_1,                 3159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_270_280,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_0_1,              9965606
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                  335
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_5,                  184
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_220_230,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                  130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_1_2,              1419491
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                   89
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_6,                  207
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_230_240,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_2_3,               372104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_3_4,                77714
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_240_250,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_7,                  406
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_4_5,                27409
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_8,                  248
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_250_260,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_9,                  232
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_stall_out,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_1,                 8061
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_dly_err,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_280_290,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_real_updates,                43394
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_valid,              3310131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_290_300,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_silent_updates_eliminated,                18269
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire,              3236666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1038
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire_first_issue,              2988144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_real_updates,                47844
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss,               211108
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_5_6,                 9018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_260_270,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_6_7,                 5107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_first_issue,               128533
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_silent_updates_eliminated,                66579
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_real_miss_first_issue,               128533
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_real_updates,                40920
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_full_forward,              1002732
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_silent_updates_eliminated,                27359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_full_forward,               136458
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_7_8,                 6187
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_10,                  347
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_8_9,                 4732
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_can,                32483
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_9_10,                 1800
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_chan_or_mshr,                40469
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_10_11,                 1335
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_real_updates,                40554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_stall_out,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_280_290,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_11,                  155
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_290_300,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_11_12,                 1239
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                  236
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_12_13,                  931
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch,                28295
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_silent_updates_eliminated,                17283
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_ignored,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_13_14,                  595
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_hits,              1371858
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_miss,                28295
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_14_15,                  564
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_update_req,                61663
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_accept,                28295
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_0_updated,                17770
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_forward_req,                44701
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_0_updated,                10865
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_channel_D,                32420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_1_updated,                 3468
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_mshr,                 7967
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_1_updated,                10373
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: rollback,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_12,                  210
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_300_350,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_15_16,                  778
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_13,                  321
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sum,                16099
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_update_req,               114423
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                 1863
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_14,                  175
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_15,                  241
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_16,                  157
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_0_updated,                18842
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_0_updated,                 9347
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_17,                  246
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_18,                  254
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_19,                  192
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_20,                  410
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_1_updated,                 3433
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_1_updated,                12928
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_170_180,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_update_req,                68279
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_0_updated,                16938
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_180_190,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_0_updated,                10913
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_1_updated,                 4135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_1_updated,                10160
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_valid,              2017289
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_block,                99000
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_220_230,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_update_req,                57837
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_fire_first_issue,              1918289
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_230_240,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_0_updated,                17413
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_lsq_fire_first_issue,               119211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_0_updated,                 9970
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_ldu_fire_first_issue,              1918289
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_0_1,             11880889
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_21,                  283
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_fast_replay_issue,               122964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_1_updated,                 3909
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_out,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_1_updated,                11352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_dcache,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_access0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_290_300,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success,              2020288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: access0,                 3866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed,               186194
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                16517
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_22,                  569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_miss0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  431
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success_once,              1885995
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                  472
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_1_2,                11674
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: miss0,                 2689
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed_once,                32294
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_count,                  567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_forward_tl_d_channel,                48115
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_pf_count,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_fire,                46018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_850_900,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_23,                 2074
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_software_prefetch_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_2_3,                 1830
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_24,                  502
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_950_1000,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_25,                  232
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1470
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_26,                  666
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_3_4,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_blocked,                 2383
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_27,                  367
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_10_20,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_4_5,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_total,                49050
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_valid,              2206482
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire,              2115984
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_28,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_29,                  178
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             11894374
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire_first_issue,              1835292
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_30,                  166
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             11877149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss,                28449
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_31,                  223
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss_first_issue,                28166
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_pf_gen,                30611
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grant_req,                 3870
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grantdata_req,                 3870
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_stall_out,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_accessackdata_req,                 1424
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                  174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_hintack_req,                13352
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_110_120,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_120_130,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_release_req,                14547
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_130_140,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit,               113983
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_140_150,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_hit,                18647
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,             11876913
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_hit,                33582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: retry,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_dly_err,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_valid,              2115984
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire,              2069218
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_170_180,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss,                18643
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire_first_issue,              1791611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_180_190,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_miss,                 3870
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_190_200,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sum,              3324678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_miss,                 1421
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_200_210,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss,               178505
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_210_220,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_0_1,                19162
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_220_230,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_1_2,                16035
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_230_240,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_first_issue,                79598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_real_miss_first_issue,                79598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_full_forward,               851763
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_190_200,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_full_forward,                93539
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_2_3,                15756
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_240_250,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_can,                32266
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_3_4,                15944
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_250_260,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_4_5,                17526
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_260_270,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_5_6,                16729
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_270_280,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_6_7,                16177
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_chan_or_mshr,                40129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_overflow,                  301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_stall_out,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_0_1,              9673550
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch,                44515
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_230_240,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_1_2,              1444825
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_2_3,               625674
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_280_290,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_7_8,                15297
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_ignored,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_3_4,                87655
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_290_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_0_1,                16785
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_4_5,                29199
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_miss,                40678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_hit,                 3837
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_accept,                40678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_forward_req,                44403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_5_6,                 9603
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_channel_D,                32200
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_300_350,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_1_2,                13709
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_6_7,                 5299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_mshr,                 7835
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_290_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             11894374
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_7_8,                 6247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  315
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: rollback,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_2_3,                13348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             11877149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_8_9,                 5080
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_9_10,                 1889
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_3_4,                13676
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,             11876975
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_4_5,                15094
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_10_11,                 1358
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                   96
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_5_6,                14412
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_11_12,                 1273
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_12_13,                  960
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_6_7,                13847
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_7_8,                13112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_13_14,                  614
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_14_15,                  581
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_0_1,                 2377
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_1_2,                 2326
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_15_16,                  803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_2_3,                 2408
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_load_refill_latency,              2016055
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_store_refill_latency,               398370
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_3_4,                 2268
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                  106
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_4_5,                 2432
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                 1892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_amo_refill_latency,                  301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_5_6,                 2317
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_900_950,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sum,             63004446
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_6_7,                 2330
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_950_1000,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_7_8,                 2185
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1004
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_3_4,                14547
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_pf_refill_latency,                13268
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_10_20,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_mean,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_3_4,                40963
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_4_5,                  129
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_5_6,                52228
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch,                 6719
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_overflow,                 8174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,               190008
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_180_190,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,                34262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,                55321
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,                38363
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_4_5,              2662376
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_5_6,              3355352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_6_7,              4389158
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_7_8,               733522
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_8_9,               267423
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_9_10,                97413
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_10_11,                35523
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_11_12,                11991
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_12_13,                 4544
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  188
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_miss,                 3870
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 2587
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_13_14,                 2496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_14_15,                 2665
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_all,               821262
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_not_accessed,               468887
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: early_prefetch,                24320
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grant_req,                 3529
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grantdata_req,                 3529
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_15_16,                14193
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,              3147143
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_accessackdata_req,                 1362
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_190_200,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_hintack_req,                13443
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,              3115860
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_210_220,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_220_230,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,              2429635
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_release_req,                14238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,               686225
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,               550830
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit,               110633
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,               522218
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,             11482446
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_hit,                16009
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_hit,                33948
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: retry,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,               406284
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,             11877499
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss,                18334
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_miss,                 3529
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,             11877803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_miss,                 1362
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_300_350,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,               509319
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                10806
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                 2093
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_0_1,                17946
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_1_2,                16739
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_2_3,                14929
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_3_4,                15542
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                 1892
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_4_5,                15171
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_5_6,                15944
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,             28887248
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_6_7,                16946
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_7_8,                15750
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_0_1,                15560
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_1_2,                14402
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_2_3,                12529
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  393
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_3_4,                13271
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grant_req,                 3744
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_4_5,                12783
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grantdata_req,                 3744
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_accessackdata_req,                 1343
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_5_6,                13725
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_hintack_req,                13553
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_6_7,                14719
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_7_8,                13644
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_0_1,                 2386
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_1_2,                 2337
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_2_3,                 2400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_release_req,                14544
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit,               110663
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_hit,                16368
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_hit,                32708
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: retry,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss,                18640
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_miss,                 3744
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_miss,                 1343
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_0_1,                18302
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_3_4,                 2271
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_4_5,                 2388
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_5_6,                 2219
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_6_7,                 2227
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_7_8,                 2106
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_1_2,                15523
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_3_4,                14238
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_2_3,                15886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_3_4,                15756
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_3_4,                37734
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_4_5,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_160_170,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_5_6,                49957
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch,                 6507
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_miss,                 3529
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 2706
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_all,               818116
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_not_accessed,               483154
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_4_5,                15560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_5_6,                16192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_6_7,                16711
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_7_8,                15373
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_0_1,                15903
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_1_2,                13175
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                16989
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_2_3,                13477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_3_4,                13478
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_4_5,                13128
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_5_6,                13921
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                  236
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: early_prefetch,                24167
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_6_7,                14396
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_7_8,                13185
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_0_1,                 2399
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_1_2,                 2348
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_2_3,                 2409
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_3_4,                 2278
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                  174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_4_5,                 2432
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_5_6,                 2271
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_6_7,                 2315
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_7_8,                 2188
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_3_4,                14544
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_3_4,                38610
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_4_5,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_5_6,                49077
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch,                 6671
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_miss,                 3744
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  273
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 2650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_all,               848909
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_not_accessed,               499801
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: early_prefetch,                24701
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: dirRead_cnt,               173717
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: choose_busy_way,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: dirRead_cnt,               168006
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                16989
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: choose_busy_way,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: dirRead_cnt,               166795
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                  236
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: choose_busy_way,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l2,                46609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: l1pf_fire_l2,                 8872
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_fire_l2,                37737
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_block_by_l1pf,                  183
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,              6670094
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sum,              6670093
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_overflow,              1084992
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,              8214780
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                  106
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,              1774559
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                  118
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_2_3,              1905271
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,              7912632
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                 1184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sum,              7912630
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_overflow,              1320068
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,              9325063
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,               795488
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_2_3,              1774059
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,             14293646
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                 9308
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                  236
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             11894492
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             11884830
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                   87
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,             11884712
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             11894492
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             11884830
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,             11884743
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                 1201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_0_1,                10567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_1_2,                 4011
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_2_3,                 1814
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_3_4,                  971
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_4_5,                  488
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_5_6,                  221
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_6_7,                   98
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_7_8,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_8_9,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_9_10,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_10_11,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_10_15,                 2115
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_15_20,                 7576
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                 1201
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_20_25,                 1451
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_25_30,                   59
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_30_35,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_35_40,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_80_85,                 3108
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                 9544
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_85_90,                 3348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_90_95,                  980
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                  118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_95_100,                17782
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                   87
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_10_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_15_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_20_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_25_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_30_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_35_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_40_45,                 4204
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_45_50,                 1098
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_50_55,                  231
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_55_60,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_60_65,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_65_70,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_70_75,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_75_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_80_85,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_85_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_90_95,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_95_100,                 8512
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                 9544
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_10_15,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                  118
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_35_40,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_40_45,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_45_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                 1168
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_95_100,                   60
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                 7446
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_10_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                  177
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_40_50,                 3626
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_50_60,                  169
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_60_70,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             11894522
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_70_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_80_90,                  321
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             11886811
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_90_100,                  497
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_100_110,                  127
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_110_120,                 1774
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_120_130,                  558
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,             11886723
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_130_140,                  619
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_140_150,                  276
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_150_160,                 1097
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_160_170,                  332
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_170_180,                  364
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_180_190,                  151
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_190_200,                  236
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_200_210,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_210_220,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_220_230,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_230_240,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_240_250,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_250_260,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_260_270,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_270_280,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_290_300,                  205
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6111
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             11894522
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             11886811
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,             11886748
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_40_50,                  957
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_50_60,                  164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_60_70,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_80_90,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_90_100,                  137
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_100_110,                   89
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_110_120,                  473
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_120_130,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_130_140,                  310
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                 1185
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_140_150,                  214
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_150_160,                  339
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_160_170,                  213
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_170_180,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_180_190,                  112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_190_200,                  138
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_200_210,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_210_220,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_220_230,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_230_240,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_240_250,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_250_260,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_260_270,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_270_280,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_280_290,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_290_300,                  118
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6155
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_40_50,                  311
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_50_60,                  102
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_60_70,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                 1185
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_80_90,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_90_100,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_100_110,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_110_120,                  146
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_120_130,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_130_140,                  115
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_140_150,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_150_160,                  129
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_10_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_160_170,                   86
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_170_180,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_180_190,                   98
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_190_200,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                 7622
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_200_210,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                   86
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_210_220,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_220_230,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_230_240,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_240_250,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_250_260,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_260_270,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_270_280,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_280_290,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_290_300,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_40_50,                  117
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_50_60,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_60_70,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_70_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_80_90,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_90_100,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_100_110,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_110_120,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_120_130,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_130_140,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_140_150,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_150_160,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                 7622
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_160_170,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                   86
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_170_180,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_180_190,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_190_200,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_200_210,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_210_220,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_220_230,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_230_240,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_240_250,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_250_260,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_260_270,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingABCmshr,              2304002
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_270_280,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_280_290,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingCmshr,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_290_300,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictA,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6245
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictC,                   74
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_10_20,                15758
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_40_50,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_20_30,                  387
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_50_60,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_90_100,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_100_110,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_80_90,                 2276
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_110_120,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_90_100,                  633
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_120_130,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_100_110,                  329
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_130_140,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_110_120,                  185
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_140_150,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_120_130,                 1629
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_150_160,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_130_140,                  426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_160_170,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_140_150,                  299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_170_180,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_150_160,                  182
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_180_190,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_160_170,                  323
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_190_200,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_170_180,                  257
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_200_210,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_180_190,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_210_220,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_190_200,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_220_230,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_200_210,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_230_240,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_210_220,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_240_250,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_220_230,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_250_260,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_230_240,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_260_270,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_270_280,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_250_260,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_280_290,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_290_300,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_270_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1406
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_280_290,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_300_350,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_350_400,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_400_450,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_40_50,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_450_500,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_50_60,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_500_550,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_60_70,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_550_600,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_70_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_600_650,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_650_700,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_90_100,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_700_750,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_100_110,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_750_800,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_110_120,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_800_850,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_120_130,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_850_900,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_130_140,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_900_950,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_140_150,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_950_1000,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_150_160,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1362
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_160_170,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_170_180,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_10_20,                 2602
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_180_190,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_20_30,                  423
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_190_200,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_200_210,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_210_220,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_220_230,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_230_240,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_240_250,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_80_90,                  522
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_250_260,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_90_100,                  261
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_260_270,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_100_110,                  199
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_270_280,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_110_120,                  183
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_280_290,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_120_130,                  485
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_290_300,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_130_140,                  194
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1443
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_140_150,                  241
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_150_160,                  171
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_160_170,                  129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_170_180,                  179
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_180_190,                  128
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_190_200,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_50_60,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_200_210,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_210_220,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_220_230,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_230_240,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_90_100,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_240_250,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_100_110,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_250_260,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_110_120,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_260_270,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_120_130,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_270_280,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_130_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_280_290,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_140_150,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_150_160,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_300_350,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_160_170,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_350_400,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_170_180,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_400_450,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_180_190,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_450_500,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_190_200,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_500_550,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_200_210,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_550_600,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_210_220,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_600_650,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_220_230,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_650_700,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_230_240,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_700_750,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_240_250,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_750_800,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_250_260,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_800_850,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_260_270,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_850_900,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_270_280,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_900_950,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_280_290,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_950_1000,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_290_300,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1372
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1482
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_10_20,                  710
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_20_30,                  161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_50_60,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_80_90,                  124
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_90_100,                  112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_100_110,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_110_120,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_120_130,                  116
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_120_130,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_130_140,                   97
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_130_140,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_140_150,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_150_160,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_150_160,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_160_170,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_160_170,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_170_180,                  117
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_180_190,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_190_200,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_190_200,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_200_210,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_210_220,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_210_220,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_220_230,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_220_230,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_230_240,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_230_240,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_240_250,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_250_260,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_250_260,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_260_270,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_260_270,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_270_280,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_280_290,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_290_300,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_300_350,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  924
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_350_400,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_400_450,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_450_500,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_500_550,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_550_600,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_650_700,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_700_750,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_750_800,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_800_850,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_850_900,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_900_950,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_950_1000,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1312
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_10_20,                  153
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_20_30,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_80_90,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_90_100,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_100_110,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_110_120,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_120_130,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_130_140,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_140_150,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_150_160,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_160_170,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_170_180,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_240_250,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_180_190,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_190_200,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_200_210,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_210_220,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_220_230,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_290_300,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_230_240,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  393
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_240_250,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_250_260,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_260_270,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_270_280,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_280_290,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_290_300,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_300_350,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_450_500,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_500_550,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_600_650,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_130_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_700_750,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_800_850,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_850_900,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_950_1000,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1376
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_10_20,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_20_30,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_80_90,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_290_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_90_100,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  405
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_100_110,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_110_120,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_120_130,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_130_140,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_140_150,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_150_160,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_160_170,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_170_180,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_180_190,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_190_200,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_200_210,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_210_220,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_220_230,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_230_240,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_240_250,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_250_260,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_260_270,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_270_280,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_280_290,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_290_300,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_300_350,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_450_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_600_650,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_800_850,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  158
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_850_900,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_900_950,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_950_1000,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_10_20,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_20_30,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_80_90,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_90_100,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_100_110,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_110_120,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_120_130,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_130_140,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_140_150,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_150_160,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_160_170,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_170_180,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_180_190,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_190_200,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_200_210,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_210_220,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_220_230,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_230_240,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_240_250,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_250_260,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_260_270,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_270_280,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_280_290,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_290_300,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_300_350,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_450_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_950_1000,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1450
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_10_20,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_20_30,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_80_90,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_90_100,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_100_110,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_110_120,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_120_130,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_130_140,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_140_150,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_150_160,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_160_170,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_170_180,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_180_190,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_190_200,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_200_210,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_210_220,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_220_230,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_230_240,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_250_260,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_260_270,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_270_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_280_290,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_290_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_300_350,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_350_400,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_950_1000,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1474
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_10_20,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_20_30,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_90_100,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_100_110,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_140_150,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_150_160,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_160_170,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_170_180,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_180_190,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_190_200,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_210_220,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_220_230,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_230_240,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_260_270,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_290_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_300_350,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_950_1000,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  966
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_10_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_100_110,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_140_150,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_170_180,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_180_190,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_0_1,                10793
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_190_200,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_1_2,                 4092
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_2_3,                 1887
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_3_4,                  972
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_220_230,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_4_5,                  477
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_5_6,                  226
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_240_250,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_6_7,                  116
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_7_8,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_8_9,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_9_10,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_10_11,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_300_350,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_10_15,                 2222
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_15_20,                 7886
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_20_25,                 1482
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_25_30,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_30_35,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_35_40,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  364
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_80_85,                 2927
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_85_90,                 3447
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_90_95,                 1044
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_95_100,                18218
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_100_110,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_10_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_15_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_20_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_140_150,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_25_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_30_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_160_170,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_35_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_40_45,                 4411
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_45_50,                 1108
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_50_55,                  234
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_55_60,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_60_65,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_65_70,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_70_75,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_80_85,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_85_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_90_95,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_95_100,                 8721
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_35_40,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_40_45,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_45_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  274
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_95_100,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_40_50,                 3798
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_50_60,                  164
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_60_70,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_80_90,                  285
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_90_100,                  467
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_100_110,                  109
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_110_120,                 1798
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_120_130,                  600
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_130_140,                  603
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_140_150,                  302
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_150_160,                 1106
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_160_170,                  334
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_170_180,                  392
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_180_190,                  151
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_190_200,                  251
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_200_210,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_210_220,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_220_230,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_230_240,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_240_250,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_250_260,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_260_270,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_270_280,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_280_290,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_290_300,                  232
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6107
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_40_50,                  984
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_50_60,                  165
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_60_70,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_80_90,                   60
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  274
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_90_100,                  130
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_100_110,                   89
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_110_120,                  473
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_120_130,                  198
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_130_140,                  343
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_140_150,                  195
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_150_160,                  342
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_160_170,                  228
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_170_180,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_180_190,                  130
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_190_200,                  152
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_200_210,                  108
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_210_220,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_220_230,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_230_240,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_240_250,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_250_260,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_260_270,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_270_280,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_280_290,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_290_300,                  111
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6150
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_40_50,                  352
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_50_60,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_60_70,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_80_90,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_90_100,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_100_110,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_110_120,                  157
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_120_130,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_130_140,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_140_150,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_150_160,                  115
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_160_170,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_170_180,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_180_190,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_190_200,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_200_210,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_210_220,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_220_230,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_230_240,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_240_250,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_250_260,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_260_270,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_270_280,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_280_290,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_290_300,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6196
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_40_50,                  124
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_50_60,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_60_70,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_70_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_80_90,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_90_100,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_100_110,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_110_120,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_120_130,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_130_140,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_140_150,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_150_160,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_160_170,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_170_180,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_180_190,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_190_200,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_200_210,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_210_220,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_220_230,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_230_240,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_240_250,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_250_260,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_260_270,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_270_280,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_280_290,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_290_300,                   74
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6240
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_40_50,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_50_60,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_60_70,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_80_90,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_90_100,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_100_110,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_110_120,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_120_130,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_130_140,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_140_150,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_150_160,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_160_170,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_170_180,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_180_190,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_190_200,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_200_210,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_210_220,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_220_230,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_230_240,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_240_250,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_250_260,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_260_270,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_270_280,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_280_290,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_290_300,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1442
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_40_50,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_50_60,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_90_100,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_100_110,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_110_120,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_120_130,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_130_140,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_140_150,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_150_160,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_160_170,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_170_180,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_180_190,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_190_200,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_200_210,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_210_220,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_220_230,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_230_240,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_240_250,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_250_260,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_260_270,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_270_280,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_280_290,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_290_300,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1479
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_40_50,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_50_60,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_80_90,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_90_100,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_100_110,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_110_120,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_120_130,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_130_140,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_140_150,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_150_160,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_160_170,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_170_180,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_180_190,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_190_200,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_200_210,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_210_220,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_220_230,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_230_240,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_240_250,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_250_260,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_260_270,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_270_280,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_280_290,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_290_300,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1502
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_50_60,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_70_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_110_120,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_120_130,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_130_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_150_160,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_160_170,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_170_180,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_10_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_180_190,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_190_200,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_210_220,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_270_280,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_290_300,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1010
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_110_120,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_180_190,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_190_200,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_200_210,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_220_230,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_250_260,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_260_270,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_290_300,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  392
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingABCmshr,              2272583
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingCmshr,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictA,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictC,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_10_20,                15403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_20_30,                  379
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_100_110,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_80_90,                 2258
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_90_100,                  597
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_100_110,                  352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_110_120,                  218
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_120_130,                 1644
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_190_200,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_130_140,                  462
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_140_150,                  308
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_150_160,                  140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_160_170,                  317
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_170_180,                  227
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_180_190,                  125
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_190_200,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_260_270,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_200_210,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_210_220,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_220_230,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_230_240,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  280
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_240_250,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_260_270,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_270_280,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_300_350,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_350_400,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_400_450,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_450_500,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_500_550,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_550_600,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_600_650,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_650_700,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_700_750,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_750_800,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_800_850,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_850_900,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_900_950,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_950_1000,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1358
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_10_20,                 2556
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_20_30,                  413
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_80_90,                  520
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_90_100,                  253
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_100_110,                  203
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_110_120,                  188
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_120_130,                  429
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_260_270,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_130_140,                  220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_140_150,                  233
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_150_160,                  161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_160_170,                  135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  261
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_170_180,                  173
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_180_190,                   96
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_190_200,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_200_210,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_210_220,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_220_230,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_230_240,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_240_250,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_250_260,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_270_280,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_290_300,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_300_350,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_350_400,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_400_450,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_450_500,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_500_550,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_550_600,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_600_650,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_650_700,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_700_750,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_750_800,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_800_850,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_850_900,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_900_950,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_950_1000,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1346
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_10_20,                  634
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_20_30,                  167
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  280
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_80_90,                  140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_90_100,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_100_110,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_110_120,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_120_130,                  146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_130_140,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_140_150,                  106
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_150_160,                   89
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_160_170,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_170_180,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_180_190,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_190_200,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_200_210,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_210_220,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_220_230,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_230_240,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_240_250,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_250_260,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_260_270,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_270_280,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_280_290,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_300_350,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_350_400,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_400_450,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_450_500,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_500_550,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_550_600,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_600_650,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_650_700,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_700_750,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_750_800,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_800_850,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_850_900,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_950_1000,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1372
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_10_20,                  159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_20_30,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_80_90,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_90_100,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_100_110,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_110_120,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_120_130,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_130_140,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_140_150,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_150_160,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_160_170,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_170_180,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_180_190,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_190_200,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_200_210,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_210_220,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_220_230,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_230_240,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_240_250,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_250_260,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_260_270,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_270_280,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_280_290,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_290_300,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_300_350,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_450_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_500_550,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_600_650,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_650_700,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_750_800,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_800_850,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_900_950,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_950_1000,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1336
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_10_20,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_20_30,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_80_90,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_90_100,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_100_110,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_110_120,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_120_130,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_130_140,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_140_150,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_150_160,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_160_170,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_170_180,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_180_190,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_190_200,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_200_210,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_210_220,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_220_230,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_230_240,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_240_250,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_250_260,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_260_270,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_270_280,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_280_290,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_290_300,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_300_350,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_450_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_500_550,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_600_650,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_650_700,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_750_800,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_0_1,                10585
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_1_2,                 4019
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_2_3,                 1881
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_900_950,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_3_4,                  945
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_950_1000,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_4_5,                  498
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1362
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_5_6,                  219
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_6_7,                  110
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_10_20,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_7_8,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_20_30,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_8_9,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_9_10,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_10_11,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_80_90,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_90_100,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_100_110,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_110_120,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_120_130,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_10_15,                 2087
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_130_140,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_15_20,                 7654
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_140_150,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_20_25,                 1459
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_150_160,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_25_30,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_160_170,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_30_35,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_170_180,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_35_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_180_190,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_190_200,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_200_210,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_210_220,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_220_230,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_230_240,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_240_250,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_250_260,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_260_270,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_80_85,                 2918
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_270_280,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_85_90,                 3359
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_280_290,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_90_95,                 1048
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_95_100,                18071
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_300_350,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_10_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_450_500,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_15_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_20_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_25_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_30_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_35_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_40_45,                 4188
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_45_50,                 1105
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_50_55,                  263
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_55_60,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_60_65,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_950_1000,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_65_70,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_70_75,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_10_20,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_80_85,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_85_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_90_95,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_95_100,                 8601
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_110_120,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_120_130,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_35_40,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_130_140,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_40_45,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_140_150,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_45_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_150_160,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_160_170,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_170_180,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_180_190,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_190_200,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_200_210,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_210_220,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_220_230,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_230_240,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_240_250,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_95_100,                   64
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_260_270,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_290_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_40_50,                 3604
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_300_350,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_50_60,                  176
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_60_70,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_400_450,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_80_90,                  282
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_90_100,                  502
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_100_110,                  141
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_600_650,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_110_120,                 1709
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_120_130,                  583
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_130_140,                  630
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_140_150,                  310
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_150_160,                 1132
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_160_170,                  362
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_170_180,                  357
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_950_1000,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_180_190,                  121
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1474
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_190_200,                  243
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_200_210,                  100
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_10_20,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_210_220,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_20_30,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_220_230,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_230_240,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_250_260,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_260_270,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_270_280,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_290_300,                  212
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6089
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_110_120,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_130_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_140_150,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_40_50,                  955
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_160_170,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_50_60,                  177
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_170_180,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_60_70,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_190_200,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_80_90,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_200_210,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_90_100,                  142
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_210_220,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_100_110,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_220_230,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_110_120,                  493
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_230_240,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_120_130,                  172
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_240_250,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_130_140,                  328
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_250_260,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_140_150,                  189
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_260_270,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_150_160,                  313
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_160_170,                  233
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_170_180,                  206
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_180_190,                  124
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_300_350,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_190_200,                  146
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_350_400,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_200_210,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_210_220,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_220_230,                   53
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_230_240,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_240_250,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_250_260,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_260_270,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_270_280,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_280_290,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_290_300,                  111
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6133
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_900_950,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  946
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_40_50,                  343
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_50_60,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_60_70,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_70_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_80_90,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_90_100,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_100_110,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_110_120,                  168
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_120_130,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_130_140,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_110_120,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_140_150,                  102
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_150_160,                  110
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_160_170,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_170_180,                  107
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_180_190,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_160_170,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_190_200,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_170_180,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_200_210,                   70
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_210_220,                   64
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_190_200,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_220_230,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_230_240,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_210_220,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_240_250,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_250_260,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_230_240,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_260_270,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_240_250,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_270_280,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_280_290,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_290_300,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_270_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6177
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_40_50,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_50_60,                   60
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_60_70,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_80_90,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_90_100,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_100_110,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_110_120,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_120_130,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_130_140,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_900_950,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_140_150,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_150_160,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  924
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_160_170,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_170_180,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_180_190,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_190_200,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_200_210,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_210_220,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_220_230,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_230_240,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_240_250,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_250_260,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_260_270,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_270_280,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_280_290,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_290_300,                   72
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6223
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_140_150,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_40_50,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_190_200,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_50_60,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_90_100,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_100_110,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_110_120,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_120_130,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_130_140,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_140_150,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_150_160,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_160_170,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_170_180,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_180_190,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_190_200,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_200_210,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_210_220,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_220_230,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_230_240,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_240_250,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_250_260,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_260_270,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_270_280,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_900_950,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_280_290,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_290_300,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  920
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1387
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_40_50,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_50_60,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_90_100,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_100_110,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_110_120,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_120_130,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_130_140,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_140_150,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_150_160,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_160_170,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_170_180,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_180_190,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_190_200,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_200_210,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_210_220,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_220_230,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_230_240,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_240_250,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_250_260,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_270_280,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_280_290,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_290_300,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1425
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_50_60,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_90_100,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_110_120,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_120_130,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  200
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_130_140,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_140_150,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_150_160,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_160_170,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_170_180,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_180_190,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_190_200,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_200_210,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_210_220,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_220_230,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_230_240,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_240_250,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_250_260,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_260_270,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_270_280,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_280_290,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_290_300,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1462
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_120_130,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_130_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_140_150,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_160_170,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_170_180,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_180_190,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_190_200,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_200_210,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_210_220,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_220_230,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_230_240,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_240_250,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_250_260,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_260_270,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_270_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_290_300,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  998
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_140_150,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_160_170,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_170_180,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_180_190,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_210_220,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_230_240,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_240_250,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_260_270,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_290_300,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  930
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_160_170,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_170_180,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_290_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  926
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  206
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  257
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_10_20,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingABCmshr,              2243369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingCmshr,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictA,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictC,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_10_20,                15383
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_20_30,                  374
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_80_90,                 2350
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_90_100,                  582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_100_110,                  363
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_110_120,                  180
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_120_130,                 1601
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_130_140,                  428
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_140_150,                  306
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_150_160,                  158
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_160_170,                  302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_170_180,                  239
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_180_190,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_190_200,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_200_210,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_210_220,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_220_230,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_230_240,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_250_260,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_260_270,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_270_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_280_290,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_300_350,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_350_400,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_400_450,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_450_500,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_500_550,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_550_600,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_600_650,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_650_700,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_700_750,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_750_800,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_800_850,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_850_900,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_900_950,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_950_1000,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_10_20,                 2475
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_20_30,                  409
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_30_40,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_80_90,                  518
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_90_100,                  271
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_100_110,                  199
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_110_120,                  171
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_120_130,                  463
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_130_140,                  199
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_140_150,                  264
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_150_160,                  146
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_160_170,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_170_180,                  162
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_180_190,                  111
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_190_200,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_200_210,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_210_220,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_220_230,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_230_240,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_240_250,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_250_260,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                  859
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_260_270,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                  130
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_270_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                16408
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_280_290,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_290_300,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_300_350,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,                40630
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_350_400,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_400_450,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                 1718
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_450_500,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_primary,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_500_550,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_550_600,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_600_650,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             11893751
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_650_700,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_700_750,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             11850541
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_750_800,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_800_850,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                  354
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_850_900,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_900_950,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,             11849682
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_950_1000,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1310
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_10_20,                  600
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_20_30,                  162
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_80_90,                  127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                  206
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_90_100,                   93
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                  106
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_100_110,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_110_120,                   98
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_120_130,                  145
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_130_140,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_140_150,                  102
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_150_160,                  112
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_160_170,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_170_180,                  113
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_180_190,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_190_200,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_200_210,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_210_220,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_220_230,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_230_240,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_240_250,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             11893751
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_250_260,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_260_270,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             11850541
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_270_280,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,             11850187
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_280_290,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                  185
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_300_350,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_400_450,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_450_500,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_500_550,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_550_600,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_600_650,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                  209
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_650_700,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,               285530
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_700_750,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                 1291
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_750_800,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                  221
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_800_850,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_850_900,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_900_950,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_950_1000,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1328
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_10_20,                  150
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_20_30,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_80_90,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_90_100,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_100_110,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_110_120,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_120_130,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_130_140,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_140_150,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_150_160,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_160_170,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_170_180,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,               285530
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_180_190,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                 1291
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_190_200,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                  221
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_200_210,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                  127
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_210_220,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_220_230,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_230_240,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_240_250,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_250_260,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_260_270,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_270_280,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_280_290,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_290_300,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_300_350,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,                42348
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                  859
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_450_500,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_500_550,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                  352
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_650_700,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_750_800,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_800_850,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_900_950,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_950_1000,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1342
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                  206
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_10_20,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                  106
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_20_30,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_80_90,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_90_100,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_100_110,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,                42348
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_110_120,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_120_130,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                  859
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_130_140,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                  507
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_140_150,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                  165
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_150_160,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_160_170,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_170_180,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_180_190,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_190_200,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_200_210,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_210_220,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_220_230,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_230_240,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_240_250,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                  510
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_250_260,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_260_270,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                 5608
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_270_280,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_280_290,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_290_300,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                25512
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_300_350,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                 1021
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_primary,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_450_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_500_550,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             11894100
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             11867057
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_700_750,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                  267
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_800_850,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,             11866547
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_950_1000,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1380
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_10_20,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_20_30,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_90_100,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_100_110,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_110_120,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_120_130,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_130_140,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_140_150,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_150_160,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             11894100
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_160_170,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_170_180,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             11867057
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_180_190,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,             11866790
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_190_200,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                  124
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_200_210,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_210_220,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                   77
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_220_230,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_230_240,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_240_250,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_250_260,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_260_270,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_270_280,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                  148
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_280_290,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,               116704
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_290_300,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                 1296
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_300_350,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_450_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_750_800,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_800_850,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_850_900,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_950_1000,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1418
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_10_20,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_30_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,               116704
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_90_100,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                 1296
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_100_110,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_110_120,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_120_130,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_130_140,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_140_150,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_150_160,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_160_170,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_170_180,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_180_190,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_190_200,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_200_210,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_210_220,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                26532
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_220_230,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_230_240,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                  510
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_240_250,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_250_260,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                  265
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_270_280,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_280_290,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_290_300,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_300_350,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_650_700,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_800_850,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_950_1000,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1456
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_10_20,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                26532
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_20_30,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                  510
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                  245
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                  116
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_90_100,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_120_130,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_130_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                  147
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_140_150,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_160_170,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                  884
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_180_190,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                 6491
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_210_220,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                  116
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_220_230,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_230_240,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_240_250,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             11894552
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             11887886
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                   53
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_300_350,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,             11887828
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_750_800,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_900_950,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  912
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             11894552
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             11887886
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,             11887833
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                  889
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                  148
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_200_210,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_210_220,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_300_350,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                  889
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  368
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                  148
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                 6607
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_120_130,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                  113
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                   53
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_350_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                 6607
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                  113
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  368
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                  993
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                 5714
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_130_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             11894565
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             11888716
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,             11888671
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             11894565
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             11888716
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,             11888675
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                 1001
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                  125
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                 1001
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                  125
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                 5804
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  128
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                 5804
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  128
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                  801
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                 4215
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             11894577
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             11890263
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,             11890230
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             11894577
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             11890263
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,             11890233
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                  809
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                  115
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                  809
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                  115
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                 4281
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  129
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_10_20,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                 4281
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  129
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                  487
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                 3106
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             11894589
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             11891420
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingABCmshr,              2215257
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,             11891399
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingCmshr,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictA,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictC,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: utilization,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sum,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_0_1,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             11894589
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             11891420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,             11891401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                  490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: exHalf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: empty,             11894611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCycle,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCnt,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_success,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_blocked,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: uncache_full_rollback,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_valid,             32664455
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_fire,             30898309
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_valid,             27608361
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_fire,             27320991
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromSMS,                46609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromBOP,                24604
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                  490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromTP,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_SMS_other_overlapped,                  443
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_0,                70869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_valid,             16635586
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_1,                43206
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_fire,             11666989
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_valid,             16263569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_2,                25873
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_fire,             15658643
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_6,                 8505
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_6,                 3379
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_6,                 5056
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_7,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_7,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_real_issued,                37920
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_7,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                 3148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_valid,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_8,                 5113
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_8,                 2479
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_8,                 2533
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_4_5,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_fire,                21401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_5_6,                50431
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_valid,                21401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_6_7,                  389
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_fire,                21016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_valid,                21016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_7_8,                  473
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_fire,                21609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_8_9,                  386
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_valid,                21609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_9_10,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_fire,                21192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_10_11,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_valid,                21192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_11_12,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_fire,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_12_13,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_valid,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_13_14,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_fire,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_14_15,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_valid,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_15_16,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_fire,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_16_17,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_valid,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_17_18,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_fire,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_18_19,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_valid,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_19_20,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_0,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_20_30,                 1954
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_1,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_30_40,                  152
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_2,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_40_50,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                 3148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_3,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_50_60,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_4,                21609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_60_70,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_5,                21401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_70_80,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_80_90,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_6,              1414309
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_90_100,                 1180
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sum,             13021851
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_100_110,                  148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_110_120,                  120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_120_130,                   74
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_130_140,                 1112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_140_150,                  180
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_0_1,              5627270
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_150_160,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_1_2,              2330208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_160_170,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_2_3,              1953144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_170_180,                  353
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_3_4,              1247013
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                  754
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_4_5,               640849
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_180_190,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_5_6,                95836
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_6_7,                  290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_190_200,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                 2592
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_200_210,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: utilization,                 9473
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_210_220,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sum,                 9473
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_220_230,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_230_240,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_240_250,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             11894594
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_250_260,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_0_1,             11892746
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_260_270,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_1_2,                  523
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             11891954
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_270_280,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_2_3,                  164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_280_290,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_3_4,                  139
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_4_5,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_300_320,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,             11891938
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_5_6,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_320_340,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_6_7,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_7_8,                   82
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_8_9,                  496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_360_380,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_9_10,                  224
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_380_400,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_10_11,                  110
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_400_420,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_420_440,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_440_460,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_460_480,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_480_500,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: full,                  844
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_500_600,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: exHalf,                  334
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: empty,             11892747
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_600_700,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: in,                 1472
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_700_800,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out,                 1468
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out_try,                 2965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: fake_block,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             11894594
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             11891954
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,             11891939
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_800_900,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_900_1000,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                  757
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                  189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_4_5,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_5_6,                46986
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_6_7,                  349
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_7_8,                  424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_8_9,                  305
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_9_10,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_10_11,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_11_12,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_12_13,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_13_14,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_14_15,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_15_16,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_16_17,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_17_18,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_18_19,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                  757
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_19_20,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                  189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_20_30,                 1883
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_30_40,                  115
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_40_50,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_50_60,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_60_70,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_70_80,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_80_90,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_90_100,                 1099
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                 2624
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_100_110,                  188
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_110_120,                   98
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_120_130,                   74
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_130_140,                  967
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_140_150,                  175
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_150_160,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_160_170,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_170_180,                  306
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_180_190,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_190_200,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_200_210,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_210_220,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_220_230,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_230_240,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_240_250,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                 2624
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_270_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_290_300,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_300_320,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_320_340,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_340_360,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_360_380,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_380_400,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_400_420,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                  562
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_420_440,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_440_460,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                 1237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_460_480,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_480_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_primary,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_500_600,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_merged,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_600_700,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             11894602
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_700_800,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_800_900,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             11893341
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_900_1000,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,             11893333
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_4_5,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_5_6,                47419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_6_7,                  375
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_7_8,                  427
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_8_9,                  363
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_9_10,                   59
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_10_11,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_11_12,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_12_13,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             11894602
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_13_14,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             11893341
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_14_15,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,             11893334
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_15_16,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_16_17,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_17_18,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_18_19,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_19_20,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                  567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                  141
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_20_30,                 1964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_30_40,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_40_50,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_50_60,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_60_70,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_70_80,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_80_90,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_90_100,                 1162
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_100_110,                  168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_110_120,                   98
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_120_130,                   64
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_130_140,                 1028
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_140_150,                  195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_150_160,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_160_170,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_170_180,                  318
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                  567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                  141
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_180_190,                   86
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_190_200,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_200_210,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_210_220,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_220_230,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_230_240,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_240_250,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_250_260,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                 1253
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_270_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_280_290,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_300_320,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_320_340,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_340_360,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_360_380,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_380_400,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_400_420,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_420_440,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_440_460,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_460_480,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_480_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_500_600,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_600_700,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_700_800,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                 1253
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_800_900,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_900_1000,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_4_5,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_5_6,                48218
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_6_7,                  445
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_7_8,                  427
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_8_9,                  341
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_9_10,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid,              1720352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW.freeList: empty,                 6493
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_fire,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid_not_ready,              1720352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_10_11,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_0: part_tag_read_counter,              3456411
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_valid,                  197
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_valid,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_1: part_tag_read_counter,              2206482
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_valid,             16635586
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_11_12,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_fire,             11666989
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_fire,                  116
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_0,             11894549
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_1,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_fire,                  195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_not_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_valid,             16263569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_12_13,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer.freeList: empty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_fire,             15658643
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_6: part_data_read_counter,              3514084
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_success,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_7: part_data_read_counter,              3708392
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_13_14,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_fail,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_valid,                  195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                 1578
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_flow,                18436
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                 1508
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_valid,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_fire,                  220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_fire,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_14_15,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_store,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_6,                 8505
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_valid_num,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_15_16,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_load,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_6,                 3379
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: prefetch_req_fire_by_generator,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_6,                 5056
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_16_17,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_valid,                 2965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_7,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_outstanding,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_17_18,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_7,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall,                  131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_7,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_18_19,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_fire,                 1468
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall_for_noSpace,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_8,                 5113
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_19_20,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_valid,                 2965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_toReqArb_stall,                  347
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_8,                 2479
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_20_30,                 1846
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_fire,                 1468
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_buf_full,                36181
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_30_40,                  129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_valid,                 2965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: NewDataNestC,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_40_50,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_fire,                 1468
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_8,                 2533
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_50_60,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_valid,                 2965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall_for_noSpace,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_valid,               981620
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_60_70,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_fire,                 1468
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire,               981620
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_toReqArb_stall,                  288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_70_80,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_valid,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_buf_full,                32756
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_80_90,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire_first_issue,               969515
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_valid,                  220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_valid,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_fire,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: NewDataNestC,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success,               979396
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_90_100,                 1099
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_valid,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall,                  120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_fire,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_100_110,                  183
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall_for_noSpace,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed,                 2224
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_valid,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_110_120,                  109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success_once,               967318
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_alloc,                 9938
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_fire,                  213
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_fire,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_valid,                  177
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed_once,                 2197
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_120_130,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_fire,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_valid,               943876
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_130_140,                  997
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_valid,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire,               914515
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_toReqArb_stall,                  311
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_fire,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_140_150,                  212
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  788
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_full,                 5919
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_0,             11877576
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_valid,                  213
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,            121872585
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_1,                11081
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_150_160,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_buf_full,                32798
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire_first_issue,               912680
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_valid,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_160_170,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: NewDataNestC,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_fire,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_valid,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_valid,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall,                  106
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_170_180,                  302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_fire,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss_first_issue,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_180_190,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall_for_noSpace,                   59
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sum,            121872538
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_2,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_valid,                   70
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_valid,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_toReqArb_stall,                  322
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_valid,              1256802
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_mean,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_3,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_fire,                   70
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_fire,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire,              1256802
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_buf_full,                31814
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire_first_issue,              1231436
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_0,               764332
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: NewDataNestC,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_1,               723213
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success,              1250577
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_190_200,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_2,               636803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed,                 6225
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                95045
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_fire,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_fire,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_valid,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_normal,                18643
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_0,               470461
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                82267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_200_210,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_1,               510783
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success_once,              1225323
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,              1570758
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_overflow,                22785
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_flow,                18031
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_fire,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_hits,              5846681
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_valid,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_misses,              4475724
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_fire,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_hits,              2666288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,              2258888
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_210_220,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed_once,                 6113
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_2,               266597
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_220_230,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest,               583673
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,              4438642
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_alloc,                 9524
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,               108250
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,               558580
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_230_240,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_valid,              1208960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_0,               583062
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_240_250,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire,              1161932
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_250_260,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire_first_issue,              1157625
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_260_270,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss_first_issue,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_0,              1942058
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_misses,                62366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_valid,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_valid,              1793419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,              2370337
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_fire,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_req,              2728654
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_valid,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored,              2500219
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_fire,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_updated,               228435
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_valid,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,              3199093
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_fire,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,              3430043
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_0,             11878800
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,               422267
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_1,                 9873
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,               360232
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_2,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                49490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_valid,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,               334722
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                50346
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_fire,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                  249
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_0,              1947259
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire,              1793419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_290_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_0,              8876576
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire_first_issue,              1759278
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                 8834
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_3,                 5916
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,               292726
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                48299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_300_320,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_1,              1311633
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,              1918268
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_valid,                  112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,              2160412
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,               257152
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                29664
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_fire,                  112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                30395
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,              2705308
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_valid,                 2965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access2,              1268229
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_fire,                 1468
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access2,              1478396
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_1,              1311654
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success,              1779489
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                56048
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_1,             10040168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_2,               978171
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed,                13930
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_340_360,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_2,               980999
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success_once,              1745607
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_360_380,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_2,             10650591
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,               662081
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss2,                14365
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_valid,                  724
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed_once,                13671
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_0,              1784293
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_380_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_valid,              1720352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_400_420,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire,              1653828
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_0,              1784293
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: same_cycle_update_pf_flag,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_normal,                18216
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,               274866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_1,              1210296
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_420_440,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_1,              1210296
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire_first_issue,              1647511
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_440_460,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_2,               886202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,              7187603
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,               241875
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_fire,                  724
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss2,                14796
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useless_prefetch,                45899
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_flow,                18452
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,               251179
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_alloc,                 9905
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,               311243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss_first_issue,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_460_480,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_2,               886202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,              1757828
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_0,               676937
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_480_500,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,              1791969
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_0,               664024
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_500_600,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                 7679
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_0_0,               276114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_600_700,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                35403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_1,               563756
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_700_800,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,              1231435
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_1,               552394
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useful_prefetch,                  707
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,               281576
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_1_0,               185388
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,              1256801
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_800_900,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                 5290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_2,               517482
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                26291
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_900_1000,                   53
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access2,               969515
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_prefetch_hit,                 4631
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_0,             11878187
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,               260101
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_1,                10475
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_12_13,               232969
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_load_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access3,                 4403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_fire,               171008
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_2,               506844
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access2,               981620
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_1_stacks_used,                63214
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_2_0,               180757
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss2,                 2953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_13_14,               387341
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_2,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_3,               435945
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_2_stacks_used,                  729
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss2,                13202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_3,               427648
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: L2MissMatch_0,               912422
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                 5652
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_3_0,               114234
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_muti_fire,                72045
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                  207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                  207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss3,                 2069
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                42103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_14_15,               247209
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_3,                 5925
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_15_16,               211146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_0_1,             10318448
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                  128
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_1_2,              1065366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_4,               288983
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_16_17,               189054
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_normal,                18640
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_enq_req,               268226
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                  901
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_17_18,               151865
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_4,               283605
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_2_3,               366876
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: utilization,             25963633
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_req,               111459
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sum,             25963626
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_3_4,                86561
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_4_0,               109023
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_but_not_fire,                30048
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_18_19,               155397
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_flow,                18126
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_mean,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,               874684
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_4_5,                32490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_5,               165425
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_5_6,                10741
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_5,               162471
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_alloc,                 9613
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_19_20,               139654
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_6_7,                 5792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_5_0,                52534
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,              7187603
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                50746
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_6,               143636
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_7_8,                 3147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_6,               141161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sum,               766908
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_overflow,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_8_9,                 1781
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_6_0,                57194
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_20_21,               126663
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_mean,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_0_1,              4856734
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_0,             11878628
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_21_22,               116044
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_7,                44396
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_9_10,                 1163
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_7,                43563
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_10_11,                 1101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_7_0,                16829
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_total,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_1,                10043
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_22_23,               130541
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_succ,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sampled,                50746
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_1_2,              1242863
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_fail,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_8,                73758
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_11_12,                  435
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_2_3,              1196212
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_12_13,                  187
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_8,                72759
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_overflow,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_3_4,              1313281
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_8_0,                27670
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_13_14,                  173
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_9,                12743
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_14_15,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_9,                12561
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_2,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_23_24,               115543
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_15_16,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_9_0,                 6397
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_16_17,                  193
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_real_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_4_5,              1064445
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_5_6,               851024
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_10_20,                48499
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_6_7,               594350
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_20_30,                  168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_7_8,               359943
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_replayCarry,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_3,                 5922
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_24_25,               127064
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_wayPrediction,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_10,                35307
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                13554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_8_9,               181058
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_30_40,                  927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_10,                34868
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                 4706
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_25_26,                93752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                30616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_10_0,                15166
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                33642
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_26_27,               111866
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_normal,                18334
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_27_28,                90118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_11,                 5152
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_20_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_11,                 5091
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_28_29,               102844
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay.freeList: empty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                10879
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_9_10,               106424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_40_50,                  139
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_29_30,                78002
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_10_11,                64904
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_50_60,                  109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                 4009
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_11_0,                 3814
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_21_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_30_31,                64677
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                44980
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_11_12,                36959
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_60_70,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_22_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_12,                16537
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_70_80,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_12_13,                16206
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_23_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_12,                16315
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_31_32,                59814
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_80_90,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_13_14,                 9447
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                27713
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_32_33,                51364
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                12261
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_24_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_12_0,                 9035
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_90_100,                   96
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_14_15,                  669
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                 2792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_100_110,                  255
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_15_16,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                30964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_13,                 3027
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_25_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_33_34,                51241
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: full,               577356
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                38144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_110_120,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: exHalf,               234700
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                11179
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_34_35,                41815
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_120_130,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: empty,              4856734
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                 3907
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_13,                 3009
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_26_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_13_0,                 2619
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                24076
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: in,             15399012
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_130_140,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_27_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_14,                 9766
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_35_36,                46977
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out,             15239666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_140_150,                   82
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                29814
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_28_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_14,                 9661
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                 8104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_36_37,                43073
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out_try,             18328332
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_150_160,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                 2798
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_37_38,                47825
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_29_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                78700
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: fake_block,               376423
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_160_170,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                28277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_38_39,                36976
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_170_180,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                 7790
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_39_40,                33380
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_180_190,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                 2465
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_40_41,                21305
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_190_200,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                31687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_14_0,                 6156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_30_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_41_42,                23742
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_200_210,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                26441
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_15,                 2292
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_31_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_15,                 2280
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_210_220,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_42_43,                27889
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                12133
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_220_230,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_43_44,                24871
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                 3471
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_230_240,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_44_45,                30416
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_32_33,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_15_0,                 2208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_240_250,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_45_46,                23301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                22976
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_250_260,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_46_47,                18749
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                26245
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_260_270,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_47_48,                22202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                 8061
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_48_49,                48059
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                 3159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_280_290,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_33_34,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_49_50,                18423
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_16,                 6570
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_34_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_16,                 6469
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                12135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_50_51,                15588
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_16_0,                 4668
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_35_36,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_17,                 1830
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,               524090
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_51_52,                17601
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_36_37,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_17,                 1823
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_37_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_17_0,                 1816
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                15746
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_52_53,                22242
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_38_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_18,                 4965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_18,                 4899
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_18_0,                 3631
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_19,                 1140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_19,                 1136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                 2962
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                26345
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                 1935
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_53_54,                26812
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sum,               471400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_19_0,                 1016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                 9989
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_54_55,                20816
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_20,                 3725
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_20,                 3690
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                15538
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_55_56,                16246
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_20_0,                 2515
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_56_57,                16324
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_21,                  768
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_57_58,                24590
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_mean,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                 3181
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_21,                  766
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                 1982
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_58_59,                13584
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sampled,                26345
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                36651
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_59_60,                32485
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                18877
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_60_61,                18299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_overflow,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                 3712
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_61_62,                 5650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_21_0,                  361
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                 1924
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_0_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_62_63,                97218
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                13003
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_63_64,                73545
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_22,                 2650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,               170763
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                16850
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_22,                 2632
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_10_20,                24710
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                 5195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_22_0,                 1348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,               961245
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_20_30,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,              4438642
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                 2165
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_30_40,                  667
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_23,                  481
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_40_50,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                 2157
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_50_60,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                13990
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_60_70,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                  553
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_23,                  480
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_23_0,                  206
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_70_80,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_24,                 1418
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_24,                 1402
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_24_0,                  752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,            121872585
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                 2227
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_80_90,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                 1866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,             14826780
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_25,                  184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_25,                  184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_90_100,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                13994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_25_0,                  128
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,            107046317
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_26,                 1014
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_nums,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_26,                 1006
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_26_0,                  601
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_27,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_set_way_match,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_27,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_0_1,              9552460
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_27_0,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_1_2,              1102234
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_valid,              1416849
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue: ProbeL1DCache,                  272
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_valid,                  328
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: reset_timeout,                  182
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_100_110,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                  529
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_valid,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_fire,              1413876
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_fire,                  328
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.prefetchMetaArray: meta_refill_num,                77091
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_valid,              1416849
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.metaArray: meta_refill_num,                77091
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_fire,              1413876
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_valid,                  388
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                 2269
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_fire,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                 3014
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_valid,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                15235
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsx,                  616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_110_120,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_fire,              1414309
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_fire,                  321
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_valid,              1417282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_valid,                 6964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_5: part_data_read_counter,              4099408
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_fire,              1414302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_fire,                 6883
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_fire,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                  916
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_2_3,               439444
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_valid,             18328332
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_28,                  838
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                 2168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_valid,              1417275
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_valid,                 6569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_120_130,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysx,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_fire,                 6569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                10525
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsy,                  207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_130_140,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysy,                 1344
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                14362
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_valid,                 6964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_fire,                 6883
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_valid,                 6569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_140_150,                  175
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_should_strict,                  992
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_150_160,                  111
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                 2734
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_28,                  834
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_fire,             15239666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_28_0,                  753
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_3_4,               202707
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_valid,             16400886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_29,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                 2291
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_fire,                 6569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_valid,                 7169
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_fire,                 6940
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_valid,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_valid,                 6582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_fire,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_fire,                 6582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_strict_failed,                  843
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_hit,                74191
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_29,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_4_5,               137514
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_fire,             15239666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_29_0,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_5_6,                88721
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_30,                  789
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_6_7,                62379
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_valid,             18328332
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_7_8,                49110
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_valid,                 7169
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_valid,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_miss,                44406
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_8_9,                41836
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_fire,             15239666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_30,                  785
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_9_10,                30430
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_valid,             16400886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_30_0,                  750
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_10_11,                28010
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_fire,             15239666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_31,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_160_170,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_11_12,                22238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_31,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_hit,                20472
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_170_180,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_fire,                 6940
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_fire,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_valid,                 6582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_180_190,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_31_0,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_12_13,                17066
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_32,                 1296
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_190_200,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_fire,                 6582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_valid,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_200_210,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_32,                 1290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_13_14,                19446
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_32_0,                 1240
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_fire,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_valid,                14510
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_210_220,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_miss,                 4913
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_14_15,                14805
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_33,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_220_230,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_valid,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_fire,                14510
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_hit,                63177
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_33,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_15_16,                13262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_33_0,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_16_17,                22700
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_34,                 2171
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_230_240,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_valid,                14447
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_fire,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_34,                 2165
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_17_18,                15689
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_34_0,                 2061
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_18_19,                 8745
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_35,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_0,               216358
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_fire,                14447
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_0,                22237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_valid,                14659
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_miss,                55420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_240_250,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_fire,                14659
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_hit,                17994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_19_20,                 5207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_35,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_miss,                 7391
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_250_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_20_21,                 3322
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_35_0,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_hit,                46963
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_valid,                14610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_260_270,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_36,                 3028
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_21_22,                 5086
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_36,                 3001
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_fire,                14610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_1,               205613
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_36_0,                 2672
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_22_23,                 2290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_270_280,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_37,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_23_24,                 1553
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_37,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_0,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_24_25,                 1462
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_37_0,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_25_26,                 2295
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_2,               221118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_0,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_0,               296505
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_1,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_0,               145097
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_1,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_2,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_1,               317672
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_2,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_3,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_26_27,                  858
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_38,                 5606
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_27_28,                  718
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_38,                 5547
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_2,               392855
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_3,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_280_290,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_28_29,                  847
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_38_0,                 3340
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_fire,                83280
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_4,                21192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_stall,                  153
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_4,                21192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_5,                21016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_5,                21016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_39,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_29_30,                  427
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_39,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_miss,                71634
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_290_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_30_31,                  362
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_39_0,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_hit,                13667
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_6,              1416954
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_miss,                11718
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_31_32,                 1023
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_40,                21670
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_hit,                35170
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_32_33,                  140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_40,                21322
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_6,              1413981
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_40_0,                 7938
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_33_34,                  139
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_miss,                83427
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_7,                  112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_hit,                10576
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_41,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_34_35,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_7,                  112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_35_36,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_41,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_miss,                14809
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_41_0,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_36_37,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_42,                96041
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_cancel,                  426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_42,                94154
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_8,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_42_0,                29354
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_8,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_43,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_9,              2902965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_9,              2902965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             11894528
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_43,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_redirect_recover,               314714
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_10,              1774440
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_43_0,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_44,               334457
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_fire,                83280
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_10,              1774440
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_44,               328286
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_44_0,                75093
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_stall,                  153
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_11,              1209600
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_45,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_11,              1209600
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR.freeList: empty,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_45,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_45_0,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sum,             18911675
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_46,               469887
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_46,               460474
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_fire,               248555
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_pred,               653248
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_0_1,              4855420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_correct,               602569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                  135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_1_2,              1808159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_2_3,              1796205
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_3_4,              1526760
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_4_5,              1056019
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_5_6,               525928
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_46_0,               130007
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_47,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_wrong,                50679
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_6_7,               223799
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_differs,               531847
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_7_8,                84272
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_8_9,                18023
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_fire,               166560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_9_10,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_10_11,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_fire,                81995
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sum,             18877622
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_fire,                  272
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_updated,                33956
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_47,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_inc,                14387
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_47_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: redirect_num,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_num,              4147384
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_dec,                19569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sum,              3880790
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_na,                64640
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_correct,                33107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             11894503
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_wrong,                16064
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na,                35335
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_overflow,               603359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_0_1,              9792645
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_0_1,              4875462
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_failure,                 8811
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_1_2,              1780716
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_2_3,              1793178
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_success,                93096
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_3_4,              1538181
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_1_2,               926499
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_mispred,               105277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_4_5,              1065744
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_reset_u,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_2_3,              1175466
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_5_6,               530306
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: full,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_6_7,               213699
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_7_8,                79292
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                  135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_8_9,                18025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_9_10,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_fire,                  272
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_1,                 5211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_handle,                 1142
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_1,                16209
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_0,                  420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_2,                 6666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_fire,               111314
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_3: part_data_read_counter,              3813760
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_stall,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_2,                26697
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_2: part_data_read_counter,              3534460
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_0_1,              9200983
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_3,                  630
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_1,                 1016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_hit,               337844
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_1_2,               888205
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_miss,               373719
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_4: part_data_read_counter,              4482944
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_piq_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_3,                 8018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_2_3,               645279
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_4,                  909
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: prefetch_req_send_L2,               255691
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_3_4,               297550
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_4,                14274
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_1_way_hit,              5877324
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_4_5,               240172
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_pred,               156269
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_1_way_hit,                 1761
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_0: part_data_read_counter,              5057000
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_1: part_data_read_counter,              4050752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_correct,               141698
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_5_6,               135905
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count,                 2152
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count_filtered,                  568
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_count,                  568
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_wrong,                14571
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_cycle,             41708707
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_differs,               125225
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_updated,                 6969
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_resp_count,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_resp_count,                48477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_fire,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_inc,                 2749
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_6_7,                92836
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_dec,                 4220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: inflight_cycle,             11746801
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_na,                13663
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_7_8,                63747
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_correct,                 7215
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_8_9,                52766
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_wrong,                 2338
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_fire,                  316
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter0,             11888769
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na,                13401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_9_10,                41232
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0,                15040
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_failure,                 1365
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_10_11,                38543
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0_has_empty,                14097
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_success,                17040
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_11_12,                28592
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way0,              1684344
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_mispred,                19175
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter1,                 5810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_stall,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_12_13,                24409
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter2,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_fire,                53106
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_13_14,                21512
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_reset_u,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_stall,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_fire,                57778
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_stall,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1,                15430
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_14_15,                16829
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1_has_empty,                14454
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_15_16,                15702
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_1,                  875
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way1,              1456247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_fire,                83280
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_16_17,                13449
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_17_18,                19482
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_1,                 2753
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2,                14896
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_18_19,                13684
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_fire,               332782
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_stall,                  785
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count,                89616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count_filtered,                42230
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_count,                42228
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_cycle,             92959849
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_resp_count,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_2,                 1258
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_19_20,                11757
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_2,                 5165
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_resp_count,                48477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_20_21,                 7439
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: inflight_cycle,             11882847
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2_has_empty,                13922
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_3,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter0,             11182954
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_21_22,                 4697
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_3,                 1379
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way2,              1338049
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_fire,                77091
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_4,                  161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter1,               661757
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_stall,                  169
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_4,                 2836
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3,                15239
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter2,                43621
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_fire,               255691
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_22_23,                 5308
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter3,                 4959
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_stall,                  616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter4,                  841
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_23_24,                 2416
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_write_blocks_read,                 2048
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3_has_empty,                14323
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_24_25,                 1984
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_pred,               686841
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter5,                  193
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter6,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way3,              1380641
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_commit,               261779
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter7,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter8,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_25_26,                 1961
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_pred,               709531
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_receive,              4552923
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter9,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_fire,               154182
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter10,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter11,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_commit,               251718
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_send_piq,               258269
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter12,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_fencei,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_pred,               240919
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_commit,               116621
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_26_27,                 1519
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_fire,               154182
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_pred,               425959
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_27_28,                 2229
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_behind,              2939721
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_commit,                34566
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_28_29,                 1058
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_miss,                15430
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_29_30,                  660
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req,                33184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_2: part_tag_read_counter,              1524710
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_pred,              9831361
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_30_31,                  617
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req_stall,                  113
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_commit,               637779
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_0,                20889
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_31_32,                 2088
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_req,               129303
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,               785436
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_except,                15918
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_mainPipe,               286151
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_pred,               250297
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_commit,                64640
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_0,                18657
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_missUnit,                15509
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                97969
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_pred,              2063250
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: utilization,             41933546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_cache,              1311813
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                17072
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_req,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Total,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_req,                20063
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,              2135014
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_pmp,                   64
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall,                 4145
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: waitInstr,             10679482
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_commit,               664684
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: stall_cycle,              1825486
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_pred,               312207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sum,             31254064
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_commit,                60512
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_mean,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_1,                20874
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Total,                77091
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall,                  311
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Miss,                 2763
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_pred,               161709
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Total,                71341
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_commit,                44902
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpBusyTable: busy_count,             56428136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_pf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,              2562981
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_piq,                 6518
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,              1584168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_hits,              3019516
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                83920
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_misses,              7302889
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                20325
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hits,              1231398
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_pred,               192518
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: drop_prefetch,                 7077
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_misses,              1497256
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_commit,                19081
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Miss,                12016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mainpipe,                  196
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_flow,               128922
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_read_hit_pred_miss,               211264
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_alloc,                 3704
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_0_1,              5661917
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_pred,               222826
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_1_2,               255877
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_commit,                 6476
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Total,                10117
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mainpipe,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_fire,                60689
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_prefetch,                82140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_stall,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_0,                94925
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_normal,                57782
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_pred,             11005351
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_2_3,               517778
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_commit,               152159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_3_4,               560505
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_pred,               141681
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_4_5,               391355
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_commit,                13663
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_3: part_tag_read_counter,               523943
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_5_6,               327372
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_pred,               889260
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_burst,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_6_7,              4179806
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_commit,               130971
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_check,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sum,             31254064
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,              5041792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_0,                38616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                36257
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_0,               207754
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,              5041792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_1,                90194
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.exceptionBuffer: exception,                 2821
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_pred,              2910386
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_0,             11894532
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_commit,               684481
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_1,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_mean,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_pred,                42124
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Miss,                 2503
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sampled,              6232693
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_commit,               111174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_pred,              2887875
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid,              1208960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_commit,               788355
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Total,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Miss,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_pred,                22511
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid_not_ready,              1208960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_commit,                 7300
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_1_2,               255877
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_2_3,               517778
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_pred,              2952510
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_3_4,               560505
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_commit,               795655
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Total,               231424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_dir,                 2305
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Miss,                25571
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_1,                37231
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,              2603425
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_1,               201174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,              2604715
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_2,               100146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,              2582030
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_2,                42606
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                97969
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_mispred,                68265
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_4_5,               391355
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_unconf,                75717
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_5_6,               327372
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_not_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_mispred_but_tage_correct,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_6_7,              4179806
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid,               943876
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_correct_and_tage_wrong,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sum,             41933540
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid_not_ready,               943876
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_mergeA,                  142
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_mean,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_dir,                  182
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Total,                  706
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_2,               201063
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,              2427800
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_3,               105287
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                10498
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_3,                41665
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,              2577602
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_3,               202128
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                16615
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_0,             11852399
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Miss,                  111
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_1,                41534
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_2,                  677
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_3,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_fire,                60689
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_stall,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                 4428
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_4,                89141
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                 4713
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_4,                35562
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkC,                  438
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Total,                60689
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_4,               203200
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                 1492
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Miss,                 2723
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshrTask,                 1224
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_0_1,              3836432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access,                 3866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                  133
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_5,                92095
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                 1209
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Total,                22695
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mshrTask,                  130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: hit,                 1155
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_not_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_1_2,               270795
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access0,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_1_stacks_used,                64868
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access1,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Miss,                13647
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count,                69585
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sum,             32028620
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_5,                38971
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_2_stacks_used,                  756
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_2_3,               537359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access2,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Total,                36695
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count_filtered,                 5683
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access3,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_3_4,               580410
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Miss,                11379
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_count,                 5681
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_5,               202442
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_mean,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_fire,               121378
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_valid_train_req,              3240789
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_4_5,               411100
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access4,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_5_6,               348687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_0,               285419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access5,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_6_7,              5909827
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_1,              1791453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access6,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_cycle,             41532549
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Total,                 8783
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_fire,               121378
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access7,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_10,                45708
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_6,                96954
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sampled,              5041791
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access8,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_11,               393878
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access9,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_100,                44444
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_resp_count,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Miss,                 3057
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_resp_count,                48477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Total,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: inflight_cycle,             11883261
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_6,                39162
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Miss,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter0,             11797302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_6,               209850
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_101,               608406
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access10,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                  138
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Total,                   74
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter1,                92085
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                   89
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access11,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_110,                 6354
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access12,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_111,                65127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access13,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_replace_the_neighbor,                 5626
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access14,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_7,                93134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_valid,              3728066
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access15,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_cannot_accept,               487277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access16,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_alloc,               381925
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access17,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_update,              2858864
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access18,                   53
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_plus_one_hit,                12736
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access19,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_minus_one_hit,                32842
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access20,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_valid,              3240788
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_1_2,               434048
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_7,                36533
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_2_3,               696134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_7,               203659
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_3_4,               623918
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter2,                 4658
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Miss,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter3,                  533
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_not_send_pf,              3226189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access21,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_decr_pf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_4_5,               391604
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_8,                89576
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter4,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access22,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_incr_pf,                14599
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_5_6,               383871
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_8,                37395
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_6_7,               253523
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_8,               204915
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_7_8,               237653
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_9,                95682
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_8_9,               302225
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access23,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s3_pf_sent,                14599
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_9,                39646
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_9_10,               546847
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access24,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_sent,                14361
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access25,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_blocked,                  238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_9,               203929
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_10_11,               386434
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_10,                96119
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_11_12,               190823
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_10,                38616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_12_13,               136703
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: pf_sent,                28960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access26,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_10,               198766
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_13_14,                87318
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access,              5758336
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_11,                89820
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_14_15,               106682
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: hit,              5736042
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access27,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sum,              4514180
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access0,                68338
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access1,                79897
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access28,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_15_16,               135992
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_11,                36283
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access29,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access30,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intBusyTable: busy_count,            270631295
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access31,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_0_1,              9191506
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_11,               203205
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_16_17,               128016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_12,                91808
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access2,               107027
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_1_stacks_used,                64814
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access3,                95223
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_2_stacks_used,                  776
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_12,                37517
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access32,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray: tag_read_counter,              7711546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_1_2,              1602489
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_12,               207481
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3MissMatch_0,               789884
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access4,                21915
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access5,                77493
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_0_1,              9802685
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access6,                19658
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_1_2,               671487
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access33,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_2_3,               820104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access34,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_13,                97591
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_3_4,               101660
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sum,               586124
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access35,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_4_5,                69528
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_13,                39624
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access7,               347344
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_2_3,               515545
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access8,                76533
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_13,               200408
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_3_4,               228081
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access9,                41419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_4_5,               191035
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access10,               203125
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_5_6,               103400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access11,                82970
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1241
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_6_7,                72110
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access12,                17726
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_7_8,                51706
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access13,                57241
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_8_9,                41973
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access14,                76397
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                  117
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_9_10,                32131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access15,               219958
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                   93
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_10_11,                31033
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access16,               194643
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_11_12,                22401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access17,                61224
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_5_6,                39944
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_6_7,                27892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access36,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_14,                96415
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access18,                25215
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_12_13,                19988
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_7_8,                21400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access37,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_8_9,                 9940
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access38,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_9_10,                 9694
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access39,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_10_11,                  230
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_0_1,             11387960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access40,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_11_12,                  223
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_1_2,               467128
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access41,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_13_14,                17560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access19,               111802
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_14,                38710
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_14_15,                13554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access20,                47242
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_14,               200478
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_15_16,                13054
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access21,               110278
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_16_17,                10833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access42,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_15,                91380
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_17_18,                10892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_15,                37953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access22,                78421
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_15,               201031
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access43,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_2_3,                27441
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_16,                97424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access23,                30835
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_18_19,                11351
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access24,                35955
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_19_20,                 9026
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_16,                41372
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access25,                29936
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_16,               207140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access44,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_3_4,                 4885
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_17,               103869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access26,               220837
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_20_21,                 5930
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access27,                78389
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access45,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sum,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_17,                41551
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_21_22,                 3552
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access28,                19896
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_22_23,                 4513
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_17,               204731
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_4_5,                 3627
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access46,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_18,                92201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access29,               171946
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_23_24,                 1835
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_5_6,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access47,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_6_7,                 1381
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill0,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_24_25,                 1555
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_25_26,                 1378
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access30,               193850
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_26_27,                  966
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access31,               210207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_27_28,                 1817
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill1,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_7_8,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_18,                37223
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill2,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_18,               202342
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_28_29,                  731
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access32,               334923
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_19,                93159
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_29_30,                  528
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_19,                39496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_8_9,                  274
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill3,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_0_1,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_9_10,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill4,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_10_11,                  206
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill5,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_19,               205361
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_30_31,                  391
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access33,                53941
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_31_32,                  837
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access34,               423547
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_20,                96867
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_11_12,                  310
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_20,                37686
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill6,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_12_13,                  472
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill7,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_13_14,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill8,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_14_15,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill9,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill10,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_32_33,                  304
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_20,               200664
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill11,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_15_16,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access35,               409837
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_21,                88370
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_16_17,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill12,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_17_18,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill13,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_18_19,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill14,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_19_20,                   70
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill15,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_21,                36092
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_33_34,                  265
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access36,               165776
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_34_35,                   97
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_21,               204578
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill16,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_20_21,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill17,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access37,                71526
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_35_36,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_22,                97623
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_21_22,                  127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill18,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_22_23,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill19,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_22,                38951
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_36_37,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access38,               176136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_37_38,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_22,               197895
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: hash_conflict,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_23,                93447
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill20,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_38_39,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access39,                54078
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_0,              1116220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_24_25,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_23,                39725
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access40,               155143
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_23,               206064
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access41,               225219
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_24,                92802
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access42,               106319
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access43,               105575
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access44,               165806
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access45,               193309
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                  116
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_24,                37538
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_1,               847260
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill21,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_26_27,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_2,               684593
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_24,               198201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill22,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_0,               498606
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill23,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_1,               435579
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill24,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access46,               373028
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access47,               101915
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill0,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill1,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_2,               317393
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill25,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_25,                98178
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill2,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_25,                39453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill3,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill4,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_25,               196885
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill5,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_26,                90867
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill26,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_26,                38176
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill6,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_0,               178763
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest,               216358
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill27,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_0,               215438
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill28,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill29,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill30,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_0,                 4442
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_0,               117158
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill31,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_0,                 3139
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_0,               113097
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill32,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_0,                 4349
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_0,                94667
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill33,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_0,                 3215
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill7,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill8,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill9,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill10,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_0,                 3558
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_0,                91543
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill34,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_1,                80327
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill35,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_1,                83542
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_0,                  842
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill36,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_1,                66886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_0,                 1232
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill37,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_1,                76522
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_0,                  675
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill38,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_2,                68330
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_0,                 9767
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill39,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_26,               203589
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_2,                69122
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill11,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill40,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_2,                54492
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_0,                 1725
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill41,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_2,                61440
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_0,                  492
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill42,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_0,              1942148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_0,                  264
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill43,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_0,              1947190
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_0,                 1227
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill44,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_0,              9198091
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_0,                  258
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill45,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_1,              1311633
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_0,                  555
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill46,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_1,              1311702
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_0,                  555
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill47,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_1,              9835635
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_0,                 1124
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_0,                  321
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_2,               978202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_0,                 1124
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_0,                  321
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_2,               983720
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_1,               250443
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_1,                  207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_2,             10250781
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_1,                  207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_0,              1793419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_2,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_0,              1793419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_2,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill12,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_0_1,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill13,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill14,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_27,                89377
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_0,                34141
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_27,                36800
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill15,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_3,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_27,               201964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_3,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_1,                10288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_4,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_1,              1256802
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_1,                 9094
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_4,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_1,              1256802
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_1,                 2265
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_5,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_28,                95082
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill16,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_28,                37761
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_1,                  426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_5,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_1,                25366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_1,                 2288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_28,               204705
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill17,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_29,                91813
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_1,                 1122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_2,               981620
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_1,                 1321
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill18,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill19,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill20,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill21,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_1,                  369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_6,                  140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_2,               981620
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_29,                37374
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill22,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_29,               208196
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_6,                  140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_2,                12105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_30,                94066
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_1,                16482
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_7,                  159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_30,                38426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_0,               566211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_1,                15245
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill23,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_30,               200250
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_1,                 1964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_0,               554590
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_31,                94104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_1,                 1312
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_7,                  159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_0_0,               332481
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_1,                  865
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_8,                  195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_1,                  692
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_1,               425754
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_31,                37684
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_8,                  195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_1,               416809
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_1_0,               284018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_9,                   97
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_2,               431455
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill24,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill25,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_9,                   97
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_2,               422238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sum,                 1314
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill26,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill27,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_2_0,               171227
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_3,               326674
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sum,                41715
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_3,               319856
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_3_0,               113455
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_0_1,             11893419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_4,               347269
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_1_2,                 1076
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_4,               339208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_31,               202758
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill28,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_4_0,                95333
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_2_3,                  107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill29,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill30,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill31,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_0_1,             11854915
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_3_4,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_5,               258901
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_1_2,                37797
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_5,               253027
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_2_3,                 1860
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_5_0,                50787
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.fpBusyTable: busy_count,             56428136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_20_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                31961
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill32,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_21_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill33,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_22_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                37612
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_6,               252954
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_3_4,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_override_0,               431880
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_23_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_6,               248171
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_4_5,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_6_0,                57618
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill34,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_24_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill35,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_25_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_26_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill36,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sum,             19109806
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_5_6,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_7,               166591
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill37,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_27_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_7,               163714
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_6_7,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill38,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_28_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_7_8,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_7_0,                26103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sum,                 1277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_8_9,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_8,               161184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_9_10,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_8,               158038
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_8_0,                30519
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_9,                71616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_0_1,             11893435
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_9,                70498
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_1_2,                 1082
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_9_0,                16594
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_29_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill39,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_30_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill40,                   53
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_31_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_10,                44244
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_2_3,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_10,                43299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill41,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_32_33,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_10_0,                18609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_3_4,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill42,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_33_34,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill43,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_34_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill44,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_35_36,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill45,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_36_37,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill46,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_11,                17271
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill47,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_fire,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_0_1,              5214632
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_11,                17039
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_11_0,                 6432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_valid,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_fire,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_valid,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_fire,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_1_2,              1624994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_valid,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_fire,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_valid,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_2_3,              1742183
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access,              1553314
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_12,                21563
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_12,                21226
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_12_0,                12957
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_3_4,              1198400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_dispatch_bypass_0,               952704
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_13,                10524
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_select_0,                60816
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_4_5,              1014044
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_13,                10422
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest,               431646
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_13_0,                 2828
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest_override_select_0,               431646
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_14,                14154
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_fire_0,              1521481
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_14,                13951
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_valid_0,              1521481
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_5_6,               534258
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: srcState_ready_0,             16225858
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_6_7,               360110
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: hit,              1524938
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access0,                40247
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_7_8,               130859
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access1,                16942
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_8_9,                75063
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_fire_0,              1414309
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_14_0,                 7706
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_valid_0,              1417282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_15,                 5026
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_9_10,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_15,                 4981
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_0,               986948
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_15_0,                 1425
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_0,               966715
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_16,                10807
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: not_selected_entries,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_0,               301430
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_16,                10656
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_16_0,                 4237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_1,               363608
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_17,                 1486
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access2,                17115
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access3,                 5755
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access4,                 3833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_1,               354772
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sum,                30247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_17,                 1469
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_0,               106611
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access5,                 4810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_17_0,                  832
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_18,                 8633
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_18,                 8523
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access6,                12537
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_0_1,              9802685
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access7,                17133
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_1_2,               671487
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_2_3,               515545
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access8,                28098
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_2,                80693
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_18_0,                 2650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access9,                 6419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_3_4,               228081
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sum,             18878899
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access10,                13311
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_4_5,               191035
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access11,                 4559
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_5_6,               103400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access12,                 5931
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: drop_prefetch,                 7437
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access13,                12006
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_6_7,                72110
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_flow,               125438
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access14,               223094
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_7_8,                51706
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_19,                 1156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_2,                78848
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_8_9,                41973
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access15,                 6335
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_9_10,                32131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,             11888632
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_0,                22369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_19,                 1139
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                 1991
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_19_0,                  541
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_10_11,                31033
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access16,                10320
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_alloc,                 3337
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_11_12,                22401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                 1485
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_20,                 3972
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_12_13,                19988
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access17,                16798
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_13_14,                17560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_prefetch,                82760
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access18,                 8538
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_14_15,                13554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_normal,                53718
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access19,                28073
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_15_16,                13054
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access20,                 5167
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_mergeA,                  177
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access21,                 6049
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_16_17,                10833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_0,             11855098
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access22,                 7473
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_17_18,                10892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_1,                38408
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_0_1,              4875005
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access23,                11251
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_18_19,                11351
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_2,                 1097
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_1_2,              1780912
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                  459
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_3,                12329
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_3,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access24,                 3632
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_19_20,                 9026
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access25,                15941
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_2_3,              1793226
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_20_21,                 5930
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access26,                15794
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_21_22,                 3552
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access27,                 4548
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                 1383
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_22_23,                 4513
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_3,                11986
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access28,                 2954
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                 1029
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_23_24,                 1835
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_20,                 3914
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                  247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_0,                 2884
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_20_0,                 1954
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                  174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_21,                  584
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                  119
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_4,                 1661
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_21,                  578
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_4,                 1613
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_21_0,                  414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_8_9,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_0,                  433
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_22,                 1929
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_9_10,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_3_4,              1538207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_10_11,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_22,                 1892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_11_12,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_4_5,              1065833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access29,                 5755
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_24_25,                 1555
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access30,                 3886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_5_6,               530355
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_25_26,                 1378
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_5,                  301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_12_13,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_22_0,                 1457
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_5,                  287
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_13_14,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_0,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_23,                  377
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access31,                44992
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_26_27,                  966
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access32,                22088
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_6_7,               213737
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_23,                  376
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_7_8,                79302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_14_15,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_23_0,                  294
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access33,                12629
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_27_28,                 1817
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_8_9,                18026
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access34,                10766
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_28_29,                  731
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access35,                55434
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_24,                 1644
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_15_16,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_24,                 1614
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_6,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_24_0,                 1146
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_29_30,                  528
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_9_10,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_16_17,                  992
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_6,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access36,                20634
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_30_31,                  391
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access37,                13781
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_31_32,                 1569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access38,                10988
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3C_ReleaseCnt_Total,                57446
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access39,                 9870
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Total,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access40,                 9241
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access41,                 7206
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Total,                 2763
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access42,                 7671
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Miss,                 1381
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Total,                12016
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access43,                12257
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access44,                12686
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Miss,                 8795
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                  118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access45,                10233
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Total,                 2503
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                  108
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access46,               773281
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Miss,                 1502
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access47,                 4737
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Total,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_25,                  256
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_0,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_25,                  253
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill0,                  121
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Miss,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill1,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_25_0,                  146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill2,                  131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_26,                 1338
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill3,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Total,                25571
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill4,                  107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Miss,                15830
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill5,                  108
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Total,                  111
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill6,                   98
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Miss,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill7,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Total,                 2723
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill8,                  100
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Miss,                 1023
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill9,                   99
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Total,                13647
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill10,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill11,                  100
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_7,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_7,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_26,                 1322
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_26_0,                  892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_27,                  150
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Miss,                11529
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_27,                  150
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_8,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_27_0,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_8,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_28,                  998
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill12,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Total,                11379
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill13,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Miss,                 8777
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill14,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_28,                  981
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_9,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_28_0,                  586
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_29,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_29,                   90
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_9,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Total,                 3057
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_fire,                50953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                26869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_29_0,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                  102
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_30,                  848
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                  100
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_10,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_30,                  833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_10,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_30_0,                  454
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_31,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_31,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_11,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_31_0,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_11,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_32,                  752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_32,                  739
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_32_0,                  436
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_33,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_33,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill15,                   89
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Miss,                 2046
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill16,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_33_0,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill17,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Total,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1152
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill18,                   64
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Miss,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill19,                   64
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_34,                 4346
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill20,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Total,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill21,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill22,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_34,                 4323
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill23,                   84
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill24,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill25,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill26,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_34_0,                  613
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_35,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_0,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_35,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_0,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_35_0,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_0,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_36,                 9354
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_0,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_36,                 9270
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_0,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_36_0,                 1905
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_0,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_0,                  139
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_37,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_0,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: redirect_num,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill27,                   56
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_num,              1488696
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_37,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sum,              1417282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_37_0,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                  866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_38,                26104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill28,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sum,           3054145096
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_mean,                  256
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_38,                25764
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_overflow,              1417282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill29,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill30,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_0_1,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_38_0,                 6484
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_39,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill31,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_fire,                50953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_fire,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_39,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_valid,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill32,                  206
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_0_20,               469337
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill33,                  204
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_fire,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_39_0,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_valid,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill34,                  258
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill35,                  251
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill36,                  243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill37,                  240
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill38,                  237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill39,                  238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill40,                  141
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_fire,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_40,               118995
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_valid,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_40,               116913
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_fire,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_40_0,                13326
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_valid,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_41,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_41,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_41_0,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_1,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_42,               195240
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_42,               190758
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_42_0,                30273
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_43,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_1,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill41,                  146
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_fire,               101906
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_43,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                  207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_43_0,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_stall,                 2561
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_20_40,               320557
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill42,                  124
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                  207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_44,               263414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_40_60,               344081
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_1,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_0,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_44,               258222
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_1,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_1,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_44_0,                75624
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_60_80,                32146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_2,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_1,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_45,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_3,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_1,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_80_100,               222445
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_1,                  111
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_4,                  220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_100_120,               149399
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_45,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_5,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_1,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_45_0,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_1,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_120_140,               125152
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_46,               341836
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sum,                  709
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_1,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_46,               334686
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sum,                  420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill43,                  123
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill44,                  121
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_46_0,               235818
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_47,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_47,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill45,                  148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill46,                   99
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_140_160,               108571
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill47,                   99
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_47_0,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,            130342174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sum,            130342155
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_0_1,             11893959
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: redirect_num,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_1_2,                  594
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_num,              4147474
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_2_3,                   56
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_mean,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_160_180,               267852
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,             11894211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sum,              4031840
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_180_200,               473424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_3_4,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_200_220,               151112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                  378
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_220_240,               494493
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_240_260,               862242
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_overflow,               943560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_0_1,             10044869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_overflow,                 1309
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_260_280,              2355922
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_fire,               101906
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_1_2,               611202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_stall,                 2561
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_2_3,              1238539
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_280_300,               637502
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: full,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,              3836432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access,              3059919
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_300_320,              1483300
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,               270795
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_320_340,              1614555
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: hit,              3026432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access0,                34575
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,               537359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_340_360,               973555
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access1,                77832
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_360_380,               350907
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               580410
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,               411100
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access2,               301675
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_380_400,               458058
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access3,                40692
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access4,                53310
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_400_420,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                  150
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               348687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_420_440,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,               274911
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_440_460,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_460_480,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access5,                42689
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access6,                49777
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_480_500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access7,                80182
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_500_520,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access8,                87940
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,               256871
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,               258806
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_520_540,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access9,                36619
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access10,               232031
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_540_560,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,               357362
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_560_580,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_580_600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,               313745
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_600_620,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_620_640,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access11,                47676
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_640_660,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access12,                28128
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,               213952
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_660_680,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access13,                42532
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access14,               208274
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access15,                36239
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_680_700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,               204846
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,               198216
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,               184048
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,               197876
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,               188215
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,               121272
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,               131450
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_700_720,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,               129404
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,               124298
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access16,               150617
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access17,                38540
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,               111453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access18,                47409
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_720_740,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,               109285
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access19,                37719
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,               111200
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access20,               104273
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_740_760,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,               121619
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_760_780,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access21,                54365
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_780_800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,               110381
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_800_820,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access22,                28808
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_820_840,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,               106615
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_840_860,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access23,               237019
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access24,                55616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_860_880,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access25,                43162
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,               145929
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access26,                52234
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,               126828
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,               110734
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,               109322
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_880_900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,                86621
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access27,                54496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,                80578
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_900_920,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access28,                87791
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,               254219
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_920_940,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access29,                40829
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_fire,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_940_960,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access30,                38039
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_960_980,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access31,                78957
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_fire,                50953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_980_1000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access32,                73863
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_stall,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1000_1020,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access33,                63420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,               237150
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access34,                60069
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_all,                50953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,               170760
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1020_1040,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access35,                61207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,               186162
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_all,              6869934
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,               112397
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access36,                59762
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1040_1060,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access37,                60368
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,               149575
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,               133201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,                49554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,                59487
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,                29460
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                17771
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                12874
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1060_1080,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access38,                61285
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1080_1100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                 5116
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                 3030
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                 3234
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access39,                82806
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type1,                 1381
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,              1645417
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type1,               169116
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access40,                88832
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1100_1120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,              2300998
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access41,                87435
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type2,                 8795
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,              3836432
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type2,              1070827
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1120_1140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1140_1160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type3,                 1502
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access42,               101455
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1160_1180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type3,               159949
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access43,                70816
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1180_1200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type4,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access44,                60886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1200_1220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type4,                  216
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access45,                63978
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1220_1240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type5,                15830
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access46,               226551
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1240_1260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type5,              2519445
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access47,                59044
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1260_1280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type6,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill0,                  359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1280_1300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,              2239381
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type6,                 4466
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1300_1320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill1,                  399
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type7,                 1023
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1320_1340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill2,                  432
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type7,               132615
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1340_1360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill3,                  494
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type8,                11529
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1360_1380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: ibuffer_IDWidth_hvButNotFull,              2055955
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill4,                  436
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type8,              1440625
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type9,                 8777
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill5,                  479
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1380_1400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill6,                  490
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type9,              1093410
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1400_1420,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill7,                  561
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type10,                 2046
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1420_1440,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_0,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1440_1460,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill8,                  446
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type10,               277091
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_0,                 1189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type11,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill9,                  477
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type11,                 2174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1460_1480,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill10,                  406
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill11,                  397
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1480_1500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1500_1520,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill12,                  498
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1520_1540,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill13,                  501
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1540_1560,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill14,                  501
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1560_1580,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_0,              1627135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill15,                  498
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill16,                  517
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_1,              1093726
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1580_1600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill17,                  496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_2,               831331
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1600_1620,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill18,                  475
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_0,              1351615
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1620_1640,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill19,                  457
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_1,               867971
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1640_1660,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill20,                  465
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_2,               464639
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1660_1680,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_0,                 7137
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1680_1700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill21,                  448
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest,               292221
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill22,                  465
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_0,               290896
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1700_1720,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_0,                 8962
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill23,                  420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1720_1740,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill24,                  528
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_0,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill25,                  528
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1740_1760,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill26,                  524
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1760_1780,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_0,               199392
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill27,                  483
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1780_1800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_0,               178476
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill28,                  442
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1800_1820,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_0,                90755
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_0,                 1815
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill29,                  479
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_0,                67513
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1820_1840,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill30,                  551
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_1,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill31,                  494
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_0,               186268
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1840_1860,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill32,                 1854
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_0,               122122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill33,                 1867
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1860_1880,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_1,                72114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill34,                 1975
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1880_1900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_1,                65950
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill35,                 1918
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1900_1920,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_1,                32355
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill36,                 1863
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_1,                24965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1920_1940,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill37,                 1889
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill38,                 1808
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_1,               194766
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_1,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1940_1960,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill39,                 1863
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_1,                45348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill40,                 1669
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1960_1980,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill41,                 1581
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1980_2000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_2,                28930
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill42,                 1401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2000_2020,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: drop_prefetch,                 6391
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2020_2040,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_2,                32222
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill43,                 1419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2040_2060,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_2,                19539
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_flow,               125871
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_2,                13354
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2060_2080,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_alloc,                 3432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_1,                  607
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill44,                 1647
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_2,                54577
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_prefetch,                81507
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2080_2100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_2,                46858
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill45,                 1610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_normal,                54440
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2100_2120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill46,                 1196
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2120_2140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill47,                 1397
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_0,              3657412
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_mergeA,                  165
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2140_2160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_0,              3674598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_0,             11860326
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_1,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2160_2180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_0,              7272790
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_1,                33427
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_1,              2187642
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2180_2200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_2,                  849
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2200_2220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_1,              2189624
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_3,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_1,                 1424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2220_2240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_1,              7540989
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                 1393
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_2,              1349744
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2240_2260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                 1138
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_2,              1916823
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_1,                10102
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                   82
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2260_2280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_2,              8799805
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_1,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_0,              3199159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2280_2300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_1,                 6865
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_0,              3317493
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2300_2320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2320_2340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_2,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2340_2360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_1,              1918289
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2360_2380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_1,              2017289
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2380_2400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2400_2420,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_2,              1268249
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_2,              1335312
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2420_2440,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2440_2460,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_2,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_0,               812524
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2460_2480,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_0,               787844
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2480_2500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_0_0,               250687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2500_2520,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_1,               567057
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2520_2540,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_1,               550410
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2540_2560,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_1_0,               219953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_2,               667003
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2560_2580,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                  129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_2,               643555
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2580_2600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_2_0,               252414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_2,                  977
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                   89
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_3,               428711
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2600_2620,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_3,               412601
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2620_2640,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_3_0,               150217
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2640_2660,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_4,               546290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_2,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_4,               525690
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2660_2680,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_4_0,               213658
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_5,               333754
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2680_2700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2700_2720,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_5,               318434
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2720_2740,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_5_0,                92565
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_2,                 2946
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_2,                 5517
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_2,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2740_2760,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_2,                 1082
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2760_2780,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_6,               432796
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2780_2800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_6,               414035
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_3,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2800_2820,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_6_0,               166452
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_7,               260509
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2820_2840,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                  905
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_7,               245231
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2840_2860,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_7_0,                61997
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2860_2880,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_8,               335064
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2880_2900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                  109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_8,               317785
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2900_2920,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_8_0,               114651
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_3,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2920_2940,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_9,               190403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2940_2960,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_9,               176312
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2960_2980,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_9_0,                60929
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2980_3000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_10,               234835
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_3,                 1339
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3000_3020,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_10,               220948
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3020_3040,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_10_0,                80005
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_11,               119829
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3040_3060,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_11,               110158
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3060_3080,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_3,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_11_0,                38974
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3080_3100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_12,               143141
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3100_3120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_12,               133285
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_12_0,                44667
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3120_3140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3140_3160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_13,                60028
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3160_3180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_13,                54423
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_3,                 2627
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_13_0,                20265
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3180_3200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_14,                89464
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_3,                13250
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_14,                82688
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3200_3220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_14_0,                28603
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3220_3240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_15,                28557
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_3,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_3,                  757
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3240_3260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_15,                25372
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_15_0,                10992
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3260_3280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_4,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_16,                55581
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3280_3300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_16,                51173
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3300_3320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_16_0,                18532
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3320_3340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_17,                15543
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3340_3360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3360_3380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_17,                13161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3380_3400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_17_0,                 6857
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_4,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3400_3420,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_18,                30764
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3420_3440,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_18,                27824
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3440_3460,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_18_0,                12064
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3460_3480,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_4,                 4252
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_19,                 8231
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3480_3500,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                  413
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_19,                 7175
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_4,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3500_3520,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_19_0,                 4237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_20,                19811
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3520_3540,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_20,                17769
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3540_3560,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_20_0,                 8042
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3560_3580,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_4,                 1924
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3580_3600,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_21,                 4766
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3600_3620,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_21,                 4098
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_4,                 8669
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3620_3640,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_21_0,                 2565
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3640_3660,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_22,                13314
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_4,                  996
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_22,                11883
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3660_3680,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_4,                 1277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_22_0,                 5867
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3680_3700,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_23,                 3391
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: fused_instr,               101134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_23,                 2924
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3700_3720,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_23_0,                 1879
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3720_3740,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_24,                 9635
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3740_3760,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_24,                 8483
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3760_3780,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_24_0,                 4381
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3780_3800,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_25,                 2341
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3800_3820,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_25,                 2020
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3820_3840,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_25_0,                 1460
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3840_3860,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_26,                 7013
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3860_3880,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_26,                 6158
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3880_3900,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_26_0,                 3350
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3900_3920,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_27,                  897
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3920_3940,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_27,                  750
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3940_3960,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_27_0,                  432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3960_3980,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_28,                 5768
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3980_4000,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_28,                 5041
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4000_4020,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4020_4040,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_28_0,                 2948
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4040_4060,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_29,                  577
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4060_4080,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_29,                  464
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_29_0,                  274
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_30,                 5533
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_30,                 4811
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_30_0,                 2690
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_31,                  344
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_31,                  275
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_31_0,                  203
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_32,                 8499
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_32,                 7450
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_32_0,                 3600
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_33,                  252
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_33,                  202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_33_0,                  144
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_34,                19130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_34,                17160
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_34_0,                 6827
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_35,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_35,                  154
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_35_0,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_36,                52489
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_36,                48661
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_36_0,                14737
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_37,                  148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_37,                  126
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_37_0,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_38,               101084
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_38,                93821
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_38_0,                28691
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_39,                  121
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_39,                  104
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_39_0,                   86
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_40,               169005
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_40,               158653
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_40_0,                33529
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_41,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_41,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_41_0,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_42,               239553
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_42,               227817
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_42_0,                39469
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_43,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_43,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_43_0,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_44,               288869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_44,               276991
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_44_0,                54999
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: drop_prefetch,                 6057
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_45,                   70
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_flow,               125601
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_45,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_alloc,                 3366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_45_0,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_46,               388008
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_prefetch,                80143
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_46,               377311
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_normal,                55120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_46_0,               104811
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_47,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_mergeA,                  158
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_47,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_0,             11851319
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_47_0,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_1,                42311
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: redirect_num,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_2,                  945
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_num,              7038891
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_3,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sum,              6670093
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                 1278
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                 1129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_overflow,              1084992
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_0_1,              8214780
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                   82
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_1_2,              1774559
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                   74
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_2_3,              1905271
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: full,                 2134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sum,              7068314
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_mean,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sampled,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_overflow,                12856
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                  134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_13_14,                 4355
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_14_15,                10018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_15_16,                10773
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_16_17,                 7582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_17_18,                 6069
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_18_19,                12181
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_19_20,                17077
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_20_21,                12125
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_21_22,                 9950
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_22_23,                10369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_23_24,                11189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_24_25,                 9473
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                 1200
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_25_26,                 7300
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_26_27,                 6537
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_27_28,                 6033
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                  113
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_28_29,                 5674
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                   62
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_29_30,                 5540
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_30_31,                 4809
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_31_32,                 4174
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_32_33,                 3947
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_33_34,                 3630
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_34_35,                 3903
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_35_36,                 3221
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_36_37,                 3061
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_37_38,                 2812
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_38_39,                 2484
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_39_40,                 2211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_40_41,                 2012
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_41_42,                 1792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_42_43,                 1769
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_43_44,                 1575
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_44_45,                 1463
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_45_46,                 1401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_46_47,                 1286
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_47_48,                 1209
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_48_49,                 1323
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_49_50,                 1143
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_50_51,                 1086
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_51_52,                  993
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_52_53,                  933
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_53_54,                  864
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_54_55,                  803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_55_56,                  731
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_56_57,                  683
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_57_58,                  602
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_58_59,                  582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_59_60,                13400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sum,              1298514
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_mean,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sampled,                92567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_overflow,                 2228
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                  126
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_7_8,                65390
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_8_9,                 1371
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_9_10,                 1110
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_10_11,                 1043
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_11_12,                  919
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_12_13,                  912
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_13_14,                  962
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_14_15,                  960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_15_16,                  953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_16_17,                  820
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_17_18,                  869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_18_19,                  797
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_19_20,                 1371
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_20_21,                 1191
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_21_22,                 1434
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_22_23,                  754
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_23_24,                 2030
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_24_25,                  910
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_25_26,                  721
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_26_27,                  397
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_27_28,                  256
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_28_29,                  265
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_29_30,                  219
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_30_31,                  237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_31_32,                  256
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_32_33,                  226
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_33_34,                  214
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_34_35,                  248
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_35_36,                  231
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_36_37,                  291
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_37_38,                  264
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_38_39,                  240
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_39_40,                  344
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_40_41,                  298
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                  134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_41_42,                  153
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_42_43,                  179
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_43_44,                  106
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_44_45,                   97
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_45_46,                  111
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_46_47,                   87
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_47_48,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_48_49,                   77
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_49_50,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_50_51,                   82
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_51_52,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_52_53,                  112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_53_54,                   99
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_54_55,                   95
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_55_56,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_56_57,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_57_58,                   70
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_58_59,                   56
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_59_60,                 2269
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sum,            111800399
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_mean,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sampled,              2728654
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_overflow,               248682
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_0_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_2_4,                67901
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_4_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_6_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_8_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_10_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_12_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_14_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_16_18,                12146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_18_20,               173685
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_20_22,                87006
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_22_24,               150027
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_24_26,               199151
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_26_28,               205152
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_28_30,               199256
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_30_32,               208495
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_32_34,               175958
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_34_36,               147672
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_36_38,               128817
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_38_40,               111960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_40_42,                95979
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_42_44,                81017
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_44_46,                67391
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                21281
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_46_48,                59692
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                  741
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_48_50,                52886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                  114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_50_52,                49359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_52_54,                44787
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_54_56,                40227
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_56_58,                35677
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_58_60,                31346
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_60_62,                28201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_62_64,               274866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,            259764923
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,              1217770
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,               212672
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                 9475
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                  367
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                94979
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                  116
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,               785436
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,              3116447
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,               563719
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,               912018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble_when_ftq_full,                 4644
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: redirectAhead_ValidNum,               213961
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fromBackendRedirect_ValidNum,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: toBpuRedirect_ValidNum,               314714
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sum,             19999976
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_mean,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sampled,              3243668
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_0_1,                 1130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1_2,               279804
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2_3,               486761
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3_4,               442866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4_5,               255934
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5_6,               244290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6_7,               160242
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7_8,               154297
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8_9,               183570
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9_10,               325359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10_11,               232013
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11_12,               105534
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12_13,                81450
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13_14,                50683
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14_15,                64566
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15_16,                89367
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16_17,                85802
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sum,               651084
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_mean,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sampled,                62366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1_2,                 1666
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2_3,                 3505
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3_4,                 3578
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4_5,                 3708
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5_6,                 3568
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6_7,                 3309
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7_8,                 2859
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8_9,                 2614
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9_10,                 2514
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10_11,                 2419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11_12,                 2200
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12_13,                 1929
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13_14,                 2125
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14_15,                 1732
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15_16,                 2054
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16_17,                22586
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sum,              1578926
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_mean,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sampled,               166069
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1_2,                17458
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2_3,                17358
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3_4,                 6504
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4_5,                 5634
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5_6,                  974
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6_7,                 7904
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7_8,                 8211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8_9,                 3235
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9_10,                 3303
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10_11,                14075
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11_12,                 8346
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12_13,                 3581
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13_14,                15348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14_15,                 6436
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15_16,                 9062
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16_17,                38640
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sum,   506704711020820649
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_mean,          76604516498
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sampled,              6614554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_overflow,              1843381
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_0_1,               120835
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1_2,               136071
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2_3,               203432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3_4,               202524
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4_5,               136683
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5_6,               125375
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6_7,               158343
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7_8,               156696
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8_9,               149607
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9_10,               128247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10_11,               168168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11_12,               203153
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12_13,               153803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13_14,               258740
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14_15,               156065
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15_16,               173929
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16_17,              3982883
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sum,            259764859
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_mean,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0_1,                 2341
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1_2,               224925
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2_3,               295073
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3_4,               361547
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4_5,               386942
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5_6,               381843
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6_7,               392044
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7_8,               374415
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8_9,               377813
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9_10,               383406
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10_11,               401208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11_12,               447751
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12_13,               483167
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13_14,               496990
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14_15,               488913
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15_16,               457246
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16_17,               457763
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17_18,               427117
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18_19,               325960
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19_20,               302390
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20_21,               267003
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21_22,               240302
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22_23,               215844
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23_24,               191679
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24_25,               174101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25_26,               157544
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26_27,               143483
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27_28,               131921
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28_29,               124999
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29_30,               112063
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30_31,               104423
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31_32,                92964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32_33,                85114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33_34,                77151
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34_35,                70939
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35_36,                64489
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36_37,                59231
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37_38,                55541
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38_39,                50469
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39_40,                47201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40_41,                43661
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41_42,                41133
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42_43,                38212
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43_44,                35540
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44_45,                35459
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45_46,                32998
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46_47,                30395
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47_48,                29438
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48_49,                27819
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49_50,                26451
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50_51,                25213
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51_52,                24391
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52_53,                23465
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53_54,                22888
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54_55,                21784
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55_56,                20788
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56_57,                20407
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57_58,                19749
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58_59,                19076
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59_60,                18658
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60_61,                19084
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61_62,                20022
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62_63,                21704
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63_64,                28798
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64_65,              1312162
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                  619
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,               267043
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,              4251546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                 6315
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                48752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,              2500219
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,               291009
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                 2697
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                62366
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,              3286783
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                80305
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                30184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,               293843
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,               166069
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                88374
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,               117186
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                 2231
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,               411447
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,              2189701
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                12294
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                21480
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                 6564
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                 5264
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,              3123834
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,               162949
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                14618
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,              2666288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                 1367
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,              1579279
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                75041
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,              4076303
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                18941
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,              1523075
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                  687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,               146637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                  135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                27218
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                12472
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,               175243
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,               541022
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                85677
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                 3453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                 4333
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                19710
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,              1837850
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                  279
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                  106
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                18964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                  717
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                  150
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                  281
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                  110
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                18440
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                  745
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                  122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                  239
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                  103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_0,                  448
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                  161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.waittable: wait_table_bit_set,             11058572
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_full,                37018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                  149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_half,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_half,              1376612
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                  118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_1,                 1218
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                   50
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_empty,             11809079
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_empty,              8166545
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_1,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_1,                  120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_2,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_0,                  391
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_3,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_1,                20313
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_2,                  166
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest,                20889
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_1,                  161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_enq,                81462
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_enq,              2699733
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_0,                20889
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_1,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_deq,                85532
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_2,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_3,                  168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_0,             11798014
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                  118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_deq,              3240789
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_0,             11813149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                  118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_0,             11813149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_0,                25251
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_0,              8523552
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_0,                25295
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_0,              9179131
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_0,              9194878
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_0,             16225858
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_1,                32800
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_1,                14515
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_1,               118789
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_1,                14515
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sum,             12978454
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_1,             16104025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_1,               116232
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_2,                 6057
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_2,                 6107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_2,             16070457
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_overflow,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_1,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_3,                 5598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_10,               298493
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_3,                 5598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_0_1,              8065684
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_10,               400408
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_3,             16009045
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_1_2,              1322680
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_0,                21609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_2_3,               818860
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_3_4,               513313
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_4_5,               353435
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_10,               400426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_5_6,               206208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_0,                21609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_6_7,               176939
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_1,                21401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_7_8,                95976
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_1,                21401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_8_9,                90735
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_0,                20982
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_11,                47248
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_11,                22421
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_0,                20900
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_9_10,                55253
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_11,                19105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_10_11,                31383
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_0,                15786
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_11_12,                30913
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_1,                20129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_12_13,                28009
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_1,                11038
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_13_14,                20173
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_1,                10966
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_100,              1351386
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_0,                10190
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_100,              1656188
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_1,                10900
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_14_15,                10949
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_100,              1679896
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_2,                 1007
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_2,                  982
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_101,               192980
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_101,               185473
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_0,                  892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_15_16,                 8741
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_1,                  956
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_101,               172457
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_16_17,                 5371
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_3,                  883
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_110,               524973
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_17_18,                 3657
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_3,                  878
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_18_19,                 6719
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_0,                  630
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_110,               285931
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_110,               273740
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_1,                  534
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_111,               923179
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_19_20,                 4275
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_4,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_20_21,                 3692
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_4,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_21_22,                 4617
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                  221
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_0,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_22_23,                 4323
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                  221
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_1,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_23_24,                 2579
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,             33715394
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_5,                  121
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_24_25,                 5418
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_5,                  119
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_111,                46270
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_111,                37877
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_0,                  113
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_25_26,                 2602
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_1,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_0,               583673
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1000,                 4861
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_0,               175389
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_1,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_1,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_26_27,                 3202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_6,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_1,             34906680
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_27_28,                 3529
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_6,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_2,                  228
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1000,                 4137
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_1,               593565
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_2,                  228
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_28_29,                 2266
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_2,             33715400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_1,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_29_30,                 2320
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_3,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_7,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_3,                   91
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_30_31,                 2657
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_7,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_3,             34906681
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_31_32,                  857
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_0,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_2,               702872
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1000,                 4137
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                  208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_32_33,                  909
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_1,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_1,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_33_34,                 1484
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_8,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_1,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_34_35,                 1347
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_8,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_2,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_35_36,                  870
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_36_37,                 1318
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_1,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_2,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_37_38,                  831
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_3,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_38_39,                   86
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_3,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_39_40,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_0,                   74
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_40_41,                   64
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_0,                   74
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_41_42,                   83
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_10,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_42_43,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_10,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                   78
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_43_44,                   56
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_44_45,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_1,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_1,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_45_46,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_1,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_46_47,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_47_48,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_0_0,               114420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_2,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_2,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_12,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_1_0,                99857
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_12,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_2_0,                48194
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_1,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_3,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_3_0,                31399
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_3,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_4_0,               243445
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_14,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_4,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_5_0,               160121
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_14,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10000,                19041
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10000,                17369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_1,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_6_0,                93604
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10000,                17369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_5,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_7_0,               239513
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_8_0,                45298
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_16,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_16,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_9_0,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_6,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_1,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_10_0,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_11_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_7,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_12_0,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_18,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_18,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_13_0,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_1,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_14_0,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_15_0,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_20,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_20,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_16_0,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_9,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_16_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_17_0,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_1,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_9,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_17_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sum,              2393360
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_22,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_22,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_0_1,             10615788
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_1_2,               852846
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_2_3,               248393
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_1,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_3_4,                90542
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_11,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_23,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_4_5,                36443
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_23,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_11,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11000,                 1826
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_5_6,                15190
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11000,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_6_7,                 6383
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_1,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11000,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_7_8,                 2501
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_24,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_8_9,                 2861
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_24,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_9_10,                 2076
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_10_11,                  535
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_1,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_11_12,                  451
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_25,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_12_13,                 1736
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_25,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_13_14,                  909
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_14_15,                  946
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_1,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_15_16,                 2130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_26,                   98
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_16_17,                  576
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_26,                   98
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_0,                   86
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_17_18,                  678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_1,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_18_19,                 1341
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_27,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_19_20,                  672
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_27,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_20_21,                  530
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_0,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_1,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_21_22,                  930
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_22_23,                  637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_28,                  282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_23_24,                  451
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_28,                  277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_0,                  250
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_24_25,                 1003
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_1,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_25_26,                  639
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_29,                  239
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_26_27,                  710
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_27_28,                 1771
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_29,                  238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_28_29,                 1396
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_0,                  218
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_29_30,                 1127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_1,                  205
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_30_31,                 1720
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_30,                 4394
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_31_32,                  291
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_30,                 4373
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_32_33,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_0,                 3609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_33_34,                  149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_1,                 4178
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_34_35,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_31,                 4001
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_35_36,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_31,                 3966
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_36_37,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_0,                 3217
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_37_38,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_1,                 4206
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: redirect_num,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_num,                50485
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sum,                43010
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100000,                40821
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100000,                55893
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100000,                55893
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_overflow,                 2039
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_0_1,             11853639
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_1_2,                40971
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: scheduled_entries,                   98
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: not_selected_entries,               561846
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                   56
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_1,                  203
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sum,                19306
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                  161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                  161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,             11889653
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                 1425
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                  720
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                 1189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_1,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                  164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_1,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                  119
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                  107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                  295
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                  277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                 1033
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                  567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,             33715394
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                  282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_1,                  156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_1,                  156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_1,             34906680
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_2,                  267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_2,                 1026
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_2,             33715400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101000,                 7709
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_3,                  134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101000,                 3325
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_3,                  134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101000,                 3325
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_3,             34906681
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                  220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                  220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_1,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_1,                  201
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                   77
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_32_33,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_33_34,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_34_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_35_36,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_36_37,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_37_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_38_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_48_49,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_49_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_33,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_50_51,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_33,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_51_52,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_8,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_52_53,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_8,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_53_54,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_34,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110000,                10862
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_34,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_54_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110000,                  637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_55_56,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_1,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_56_57,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110000,                  637
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_57_58,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_58_59,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_59_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_60_61,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_10,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_61_62,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_10,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_62_63,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_63_64,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_1,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                13665
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_36,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_36,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_12,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_37,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_12,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_37,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_1,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_14,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_14,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_1,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_0,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_0,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_0,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_16,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_0,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_16,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_0,                  192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111000,                11477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_1,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_0,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_0,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_0,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                 2987
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_18,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_18,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111000,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_1,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111000,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111001,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_20,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_20,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_1,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_22,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_22,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_0,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_1,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                   45
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111010,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_1,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_1,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_1,                   63
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111011,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_1,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_24,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_1,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_24,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_1,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_0,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111100,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111101,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_26,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111110,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_26,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_0,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_1,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_27,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_27,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111111,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_1,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_49,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sum,             11894608
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_28,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_49,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_28,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sampled,              7866145
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_0,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_1,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_29,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_29,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_0,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_1,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_51,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_overflow,                  352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_51,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_30,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_1_2,              7065432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_30,                   68
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_2_3,               376655
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_0,                   60
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_3_4,                53220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_1,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_52,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_31,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_52,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_31,                   56
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_0,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_1,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_53,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                  826
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_4_5,               208380
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_53,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sum,                  421
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sum,                  262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_5_6,                38159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_6_7,                17653
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_54,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_overflow,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_54,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,             11894210
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_7_8,                 9997
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_1_2,                  400
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,             11894353
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_8_9,                 3502
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                  252
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_9_10,                 1714
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_10_11,                 1135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_55,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_11_12,                  737
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_55,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_12_13,                  696
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_13_14,                  777
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_14_15,                  850
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_15_16,                  662
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_56,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_16_17,                 1945
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_56,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_17_18,                 4819
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_18_19,                49591
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_19_20,                 6461
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_20_21,                 6721
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_57,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_21_22,                 1543
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_57,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_22_23,                  502
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_23_24,                  316
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_24_25,                  335
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_25_26,                  218
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_58,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_26_27,                  258
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_58,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_27_28,                  462
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_0,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_28_29,                  431
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_1,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_29_30,                  228
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_30_31,                  170
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_59,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_31_32,                  130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_59,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_32_33,                  414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_33_34,                  197
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_34_35,                  147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_35_36,                  311
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_60,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_36_37,                  256
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_60,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_37_38,                  577
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_0,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_38_39,                  329
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_1,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_39_40,                  259
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_40_41,                  628
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_61,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_41_42,                  735
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_61,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_42_43,                  209
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_0,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_43_44,                  161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_44_45,                  197
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_45_46,                  189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_62,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_46_47,                  183
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_62,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_47_48,                  123
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_0,                   95
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_1,                   66
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_48_49,                  189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_49_50,                  120
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_63,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_50_51,                   77
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_63,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_51_52,                   87
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_0,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_52_53,                   85
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_1,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_53_54,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_54_55,                  157
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: redirect_num,               222147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_55_56,                   70
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                  600
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_56_57,                   60
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sum,                  303
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_57_58,                  156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_58_59,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_59_60,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_60_61,                  127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_61_62,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,             11894312
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_62_63,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_1_2,                  293
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_63_64,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_2_3,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_64_65,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_65_66,                   75
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: full,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_66_67,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exception_num,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_67_68,                   81
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: flush_pipe_num,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_68_69,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_69_70,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_idle,             11198457
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_70_71,                   53
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_walk,               207007
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_71_72,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_idle,               207007
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_72_73,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_walk,               282140
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: clock_cycle,             11894611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: utilization,            780704567
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sum,            780704328
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_mean,                   65
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_73_74,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_74_75,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_overflow,                34566
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_75_76,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_0_1,              1006294
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_76_77,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_1_2,               109002
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_77_78,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_2_3,                80524
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_78_79,                   48
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_3_4,                75748
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_79_80,                   53
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_4_5,                86476
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_80_81,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_5_6,                79815
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_81_82,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_6_7,               148801
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_82_83,                   71
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_7_8,                86148
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_83_84,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_8_9,                92893
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_84_85,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_9_10,                93550
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_85_86,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_10_11,                94259
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_86_87,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_11_12,                90283
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_87_88,                   36
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_12_13,               131109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_88_89,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_13_14,                90204
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_89_90,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_14_15,               118015
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_90_91,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_15_16,               106597
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_91_92,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_16_17,               134281
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_92_93,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_17_18,               117020
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_93_94,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_18_19,               142276
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_94_95,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_19_20,                93284
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_95_96,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_20_21,                90138
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_96_97,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_21_22,                91803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_97_98,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_22_23,               107867
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_98_99,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_23_24,                93582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_99_100,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_24_25,               117417
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_100_101,                   79
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_25_26,                93268
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_101_102,                   44
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_26_27,                89860
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_102_103,                  202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_27_28,                92306
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_103_104,                   57
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_28_29,                95996
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_104_105,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_29_30,               100450
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_105_106,                   87
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_30_31,               107037
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_106_107,                  132
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_31_32,                91137
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_107_108,                  184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_32_33,                93409
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_108_109,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_33_34,                97503
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_109_110,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_34_35,                99566
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_110_111,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_35_36,               104822
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_111_112,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_36_37,               103370
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_112_113,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_37_38,                96439
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_113_114,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_38_39,                95071
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_114_115,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_39_40,                97530
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_115_116,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_40_41,                96072
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_116_117,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_41_42,               107164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_117_118,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_42_43,               102179
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_118_119,                   47
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_43_44,                96288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_119_120,                   40
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_44_45,                98130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_120_121,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_45_46,                99291
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_121_122,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_46_47,                97189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_122_123,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_47_48,               109351
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_123_124,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_48_49,                99862
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_124_125,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_49_50,                95170
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_125_126,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_50_51,                94249
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_51_52,                98344
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_126_127,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_52_53,                93040
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_127_128,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_53_54,                97417
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_128_129,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_54_55,                87194
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_129_130,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_55_56,                85707
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_130_131,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_56_57,                87354
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_131_132,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_57_58,                85393
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_132_133,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_58_59,                83798
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_133_134,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_59_60,                81411
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_134_135,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_60_61,                79121
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_135_136,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_61_62,                78414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_136_137,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_62_63,                76892
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_137_138,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_63_64,                74285
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_138_139,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_64_65,                73238
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_139_140,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_65_66,                67629
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_140_141,                   21
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_66_67,                70529
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_141_142,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_67_68,                70715
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_142_143,                   33
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_68_69,                72615
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_143_144,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_69_70,                66181
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_144_145,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_70_71,                67751
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_71_72,                62080
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_145_146,                   34
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_72_73,                65867
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_146_147,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_73_74,                64559
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_147_148,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_74_75,                68189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_148_149,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_75_76,                60056
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_149_150,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_76_77,                58923
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_150_151,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_77_78,                54833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_151_152,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_78_79,                56419
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_152_153,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_79_80,                54790
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_153_154,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_80_81,                55679
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_154_155,                   32
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_81_82,                51969
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_155_156,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_82_83,                53233
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_156_157,                   35
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_83_84,                52956
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_157_158,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_84_85,                49277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_158_159,                   37
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_85_86,                50582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_159_160,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_86_87,                48456
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_160_161,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_87_88,                44304
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_161_162,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_88_89,                46852
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_162_163,                   26
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_89_90,                43506
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_163_164,                   20
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_90_91,                44994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_164_165,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_91_92,                43468
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_165_166,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_92_93,                41909
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_166_167,                   14
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_93_94,                38316
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_167_168,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_94_95,                41232
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_168_169,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_95_96,                37439
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_169_170,                   24
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_96_97,                38523
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_170_171,                   54
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_97_98,                36510
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_171_172,                   19
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_98_99,                37092
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_172_173,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_99_100,                33927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_173_174,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_100_101,                35647
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_174_175,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_101_102,                33255
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_175_176,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_102_103,                32957
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_176_177,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_103_104,                33950
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_177_178,                   22
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_104_105,                34819
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_178_179,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_105_106,                29803
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_179_180,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_106_107,                32687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_180_181,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_107_108,                29256
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_181_182,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_108_109,                29650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_182_183,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_109_110,                30136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_183_184,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_110_111,                29810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_184_185,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_111_112,                29424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_185_186,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_112_113,                32934
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_186_187,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_113_114,                39695
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_187_188,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_114_115,                39319
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_188_189,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_115_116,                46012
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_189_190,                   28
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_116_117,                44014
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_190_191,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_117_118,                38857
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_191_192,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_118_119,                77076
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_192_193,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_119_120,                65757
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_193_194,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_120_121,               100296
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_194_195,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_121_122,                93433
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_195_196,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_122_123,                97752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_196_197,                   17
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_123_124,                85332
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_197_198,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_124_125,                53323
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_198_199,                   25
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_125_126,                53331
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_199_200,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_126_127,                28133
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_200_201,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_127_128,                30900
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_201_202,                   27
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_128_129,                26194
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_202_203,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_129_130,                24438
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_203_204,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_130_131,                27069
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_204_205,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_131_132,                20280
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_205_206,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_132_133,                22590
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_206_207,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_133_134,                25267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_207_208,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_134_135,                19538
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_208_209,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_135_136,                18155
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_209_210,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_136_137,                20938
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_210_211,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_137_138,                18521
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_211_212,                   16
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_138_139,                18294
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_212_213,                   18
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_139_140,                18570
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_213_214,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_140_141,                17018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_214_215,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_141_142,                16348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_215_216,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_142_143,                17813
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_216_217,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_143_144,                16198
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_217_218,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_144_145,                17344
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_218_219,                   11
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_145_146,                16843
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_219_220,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_146_147,                14926
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_220_221,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_147_148,                14938
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_221_222,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_148_149,                16678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_222_223,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_149_150,                14350
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_223_224,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_150_151,                13683
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_224_225,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_151_152,                15539
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_225_226,                    8
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_152_153,                12282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_226_227,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_153_154,                13757
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_227_228,                    9
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_154_155,                13159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_228_229,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_155_156,                13149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_229_230,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_156_157,                11855
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_230_231,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_157_158,                12100
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_231_232,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_158_159,                11047
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_232_233,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_159_160,                11927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_233_234,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_160_161,                12289
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_234_235,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_161_162,                11675
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_235_236,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_162_163,                10559
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_236_237,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_163_164,                10028
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_237_238,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_164_165,                 9853
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_238_239,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_165_166,                10080
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_239_240,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_166_167,                10266
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_240_241,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_167_168,                10170
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_241_242,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_168_169,                 9806
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_242_243,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_169_170,                 9230
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_243_244,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_170_171,                 9127
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_244_245,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_171_172,                 9632
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_245_246,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_172_173,                 9592
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_246_247,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_173_174,                 8616
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_247_248,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_174_175,                 8784
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_248_249,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_175_176,                 8590
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_249_250,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_176_177,                 8372
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_250_251,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_177_178,                 8529
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_251_252,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_178_179,                 9514
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_252_253,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_179_180,                 8497
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_253_254,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_180_181,                 7479
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_254_255,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_181_182,                 7655
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_255_256,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_182_183,                 7306
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_256_257,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_183_184,                 7642
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_257_258,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_184_185,                 7955
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_258_259,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_185_186,                 7776
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_259_260,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_186_187,                 7378
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_260_261,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_187_188,                 7122
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_261_262,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_188_189,                 6610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_262_263,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_189_190,                 6633
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_263_264,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_190_191,                 7452
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_264_265,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_191_192,                 6929
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_265_266,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_192_193,                 7112
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_266_267,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_193_194,                 5918
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_267_268,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_194_195,                 7628
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_268_269,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_195_196,                10667
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_269_270,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_196_197,                11856
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_270_271,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_197_198,                15272
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_271_272,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_198_199,                10983
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_272_273,                   10
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_199_200,                 5635
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_273_274,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_200_201,                 6776
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_274_275,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_201_202,                 6430
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_275_276,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_202_203,                17451
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_276_277,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_203_204,                21557
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_277_278,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_204_205,                 6964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_278_279,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_205_206,                 6267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_279_280,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_206_207,                 7818
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_280_281,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_207_208,                 6417
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_281_282,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_208_209,                 8357
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_282_283,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_209_210,                13450
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_283_284,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_210_211,                 7027
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_284_285,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_211_212,                20988
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_285_286,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_212_213,                 7866
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_286_287,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_213_214,                 9474
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_287_288,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_214_215,                 5790
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_288_289,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_215_216,                 4480
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_289_290,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_216_217,                 4721
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_290_291,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_217_218,                 4992
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_291_292,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_218_219,                 5428
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_292_293,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_219_220,                 4518
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_293_294,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_220_221,                 4627
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_294_295,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_221_222,                 4424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_295_296,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_222_223,                 4447
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_296_297,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_223_224,                 5195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_297_298,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_224_225,                 4388
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_298_299,                    6
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_225_226,                 5511
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_299_300,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_226_227,                 5170
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,              2049330
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_227_228,                 5461
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,              1924063
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_228_229,                 7709
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,              1727300
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_229_230,                10516
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,              1919023
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_230_231,                 5700
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                13659
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_231_232,                 5046
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                13774
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_232_233,                 6273
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                14145
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_233_234,                 6813
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                14035
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_234_235,                 6721
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,              1005748
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_235_236,                 6405
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,              1070582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_236_237,                 5061
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,               847217
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_237_238,                 5273
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,               943895
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_238_239,                 6577
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                14141
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_239_240,                 7908
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                14204
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_240_241,                 7395
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                14139
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_241_242,                10458
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                14288
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_242_243,                 7944
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: mainPipe_stage1_block_by_piq_cycles,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_243_244,                 6453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_0_only_hit_in_ipf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_244_245,                 6891
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_1_only_hit_in_ipf,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_245_246,                 6428
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,              1394202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_246_247,                 4814
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                  953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_247_248,                 4521
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_valid,                85496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_248_249,                 9427
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_hit,                54066
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_249_250,                 5750
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_miss,                31430
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_250_251,                11006
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_251_252,                59371
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_252_253,                39257
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: pf_valid,                   82
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_253_254,                42921
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_valid,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_254_255,                41208
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_block,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_255_256,                57124
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l2_pf_valid,                   41
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: full,               245771
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: detect_stream,                 4394
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exHalf,              1497796
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sum,               116559
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: empty,              1006294
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitUop,             19953540
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstr,             20000011
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMove,              1426962
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMoveElim,              1426962
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_0_1,             11782151
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrFused,                46477
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_1_2,               108359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoad,              4897267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_2_3,                 4100
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrBranch,              4355921
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_3_4,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoadWait,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_4_5,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrStore,              3115864
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_5_6,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: writeback,            390614958
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_6_7,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkInstr,              2230660
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_7_8,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkCycle,               489147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_8_9,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitNormalCycle,               421569
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_9_10,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitBranchCycle,               377659
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_update,                 5246
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitLoadCycle,              3720312
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitStoreCycle,               263336
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: robHeadPC,    13575873978547478
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_instr_cnt,              1069134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_update,                 4074
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_dispatch,              1321614
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs,              2719876
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_select,              3040346
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_issue,              1071404
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_execute,              2138268
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_update,                 6328
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs_execute,              6250018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_commit,             19190791
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_instr_cnt,                12638
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_dispatch,                15364
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs,                17220
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_update,                 3565
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_select,               156808
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_issue,                12638
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_execute,                92911
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs_execute,               262357
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_commit,                83499
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_update,                 4285
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_update,                 5707
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_instr_cnt,                  222
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_dispatch,                  246
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_update,                 5697
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs,                  560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_select,                 2771
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_issue,                  222
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_execute,                  946
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                 3939
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_update,                 3351
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_commit,                 3453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_instr_cnt,             10829926
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_dispatch,             15138159
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs,             15389681
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_select,            104715703
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_update,                 6078
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_issue,              9402964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_execute,              9402964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs_execute,            123521631
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_commit,            170012413
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_instr_cnt,              3115864
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_update,                 9735
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_dispatch,              4197850
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_0,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs,              9747563
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_select,              8986744
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_issue,              3115864
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_execute,             15594045
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs_execute,             27696653
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_commit,             53585452
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_instr_cnt,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_dispatch,                 5232
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs,                  135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_select,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_issue,                  101
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_execute,                  202
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs_execute,                  404
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_commit,                  109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_instr_cnt,              4897267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_dispatch,              6974041
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs,             18640667
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_select,             39379442
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_issue,              5095873
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_execute,             27508460
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs_execute,             71983775
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_commit,             64080820
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_instr_cnt,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_0,              1202915
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sum,             19607298
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_dispatch,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_0,              1198664
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_mean,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs,                    3
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_select,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_1,              1442627
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_issue,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_2,              2079073
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_overflow,                   52
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_execute,                   38
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_0_1,              8016414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs_execute,                   42
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_3,              2142151
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_1_2,               885359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_commit,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_2_3,               555579
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_instr_cnt,                  352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_0,               910614
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_3_4,               464668
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_dispatch,                  641
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_1,               577965
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_4_5,               347134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs,                 5541
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_2,              1358586
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_select,                27073
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_5_6,               231054
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_3,               835124
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_issue,                  352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_6_7,               292480
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_0,              1869365
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_execute,                 4130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_7_8,               185885
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_1,              2972812
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs_execute,                31555
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_2,              1134971
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_8_9,               168416
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_3,               928280
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_commit,                 2740
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_9_10,               307414
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest,              1202915
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt,                  267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_10_11,                99618
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_0,              1193682
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_dispatch,                  461
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_11_12,                65560
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs,                 3053
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_12_13,                60254
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_select,                17358
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_13_14,                42445
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_issue,                  267
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_14_15,                21558
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute,                  801
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_15_16,                16470
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute,                18426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_16_17,                13579
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_commit,                13460
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_17_18,                17031
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_18_19,                18040
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_0,               243550
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_19_20,                11290
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute_fma,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_0,               511339
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_20_21,                13116
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_0,               155963
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_instr_cnt,                26319
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_21_22,                 9789
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_0,               217189
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_dispatch,                34692
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_22_23,                 5698
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_0,                 2528
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs,                57258
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_23_24,                 5442
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_0,                 2554
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_select,               350670
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_0,               569296
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_24_25,                 3951
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_issue,                26319
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_0,               224407
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_25_26,                 2919
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_execute,                78957
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_26_27,                 5728
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs_execute,               455946
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_1,               718328
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_27_28,                 6950
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_commit,               586571
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_1,               184109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_28_29,                 2355
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_instr_cnt,                 1448
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_1,               394306
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_29_30,                 2084
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_dispatch,                32298
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_1,                82996
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_30_31,                 1470
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs,                 2896
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_1,                 2372
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_31_32,                  792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_select,                 1448
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_1,                 2611
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_32_33,                  947
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_issue,                 1448
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_1,               500787
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_33_34,                 1018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_execute,                25009
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_1,               214796
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_34_35,                 2597
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs_execute,                27905
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_1,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_35_36,                 3347
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_commit,                 1448
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_2,               169093
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_36_37,                 3620
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_2,               173774
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_37_38,                 1513
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_2,                76305
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_38_39,                  188
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_2,                97586
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_39_40,                  257
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_2,                  491
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_40_41,                   94
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_2,                  469
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_41_42,                   88
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_2,               193618
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_42_43,                   76
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_2,                77786
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_43_44,                   58
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_2,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_44_45,                   73
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_3,               124932
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_45_46,                   69
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_3,                80069
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_46_47,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_3,               177320
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_47_48,                   80
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_3,                36115
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_3,                  788
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_0_0,               156461
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_3,                 1089
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_3,               147370
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_1_0,                65103
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_3,                64886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_3,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_2_0,                46717
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_0,              3679997
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_0,              4143368
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_3_0,                29352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_0,             16225858
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_1,              3101053
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_4_0,               242746
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_1,              3201804
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_1,             16104025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_5_0,               162751
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_2,              3766437
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_2,              4254404
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_6_0,                73869
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_2,             16070457
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_3,              3119277
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_7_0,                81035
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_3,              3228314
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_3,             16009045
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_8_0,               100178
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_0,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_0,              3908262
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_9_0,                70420
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_1,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_1,              3482927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_10_0,                30031
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_2,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_2,              2445129
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_11_0,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_3,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_3,              1729025
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_0,              1056109
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_0,              1038595
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sum,              1991030
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_0,               507542
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_1,               223161
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_1,               905500
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_1,               889544
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_0,               544430
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_0_1,             11129722
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_1,               229997
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_1_2,               342489
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_2,               765370
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_2_3,               126268
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_2,               751699
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_3_4,               147087
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_0,               418519
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_4_5,                42275
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_1,               201475
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_5_6,                29396
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_3,               653136
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_6_7,                30352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_3,               640512
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_7_8,                13599
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_0,               428600
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_8_9,                 8186
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_1,               197485
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_9_10,                 8852
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_4,               494058
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_10_11,                 5459
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_4,               484468
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_11_12,                 2793
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_0,               299083
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_12_13,                 2113
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_1,               126014
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_13_14,                 1260
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_5,               412881
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_14_15,                 1315
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_5,               404635
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_15_16,                  598
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_0,               269013
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_16_17,                  568
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_1,               135168
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_17_18,                  211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_6,               315963
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_18_19,                  299
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_6,               309323
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_19_20,                  187
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_0,               197793
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_20_21,                  172
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_1,                82672
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_21_22,                  167
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_7,               267467
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_22_23,                  164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_7,               262039
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_23_24,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_0,               177640
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_24_25,                   39
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_1,                85859
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_25_26,                   55
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_8,               190490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_26_27,                   29
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_8,               186330
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_27_28,                   49
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_0,               120601
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_28_29,                  762
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_1,                54315
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_29_30,                   15
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_9,               158650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_30_31,                   61
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_9,               155244
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_31_32,                    7
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_0,               109568
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_1,                53600
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_10,               116019
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_10,               113511
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_0,                74886
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_1,                36736
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_11,                96902
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_11,                94754
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_0,                66579
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_1,                32993
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_12,                70755
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_12,                69135
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_0,                45978
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_1,                23391
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_13,                56752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_13,                55426
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_0,                38612
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_1,                19207
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: scheduled_entries,             11858511
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_14,                44828
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: not_selected_entries,               523094
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_14,                43747
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: replayed_entries,                73107
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_0,                28961
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_1,                14247
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_15,                35182
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sum,             69678951
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_15,                34339
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_mean,                    5
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_0,                23964
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_1,                13700
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_16,                31795
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_overflow,                 2134
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_16,                31031
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_0_1,              3981480
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_0,                20483
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_1_2,               875118
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_1,                10547
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_2_3,               877275
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_17,                23350
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_3_4,               842740
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_17,                22829
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_4_5,               694258
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_0,                16278
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_5_6,               646018
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_1,                 8781
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_6_7,               544326
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_18,                22053
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_7_8,               428158
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_18,                21588
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_8_9,               352425
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_0,                14505
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_9_10,               320966
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_1,                 7447
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_10_11,               259548
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_19,                15672
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_11_12,               271688
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_19,                15282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_12_13,               240417
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_0,                10810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_13_14,               184229
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_1,                 6117
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_14_15,               142401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_20,                16352
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_15_16,               133905
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_20,                15984
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_16_17,               102861
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_0,                10261
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_17_18,                82782
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_1,                 5183
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_18_19,                62735
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_21,                11114
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_19_20,                47775
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_21,                10792
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_20_21,                35760
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_0,                 7444
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_21_22,                34341
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_1,                 4184
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_22_23,                27255
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_22,                11397
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_23_24,                22577
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_22,                11130
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_24_25,                16525
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_0,                 7421
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_25_26,                13702
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_1,                 4029
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_26_27,                14251
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_23,                 7408
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_27_28,                 9596
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_23,                 7261
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_28_29,                11293
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_0,                 5178
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_29_30,                 7186
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_1,                 3046
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_30_31,                 7226
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_24,                 8437
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_31_32,                 5697
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_24,                 8212
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_32_33,                 5639
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_0,                 5354
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_33_34,                15248
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_1,                 3179
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_34_35,                25186
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_25,                 5252
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_35_36,                13589
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_25,                 5149
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_36_37,               315192
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_0,                 3726
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_37_38,               193313
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_1,                 1986
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_38_39,                 5934
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_26,                 6728
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_39_40,                 8455
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_26,                 6588
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_40_41,                 3496
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_0,                 4211
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_41_42,                 2451
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_1,                 2239
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_42_43,                 1271
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_27,                 3913
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_43_44,                 1147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_27,                 3832
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_44_45,                 1306
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_0,                 2558
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_45_46,                 1219
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_1,                 1551
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_46_47,                 1791
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_28,                 5147
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_47_48,                 2859
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_28,                 5033
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_0,                 3156
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_0_0,               248634
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_1,                 1841
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_29,                 2971
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_1_0,               241692
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_29,                 2913
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_0,                 1975
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_2_0,               100885
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_1,                 1283
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_30,                 4348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_3_0,                89026
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_30,                 4266
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_0,                 2607
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_4_0,               455523
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_1,                 1720
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_31,                 2493
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_5_0,               215904
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_31,                 2453
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_0,                 1680
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_1,                 1095
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_32,                 4432
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_7_0,               283403
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_32,                 4348
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_0,                 2784
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_8_0,               270973
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_1,                 1752
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_33,                 2390
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_9_0,               114572
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_33,                 2356
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_0,                 1609
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_10_0,                98712
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_1,                 1043
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_34,                 5581
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_11_0,               641712
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_34,                 5465
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_0,                 3338
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_12_0,               312480
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_1,                 1971
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_35,                 2728
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_13_0,               169251
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_35,                 2678
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_0,                 1797
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_14_0,                34729
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_1,                 1183
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_36,                 6979
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_15_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_36,                 6833
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_0,                 4490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sum,              3625237
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_1,                 2409
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_37,                 3695
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sampled,             11894610
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_37,                 3617
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_0,                 2417
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_1,                 1480
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_0_1,              9836810
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_38,                 9448
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_1_2,              1224778
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_38,                 9230
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_2_3,               474013
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_0,                 5874
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_3_4,               200540
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_1,                 3355
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_4_5,                76121
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_39,                 5282
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_5_6,                39691
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_39,                 5170
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_6_7,                17166
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_0,                 3604
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_7_8,                 8643
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_1,                 2006
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_8_9,                 5480
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_40,                11783
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_9_10,                 3270
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_40,                11516
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_10_11,                 1991
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_0,                 7548
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_11_12,                 1333
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_1,                 4165
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_12_13,                  927
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_41,                 7653
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_13_14,                  707
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_41,                 7489
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_14_15,                  546
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_0,                 5163
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_15_16,                  490
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_1,                 2651
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_16_17,                  401
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_42,                15615
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_17_18,                  369
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_42,                15245
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_18_19,                  301
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_0,                10255
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_19_20,                  258
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_1,                 5769
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_20_21,                  195
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_43,                11117
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_21_22,                  105
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_43,                10863
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_22_23,                   92
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_0,                 7292
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_23_24,                   59
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_1,                 3946
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_24_25,                   67
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_44,                22059
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_25_26,                   51
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_44,                21587
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_26_27,                   43
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_0,                14544
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_27_28,                   46
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_1,                 7685
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_28_29,                   31
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_45,                15360
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_29_30,                   30
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_45,                15017
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_30_31,                   23
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_0,                10543
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_31_32,                   13
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_1,                 5750
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_32_33,                   12
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_46,                33077
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_33_34,                    4
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_46,                32319
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_34_35,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_0,                20994
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_35_36,                    2
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_1,                10861
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_36_37,                    1
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_47,                23142
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_47,                22650
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_0,                15729
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_1,                 8868
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_48,                49095
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_48,                47999
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_0,                30568
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_1,                15123
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_49,                35482
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_49,                34687
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_0,                23712
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_1,                13250
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_50,                76520
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: scheduled_entries,             25899824
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_50,                74880
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: not_selected_entries,               648791
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_0,                48355
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_1,                24883
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_51,                58350
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_51,                56953
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_0,                37579
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_1,                18785
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_52,               121146
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_52,               118298
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_0,                77797
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_1,                40822
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_53,               100085
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_53,                97995
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_0,                65090
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_1,                34143
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_54,               195316
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_54,               191164
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_0,               123450
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_1,                58996
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_55,               160735
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_55,               157359
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_0,               106092
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_1,                53066
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_56,               328076
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_56,               321360
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_0,               201309
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_1,                87424
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_57,               262898
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_57,               257564
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_0,               166319
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_1,                86009
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_58,               496901
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_58,               486827
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_0,               292758
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_1,               126076
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_59,               408006
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_59,               399798
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_0,               261278
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_1,               133183
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_60,               773206
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_60,               759085
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_0,               412582
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_1,               186872
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_61,               667925
[PERF ][time=            11894612] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_61,               655896
[PERF ][time=            11894612] TOP.S