/* vga_drawscanline - draw planar 4 VGA from 16 color byte array   */
/* 5 Apr 2025 Greg Haerr ported from SVGALib for ELKS              */

/* VGAlib version 1.2 - (c) 1993 Tommy Frandsen                    */
/*                                                                 */
/* This library is free software; you can redistribute it and/or   */
/* modify it without any restrictions. This library is distributed */
/* in the hope that it will be useful, but without any warranty.   */

/* Multi-chipset support Copyright 1993 Harm Hanemaayer */
/* partially copyrighted (C) 1993 by Hartmut Schirmer */

/* 21 January 1995 - added vga_readscanline(), added support for   */
/* non 8-pixel aligned scanlines in 16 color mode. billr@rastergr.com */

#include "graphics.h"

#define EGA_BASE ((unsigned char __far *)0xA0000000L)

/* used to decompose color value into bits (for fast scanline drawing) */
union bits {
    struct {
        unsigned char bit3;
        unsigned char bit2;
        unsigned char bit1;
        unsigned char bit0;
    } b;
    unsigned long i;
};

/* color decompositions */
static union bits color16[16] =
{
    {{0, 0, 0, 0}},
    {{0, 0, 0, 1}},
    {{0, 0, 1, 0}},
    {{0, 0, 1, 1}},
    {{0, 1, 0, 0}},
    {{0, 1, 0, 1}},
    {{0, 1, 1, 0}},
    {{0, 1, 1, 1}},
    {{1, 0, 0, 0}},
    {{1, 0, 0, 1}},
    {{1, 0, 1, 0}},
    {{1, 0, 1, 1}},
    {{1, 1, 0, 0}},
    {{1, 1, 0, 1}},
    {{1, 1, 1, 0}},
    {{1, 1, 1, 1}}
};

/* mask for end points in plane buffer mode */
static unsigned char mask[8] =
{
    0xff, 0x7f, 0x3f, 0x1f, 0x0f, 0x07, 0x03, 0x01
};

/* display plane buffers (for fast scanline drawing) */
/* 80 bytes -> max 640 pixel per line (2/16 colors) */
static unsigned char plane0[80];
static unsigned char plane1[80];
static unsigned char plane2[80];
static unsigned char plane3[80];

#ifdef __ia16__
#define set_mask(mask)                          \
    asm volatile (                              \
        "mov $0x03ce,%%dx\n"                    \
        "mov %%al,%%ah\n"                       \
        "mov $8,%%al\n"                         \
        "out %%ax,%%dx\n"                       \
        : /* no output */                       \
        : "a" ((unsigned short)(mask))          \
        : "d"                                   \
        )

#define set_read_plane(plane)                   \
    asm volatile (                              \
        "mov $0x03ce,%%dx\n"                    \
        "mov %%al,%%ah\n"                       \
        "mov $4,%%al\n"                         \
        "out %%ax,%%dx\n"                       \
        : /* no output */                       \
        : "a" ((unsigned short)(plane))         \
        : "d"                                   \
        )

#define set_write_planes(plane)                 \
    asm volatile (                              \
        "mov $0x03c4,%%dx\n"                    \
        "mov %%al,%%ah\n"                       \
        "mov $2,%%al\n"                         \
        "out %%ax,%%dx\n"                       \
        : /* no output */                       \
        : "a" ((unsigned short)(plane))         \
        : "d"                                   \
        )

#define set_enable_sr(flag)                     \
    asm volatile (                              \
        "mov $0x03ce,%%dx\n"                    \
        "mov %%al,%%ah\n"                       \
        "mov $1,%%al\n"                         \
        "out %%ax,%%dx\n"                       \
        : /* no output */                       \
        : "a" ((unsigned short)(flag))          \
        : "d"                                   \
        )

#define set_op(op)                              \
    asm volatile (                              \
        "mov $0x03ce,%%dx\n"                    \
        "mov %%al,%%ah\n"                       \
        "mov $3,%%al\n"                         \
        "out %%ax,%%dx\n"                       \
        : /* no output */                       \
        : "a" ((unsigned short)(op))            \
        : "d"                                   \
        )

#define set_color(color)                        \
    asm volatile (                              \
        "mov $0x03ce,%%dx\n"                    \
        "mov %%al,%%ah\n"                       \
        "mov $0,%%al\n"                         \
        "out %%ax,%%dx\n"                       \
        : /* no output */                       \
        : "a" ((unsigned short)(color))         \
        : "d"                                   \
        )

#define set_write_mode(mode)                    \
    asm volatile (                              \
        "mov $0x03ce,%%dx\n"                    \
        "mov %%al,%%ah\n"                       \
        "mov $5,%%al\n"                         \
        "out %%ax,%%dx\n"                       \
        : /* no output */                       \
        : "a" ((unsigned short)(mode))          \
        : "d"                                   \
        )
#endif

static void MEMCPY(unsigned char __far *dst, unsigned char *src, int n)
{
    while (n--)
        *dst++ = *src++;
}

void vga_drawscanline(unsigned char *colors, int x, int y, int length)
{
    int i, j, k, first, last, l1;
    unsigned int offset, eoffs, soffs, ioffs;
    union bits bytes;
    unsigned char __far *address;
    
    k = 0;
    soffs = ioffs = (x & 0x7);  /* starting offset into first byte */
    eoffs = (x + length) & 0x7;     /* ending offset into last byte */
    for (i = 0; i < length;) {
        bytes.i = 0;
        first = i;
        last = i + 8 - ioffs;
        if (last > length)
            last = length;
        for (j = first; j < last; j++, i++)
            bytes.i = (bytes.i << 1) | color16[colors[j]&15].i;
        plane0[k] = bytes.b.bit0;
        plane1[k] = bytes.b.bit1;
        plane2[k] = bytes.b.bit2;
        plane3[k++] = bytes.b.bit3;
        ioffs = 0;
    }
    if (eoffs) {
        /* fixup last byte */
        k--;
        bytes.i <<= (8 - eoffs);
        plane0[k] = bytes.b.bit0;
        plane1[k] = bytes.b.bit1;
        plane2[k] = bytes.b.bit2;
        plane3[k++] = bytes.b.bit3;
    }
    offset = y * 640/8 + (x >> 3);
    address = EGA_BASE + offset;
    /* k currently contains number of bytes to write */
    l1 = k;
    /* make k the index of the last byte to write */
    k--;
    
    /* REG 1: disable Set/Reset Register */
    set_enable_sr(0x00);
    
    /* REG 8: write to all bits */
    set_mask(0xff);
    
    /* REG 2: select write map mask register */
    set_write_planes(0x01);
    /* REG 4: select read map mask register */
    set_read_plane(0x00);
    if (soffs)
        plane0[0] |= *address & ~mask[soffs];
    if (eoffs)
        plane0[k] |= *(address + k) & mask[eoffs];
    MEMCPY(address, plane0, l1);
    
    /* REG 2: write plane 1 */
    set_write_planes(0x02);
    /* REG 4: read plane 1 */
    set_read_plane(0x01);
    if (soffs)
        plane1[0] |= *address & ~mask[soffs];
    if (eoffs)
        plane1[k] |= *(address + k) & mask[eoffs];
    MEMCPY(address, plane1, l1);
    
    /* REG 2: write plane 2 */
    set_write_planes(0x04);
    /* REG 4: read plane 2 */
    set_read_plane(0x02);
    if (soffs)
        plane2[0] |= *address & ~mask[soffs];
    if (eoffs)
        plane2[k] |= *(address + k) & mask[eoffs];
    MEMCPY(address, plane2, l1);
    
    /* REG 2: write plane 3 */
    set_write_planes(0x08);
    /* REG 4: read plane 3 */
    set_read_plane(0x03);
    if (soffs)
        plane3[0] |= *address & ~mask[soffs];
    if (eoffs)
        plane3[k] |= *(address + k) & mask[eoffs];
    MEMCPY(address, plane3, l1);
    
    /* REG 2: restore map mask register */
    set_write_planes(0x0f);     

    /* REG 1: enable Set/Reset Register */
    set_enable_sr(0xff);

    //set_color(0);           // REG 0
    //set_enable_sr(0xff);    // REG 1
    //set_write_planes(0x0f); // REG 2
    //set_op(0);              // REG 3
    //set_read_plane(0);      // REG 4
    //set_write_mode(0);      // REG 5
    //set_mask(0xff);         // REG 8

#if UNUSED  /* 1bpp routine */
    /* REG 1: disable Set/Reset Register */
    set_enable_sr(0x00);
    
    /* REG 8: write to all bits */
    set_mask(0xff);
    
    /* REG 2: write to all planes */
    set_write_planes(0x0f);
    
    MEMCPY(EGA_BASE + (y * 640 + x) / 8, colors, length);
    
    /* REG 2: restore map mask register */
    set_write_planes(0x0f);
    
    /* REG 1: enable Set/Reset Register */
    set_enable_sr(0xff);
#endif
}
