I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/Cntrl_Mem_SM.sv {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/Cntrl_Mem_SM.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Cntrl_Mem_SM

Top level modules:
	Cntrl_Mem_SM

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/BasicOp_tb.sv {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/BasicOp_tb.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module BasicOp_tb

Top level modules:
	BasicOp_tb

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/reg_file.v {1 {vlog -work work -vopt -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/reg_file.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/instr_mem.v {1 {vlog -work work -vopt -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/instr_mem.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module IM

Top level modules:
	IM

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/LwStall_tb.sv {2 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/LwStall_tb.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module LwStall_tb
** Warning: I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/LwStall_tb.sv(83): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/LwStall_tb.sv(83): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/LwStall_tb.sv(84): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/LwStall_tb.sv(84): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/LwStall_tb.sv(85): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/LwStall_tb.sv(85): (vlog-2600) [RDGN] - Redundant digits in numeric literal.


Top level modules:
	LwStall_tb

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/data_mem.v {1 {vlog -work work -vopt -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/data_mem.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module DM

Top level modules:
	DM

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/control.v {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/control.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module control

Top level modules:
	control

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/Branch_tb.sv {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/Branch_tb.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Branch_tb

Top level modules:
	Branch_tb

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/ALU.v {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/ALU.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/Control_tb.sv {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/Control_tb.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Control_tb

Top level modules:
	Control_tb

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/ALU_tb.sv {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/ALU_tb.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_tb

Top level modules:
	ALU_tb

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/Loop_tb.sv {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/Loop_tb.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Loop_tb

Top level modules:
	Loop_tb

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/Full_processor_tb.sv {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/Full_processor_tb.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Full_processor_tb

Top level modules:
	Full_processor_tb

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/Icache.v {1 {vlog -work work -vopt -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/Icache.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module cache

Top level modules:
	cache

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/DataDependence_tb.sv {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/TestBenches/DataDependence_tb.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module DataDependence_tb

Top level modules:
	DataDependence_tb

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/Full_processor.v {2 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/Full_processor.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Full_processor
** Warning: I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/Full_processor.v(339): (vlog-2283) Extra semicolon in $unit (global) scope.

** Warning: I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/Full_processor.v(341): (vlog-2284) Empty $unit scope found.


Top level modules:
	Full_processor

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/unified_mem.v {1 {vlog -work work -vopt -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/unified_mem.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module unified_mem

Top level modules:
	unified_mem

} {} {}} I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/datapath.sv {1 {vlog -work work -vopt -sv -stats=none I:/GitHub/ece554project/CPU/ECE552_ProjTurnIn/Final_5StagePiplinedProcesor_JakeTrueloveEmadSadeghi/USETHIS_Pipelined_iCache_Dataforwarding_Verilog/datapath.sv
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module datapath

Top level modules:
	datapath

} {} {}}
