#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Sep 13 18:01:26 2020
# Process ID: 35393
# Current directory: /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1
# Command line: vivado -log selection_sort_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source selection_sort_design_wrapper.tcl -notrace
# Log file: /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1/selection_sort_design_wrapper.vdi
# Journal file: /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source selection_sort_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oruud/VProjects/ip_repo/sort_controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oruud/VProjects/ip_repo/selection_sort_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/oruud/.local/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:order' : Invalid value format for this type
CRITICAL WARNING: [IP_Flow 19-182] Failed to load BOM file '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_blk_mem_gen_0_0/selection_sort_design_blk_mem_gen_0_0.xml'.
CRITICAL WARNING: [IP_Flow 19-183] Failed to load IP instance 'selection_sort_design_blk_mem_gen_0_0'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'selection_sort_design_blk_mem_gen_0_0'. Error reading project file(s).
Command: link_design -top selection_sort_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2008.195 ; gain = 0.000 ; free physical = 140 ; free virtual = 6341
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/selection_sort_design_processing_system7_0_0.xdc] for cell 'selection_sort_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/selection_sort_design_processing_system7_0_0.xdc] for cell 'selection_sort_design_i/processing_system7_0/inst'
Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/selection_sort_design_rst_ps7_0_100M_0_board.xdc] for cell 'selection_sort_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/selection_sort_design_rst_ps7_0_100M_0_board.xdc] for cell 'selection_sort_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/selection_sort_design_rst_ps7_0_100M_0.xdc] for cell 'selection_sort_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/selection_sort_design_rst_ps7_0_100M_0.xdc] for cell 'selection_sort_design_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.090 ; gain = 0.000 ; free physical = 229 ; free virtual = 6272
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2212.090 ; gain = 204.066 ; free physical = 228 ; free virtual = 6272
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2212.090 ; gain = 0.000 ; free physical = 201 ; free virtual = 6257

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 192a18072

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2586.371 ; gain = 374.281 ; free physical = 147 ; free virtual = 5899

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a46fc891

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2751.309 ; gain = 0.000 ; free physical = 119 ; free virtual = 5670
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 37 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1afc9c947

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2751.309 ; gain = 0.000 ; free physical = 119 ; free virtual = 5670
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 14 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 170759181

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2751.309 ; gain = 0.000 ; free physical = 118 ; free virtual = 5670
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 331 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 170759181

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2751.309 ; gain = 0.000 ; free physical = 118 ; free virtual = 5670
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 170759181

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2751.309 ; gain = 0.000 ; free physical = 117 ; free virtual = 5670
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 170759181

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:01 . Memory (MB): peak = 2751.309 ; gain = 0.000 ; free physical = 117 ; free virtual = 5670
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              37  |                                              0  |
|  Constant propagation         |               5  |              14  |                                              0  |
|  Sweep                        |               0  |             331  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2751.309 ; gain = 0.000 ; free physical = 117 ; free virtual = 5670
Ending Logic Optimization Task | Checksum: 1b8fb5bf9

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:01 . Memory (MB): peak = 2751.309 ; gain = 0.000 ; free physical = 117 ; free virtual = 5670

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 2
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 13928eebd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 250 ; free virtual = 5678
Ending Power Optimization Task | Checksum: 13928eebd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3043.254 ; gain = 291.945 ; free physical = 254 ; free virtual = 5683

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16ff662ff

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 256 ; free virtual = 5683
Ending Final Cleanup Task | Checksum: 16ff662ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 256 ; free virtual = 5683

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 255 ; free virtual = 5683
Ending Netlist Obfuscation Task | Checksum: 16ff662ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 255 ; free virtual = 5683
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3043.254 ; gain = 831.164 ; free physical = 255 ; free virtual = 5683
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 236 ; free virtual = 5676
INFO: [Common 17-1381] The checkpoint '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1/selection_sort_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file selection_sort_design_wrapper_drc_opted.rpt -pb selection_sort_design_wrapper_drc_opted.pb -rpx selection_sort_design_wrapper_drc_opted.rpx
Command: report_drc -file selection_sort_design_wrapper_drc_opted.rpt -pb selection_sort_design_wrapper_drc_opted.pb -rpx selection_sort_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1/selection_sort_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 184 ; free virtual = 5665
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14b3e57db

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 184 ; free virtual = 5665
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 184 ; free virtual = 5665

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b05c8c27

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 169 ; free virtual = 5656

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f839ad5a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 141 ; free virtual = 5664

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f839ad5a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 141 ; free virtual = 5664
Phase 1 Placer Initialization | Checksum: 1f839ad5a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 140 ; free virtual = 5665

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ddfa4816

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 135 ; free virtual = 5662

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 65 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 0 new cell, deleted 30 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 137 ; free virtual = 5643

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             30  |                    30  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             30  |                    30  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1773026e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 136 ; free virtual = 5658
Phase 2.2 Global Placement Core | Checksum: 24a48052e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 134 ; free virtual = 5657
Phase 2 Global Placement | Checksum: 24a48052e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 135 ; free virtual = 5658

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e3ef3bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 133 ; free virtual = 5658

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 201eb3909

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 133 ; free virtual = 5658

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27e9e2931

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 133 ; free virtual = 5658

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 215c9160e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 133 ; free virtual = 5658

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 201748d21

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 129 ; free virtual = 5657

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18d2d4a48

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 128 ; free virtual = 5657

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e4907973

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 128 ; free virtual = 5657
Phase 3 Detail Placement | Checksum: 1e4907973

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 128 ; free virtual = 5657

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b0a6219b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.821 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16becc4b7

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16d22c316

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b0a6219b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.821. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1855f7489

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656
Phase 4.1 Post Commit Optimization | Checksum: 1855f7489

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1855f7489

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1855f7489

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656
Phase 4.4 Final Placement Cleanup | Checksum: 120316fcf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 120316fcf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656
Ending Placer Task | Checksum: e33cb338

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 126 ; free virtual = 5656
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 11 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 130 ; free virtual = 5660
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 119 ; free virtual = 5653
INFO: [Common 17-1381] The checkpoint '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1/selection_sort_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file selection_sort_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 114 ; free virtual = 5647
INFO: [runtcl-4] Executing : report_utilization -file selection_sort_design_wrapper_utilization_placed.rpt -pb selection_sort_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file selection_sort_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 123 ; free virtual = 5658
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 11 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 116 ; free virtual = 5630
INFO: [Common 17-1381] The checkpoint '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1/selection_sort_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 69716808 ConstDB: 0 ShapeSum: 79cb4b30 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f47e18a5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 113 ; free virtual = 5577
Post Restoration Checksum: NetGraph: 9543a2e7 NumContArr: 5f3a75be Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f47e18a5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 114 ; free virtual = 5579

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f47e18a5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 98 ; free virtual = 5546

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f47e18a5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 97 ; free virtual = 5541
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 297d5b018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 114 ; free virtual = 5552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.868  | TNS=0.000  | WHS=-0.160 | THS=-19.675|

Phase 2 Router Initialization | Checksum: 26cf450f9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 113 ; free virtual = 5551

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1539
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1539
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f5663d34

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.469  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 148a5cf12

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.469  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ddf0df92

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550
Phase 4 Rip-up And Reroute | Checksum: ddf0df92

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ddf0df92

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ddf0df92

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550
Phase 5 Delay and Skew Optimization | Checksum: ddf0df92

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9728c8d1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.584  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b104aa81

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550
Phase 6 Post Hold Fix | Checksum: b104aa81

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.440456 %
  Global Horizontal Routing Utilization  = 0.712546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 4a626931

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 111 ; free virtual = 5550

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 4a626931

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 109 ; free virtual = 5549

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3ddb0f8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 109 ; free virtual = 5549

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.584  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 3ddb0f8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 109 ; free virtual = 5549
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 141 ; free virtual = 5582

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 11 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 139 ; free virtual = 5583
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3043.254 ; gain = 0.000 ; free physical = 128 ; free virtual = 5576
INFO: [Common 17-1381] The checkpoint '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1/selection_sort_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file selection_sort_design_wrapper_drc_routed.rpt -pb selection_sort_design_wrapper_drc_routed.pb -rpx selection_sort_design_wrapper_drc_routed.rpx
Command: report_drc -file selection_sort_design_wrapper_drc_routed.rpt -pb selection_sort_design_wrapper_drc_routed.pb -rpx selection_sort_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1/selection_sort_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file selection_sort_design_wrapper_methodology_drc_routed.rpt -pb selection_sort_design_wrapper_methodology_drc_routed.pb -rpx selection_sort_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file selection_sort_design_wrapper_methodology_drc_routed.rpt -pb selection_sort_design_wrapper_methodology_drc_routed.pb -rpx selection_sort_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/impl_1/selection_sort_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file selection_sort_design_wrapper_power_routed.rpt -pb selection_sort_design_wrapper_power_summary_routed.pb -rpx selection_sort_design_wrapper_power_routed.rpx
Command: report_power -file selection_sort_design_wrapper_power_routed.rpt -pb selection_sort_design_wrapper_power_summary_routed.pb -rpx selection_sort_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 11 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file selection_sort_design_wrapper_route_status.rpt -pb selection_sort_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file selection_sort_design_wrapper_timing_summary_routed.rpt -pb selection_sort_design_wrapper_timing_summary_routed.pb -rpx selection_sort_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file selection_sort_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file selection_sort_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file selection_sort_design_wrapper_bus_skew_routed.rpt -pb selection_sort_design_wrapper_bus_skew_routed.pb -rpx selection_sort_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 18:02:39 2020...
