mime version server cern date tuesday jan gmt content type text html content length last modified tuesday may gmt architectural logic synthesis architectural logic synthesis abstracts papers members group area listed please use email addresses end abstract get details y p chen d f wong retiming fpga logic module minimization proceedings ieee international conference computer design october consider problem minimizing number logic modules actel actel sequential circuits make use fact flip flop destination driving combinational block flip flop combinational block put sequential module retiming technique applied minimize number registers merged combinational blocks formulate problem integer linear program show constraint matrix integer program totally unimodular result solve logic module minimization problem optimally solving linear relaxation integer program contact yaoping cs utexas edu honghua yang d f wong edge map optimal performance driven technology mapping iterative lut based fpga designs proceedings ieee international conference computer aided design nov consider problem performance driven lookup table lut based technology mapping fpgas using general delay model general delay model interconnection edge weight representing delay interconnection model particularly useful combined iterative re technology mapping process actual delays placed routed circuit fed back technology mapping phase improve mapping based realistic delay estimation well known technology mappers flowmap chortle d minimize number levels technology mapped circuit hence suitable iterative re technology mapping process recently mathur liu studied performance driven technology mapping problem using general delay model presented effective heuristic algorithm problem paper present efficient technology mapping algorithm achieves provably optimal delay technology mapped circuit using general delay model algorithm non trivial generalization flowmap key problem algorithm compute k feasible network cut circuit delay every cut edge upper bounded specific value implemented algorithm lut based fpga technology mapping package called edge map tested edge map set benchmark circuits contact yanghh cs utexas edu yung ming fang d f wong simultaneous functional unit binding floorplanning proceedings ieee international conference computer aided design november device feature size decreases interconnection delay becomes dominating factor system performance thus important accurate physical information used high level synthesis paper consider problem simultaneously performing functional unit binding floorplanning experimental results indicate approach combine binding floorplanning superior traditional approach separating two tasks contact fang cerc utexas edu shashidhar thakur d f wong shankar krishnamoorthy p moceyunas delay minimal decomposition multiplexers technology mapping international workshop logic synthesis may technology mapping requires unmapped logic network represented terms base functions technology decomposition step transforms arbitrary networks form typically decomposition schemes ignore fact certain circuit elements mapped efficiently treating separately decomposition multiplexers one category circuit elements appear naturally circuits form datapath elements result synthesis case statements hdl specifications control logic mapping using multiplexers technology libraries many advantages paper give algorithm optimally decomposing multiplexers minimize delay network present results mapping networks decomposed scheme actel lsi k libraries rich multiplexers experimental results indicate quality mapped circuits measured terms area delay routability greatly improved compared huffman tree based decomposition scheme contact thakur cs utexas edu shashidhar thakur d f wong simultaneous area delay minimum k lut mapping k exact networks international conference computer design october address technology mapping problem lookup table fpgas area minimization problem mapping k bounded networks consisting nodes k inputs using k input lookup tables known np complete k complexity unknown k corresponding delay minimization problem constant delay model solved polynomial time flow map algorithm arbitrary values k study class k bounded networks nodes exactly k inputs call networks k exact give characterization mapping solutions networks leads polynomial time algorithm computing simultaneous area delay minimum mapping networks using k input lookup tables also show flow map algorithm minimizes area mapped network well k exact networks show k mapping solution bounded network minimizing area delay simultaneously easily obtained exact network derived eliminating single input nodes thus area minimization problem input lookup tables solved polynomial time resolving open problem contact thakur cs utexas edu