<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="conv_kernel" xd:componentRef="conv_kernel" xd:initiationInterval="x" xd:clockPeriod="10" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(act_mem)" xd:originalName="act_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="act_mem" xd:originalName="act_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x10" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem0"/>
  <xd:arg xd:name="*(act_in)" xd:originalName="act_in" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="act_in" xd:originalName="act_in" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x1C" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem0"/>
  <xd:arg xd:name="*(act_out)" xd:originalName="act_out" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="act_out" xd:originalName="act_out" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x28" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem0"/>
  <xd:arg xd:name="*(weight_mem)" xd:originalName="weight_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="weight_mem" xd:originalName="weight_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x34" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem0"/>
  <xd:arg xd:name="*(bn_weight_mem)" xd:originalName="bn_weight_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="bn_weight_mem" xd:originalName="bn_weight_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x40" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem0"/>
  <xd:arg xd:name="*(start_layer)" xd:originalName="start_layer" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="start_layer" xd:originalName="start_layer" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x4C" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem0"/>
  <xd:arg xd:name="*(end_layer)" xd:originalName="end_layer" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="end_layer" xd:originalName="end_layer" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x58" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem0"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="41781" xd:FF="29977" xd:BRAM="0" xd:DSP="263"/>
</xd:acceleratorMap>
