{
    "MlibObjs": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__3820026515",
        "_vcs_unit__3820026515",
        "std",
        "std",
        "ahb3lite_bus_inf",
        "ahb3lite_bus_inf",
        "test",
        "test",
        "tbench_top",
        "tbench_top",
        "ahb3lite_pkg",
        "ahb3lite_pkg",
        "ahb3lite_sram1rw_0000",
        "ahb3lite_sram1rw_0000",
        "rl_queue",
        "rl_queue",
        "rl_ram_1rw",
        "rl_ram_1rw"
    ],
    "PrevCompiledModules": {
        "rl_ram_1rw": {
            "LWthU_d": {
                "out": "LWthU_d.o",
                "bytes": 18322,
                "mod": "rl_ram_1rw",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.712/_68865_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "out": "reYIK_d.o",
                "bytes": 41857,
                "mod": "std",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.712/_68865_archive_1.a"
            }
        },
        "_vcs_unit__3820026515": {
            "a34xI_d": {
                "out": "a34xI_d.o",
                "bytes": 206042,
                "mod": "_vcs_unit__3820026515",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.712/_68865_archive_1.a"
            }
        },
        "ahb3lite_pkg": {
            "NECV5_d": {
                "out": "NECV5_d.o",
                "bytes": 6396,
                "mod": "ahb3lite_pkg",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.712/_68865_archive_1.a"
            }
        },
        "rl_queue": {
            "xPMi9_d": {
                "out": "xPMi9_d.o",
                "bytes": 25687,
                "mod": "rl_queue",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.712/_68865_archive_1.a"
            }
        },
        "ahb3lite_bus_inf": {
            "I4SNz_d": {
                "out": "I4SNz_d.o",
                "bytes": 81771,
                "mod": "ahb3lite_bus_inf",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.712/_68865_archive_1.a"
            }
        },
        "ahb3lite_sram1rw_0000": {
            "KGFBM_d": {
                "out": "KGFBM_d.o",
                "bytes": 54740,
                "mod": "ahb3lite_sram1rw_0000",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.712/_68865_archive_1.a"
            }
        },
        "tbench_top": {
            "Mk7In_d": {
                "out": "Mk7In_d.o",
                "bytes": 12702,
                "mod": "tbench_top",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.712/_68865_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "out": "objs/amcQw_d.o",
                "bytes": 10207,
                "mod": "...MASTER...",
                "mode": 4,
                "checksum": 0
            }
        },
        "test": {
            "x9Hvb_d": {
                "out": "x9Hvb_d.o",
                "bytes": 32071,
                "mod": "test",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.712/_68865_archive_1.a"
            }
        }
    },
    "stat": {
        "outputSizePerQuad": 77.0,
        "ru_self_cgstart": {
            "ru_maxrss_kb": 95328,
            "ru_utime_sec": 0.107154,
            "ru_nvcsw": 23,
            "ru_stime_sec": 0.038268999999999997,
            "ru_minflt": 6748,
            "ru_majflt": 0,
            "ru_nivcsw": 40
        },
        "totalObjSize": 401562,
        "ru_childs_end": {
            "ru_maxrss_kb": 24088,
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 1,
            "ru_stime_sec": 0.0034030000000000002,
            "ru_minflt": 236,
            "ru_majflt": 0,
            "ru_nivcsw": 2
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "nMops": 13940,
        "Frontend(%)": 55.161514504131169,
        "nQuads": 5149,
        "ru_self_end": {
            "ru_maxrss_kb": 105804,
            "ru_utime_sec": 0.19425500000000001,
            "ru_nvcsw": 24,
            "ru_stime_sec": 0.046621000000000003,
            "ru_minflt": 9796,
            "ru_majflt": 0,
            "ru_nivcsw": 70
        },
        "mopSpeed": 160044.08674986509,
        "quadSpeed": 59115.27996234256,
        "CodeGen(%)": 44.838485495868831,
        "mop/quad": 2.7073218100602059
    },
    "NameTable": {
        "_vcs_unit__3820026515": [
            "_vcs_unit__3820026515",
            "a34xI",
            "module"
        ],
        "ahb3lite_pkg": [
            "ahb3lite_pkg",
            "NECV5",
            "module"
        ],
        "rl_queue": [
            "rl_queue",
            "xPMi9",
            "module"
        ],
        "rl_ram_1rw": [
            "rl_ram_1rw",
            "LWthU",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "ahb3lite_bus_inf": [
            "ahb3lite_bus_inf",
            "I4SNz",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "tbench_top": [
            "tbench_top",
            "Mk7In",
            "module"
        ],
        "ahb3lite_sram1rw_0000": [
            "ahb3lite_sram1rw_0000",
            "KGFBM",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "Misc": {
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "cwd": "/home/user100/VM/AHB3_Lite_Interface_Verification",
        "csrc_abs": "/home/user100/VM/AHB3_Lite_Interface_Verification/csrc",
        "daidir_abs": "/home/user100/VM/AHB3_Lite_Interface_Verification/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.712"
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "bytes": 70755,
        "out": "amcQwB.o"
    },
    "CompileStatus": "Successful",
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.68865.json"
    ]
}