Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan  4 18:03:29 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopArchitecture_timing_summary_routed.rpt -pb TopArchitecture_timing_summary_routed.pb -rpx TopArchitecture_timing_summary_routed.rpx -warn_on_violation
| Design       : TopArchitecture
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 145 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.302        0.000                      0                   33        0.206        0.000                      0                   33        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               0.302        0.000                      0                   33        0.206        0.000                      0                   33        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 2.564ns (26.520%)  route 7.104ns (73.480%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 14.624 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 r  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.345    12.967    RegC/output[21]_i_2_n_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  RegC/output[26]_i_8/O
                         net (fo=2, routed)           0.173    13.264    RegC/output_reg[21]_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  RegC/output[26]_i_2/O
                         net (fo=4, routed)           0.480    13.868    RegC/output[26]_i_2_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.992 r  RegC/output[32]_i_11/O
                         net (fo=2, routed)           0.426    14.418    RegA/output_reg[30]_4
    SLICE_X113Y58        LUT6 (Prop_lut6_I5_O)        0.124    14.542 r  RegA/output[30]_i_2/O
                         net (fo=1, routed)           0.149    14.691    RegA/output[30]_i_2_n_0
    SLICE_X113Y58        LUT6 (Prop_lut6_I0_O)        0.124    14.815 r  RegA/output[30]_i_1/O
                         net (fo=1, routed)           0.000    14.815    RegZ/D[30]
    SLICE_X113Y58        FDRE                                         r  RegZ/output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.688    14.624    RegZ/CLK
    SLICE_X113Y58        FDRE                                         r  RegZ/output_reg[30]/C
                         clock pessimism              0.497    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X113Y58        FDRE (Setup_fdre_C_D)        0.031    15.117    RegZ/output_reg[30]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 2.564ns (26.918%)  route 6.961ns (73.082%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 r  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.345    12.967    RegC/output[21]_i_2_n_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  RegC/output[26]_i_8/O
                         net (fo=2, routed)           0.173    13.264    RegC/output_reg[21]_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  RegC/output[26]_i_2/O
                         net (fo=4, routed)           0.318    13.706    RegC/output[26]_i_2_n_0
    SLICE_X106Y61        LUT5 (Prop_lut5_I4_O)        0.124    13.830 r  RegC/output[28]_i_2/O
                         net (fo=2, routed)           0.443    14.272    RegC/output[28]_i_2_n_0
    SLICE_X107Y59        LUT6 (Prop_lut6_I5_O)        0.124    14.396 r  RegC/output[29]_i_2/O
                         net (fo=1, routed)           0.151    14.548    RegC/output[29]_i_2_n_0
    SLICE_X107Y59        LUT6 (Prop_lut6_I0_O)        0.124    14.672 r  RegC/output[29]_i_1/O
                         net (fo=1, routed)           0.000    14.672    RegZ/D[29]
    SLICE_X107Y59        FDRE                                         r  RegZ/output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.684    14.620    RegZ/CLK
    SLICE_X107Y59        FDRE                                         r  RegZ/output_reg[29]/C
                         clock pessimism              0.457    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X107Y59        FDRE (Setup_fdre_C_D)        0.031    15.073    RegZ/output_reg[29]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 2.564ns (26.781%)  route 7.010ns (73.219%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 14.621 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 r  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.345    12.967    RegC/output[21]_i_2_n_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  RegC/output[26]_i_8/O
                         net (fo=2, routed)           0.173    13.264    RegC/output_reg[21]_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  RegC/output[26]_i_2/O
                         net (fo=4, routed)           0.480    13.868    RegC/output[26]_i_2_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.992 r  RegC/output[32]_i_11/O
                         net (fo=2, routed)           0.299    14.291    RegC/output_reg[26]_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I5_O)        0.124    14.415 f  RegC/output[32]_i_3/O
                         net (fo=2, routed)           0.182    14.597    RegC/output[32]_i_3_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I5_O)        0.124    14.721 r  RegC/output[32]_i_1/O
                         net (fo=1, routed)           0.000    14.721    RegZ/D[32]
    SLICE_X108Y58        FDRE                                         r  RegZ/output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.685    14.621    RegZ/CLK
    SLICE_X108Y58        FDRE                                         r  RegZ/output_reg[32]/C
                         clock pessimism              0.457    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.079    15.122    RegZ/output_reg[32]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 2.564ns (26.809%)  route 7.000ns (73.191%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 14.621 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 f  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 f  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 f  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 f  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 f  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 f  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 f  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 f  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.345    12.967    RegC/output[21]_i_2_n_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    13.091 f  RegC/output[26]_i_8/O
                         net (fo=2, routed)           0.173    13.264    RegC/output_reg[21]_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.388 f  RegC/output[26]_i_2/O
                         net (fo=4, routed)           0.480    13.868    RegC/output[26]_i_2_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.992 f  RegC/output[32]_i_11/O
                         net (fo=2, routed)           0.299    14.291    RegC/output_reg[26]_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I5_O)        0.124    14.415 r  RegC/output[32]_i_3/O
                         net (fo=2, routed)           0.172    14.587    RegC/output[32]_i_3_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I0_O)        0.124    14.711 r  RegC/output[31]_i_1/O
                         net (fo=1, routed)           0.000    14.711    RegZ/D[31]
    SLICE_X108Y58        FDRE                                         r  RegZ/output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.685    14.621    RegZ/CLK
    SLICE_X108Y58        FDRE                                         r  RegZ/output_reg[31]/C
                         clock pessimism              0.457    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.079    15.122    RegZ/output_reg[31]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 2.440ns (26.348%)  route 6.821ns (73.652%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 r  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.345    12.967    RegC/output[21]_i_2_n_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  RegC/output[26]_i_8/O
                         net (fo=2, routed)           0.173    13.264    RegC/output_reg[21]_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  RegC/output[26]_i_2/O
                         net (fo=4, routed)           0.472    13.860    RegC/output[26]_i_2_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124    13.984 r  RegC/output[27]_i_2/O
                         net (fo=1, routed)           0.299    14.283    RegC/output[27]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  RegC/output[27]_i_1/O
                         net (fo=1, routed)           0.000    14.407    RegZ/D[27]
    SLICE_X109Y59        FDRE                                         r  RegZ/output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.684    14.620    RegZ/CLK
    SLICE_X109Y59        FDRE                                         r  RegZ/output_reg[27]/C
                         clock pessimism              0.457    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X109Y59        FDRE (Setup_fdre_C_D)        0.031    15.073    RegZ/output_reg[27]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 2.440ns (26.347%)  route 6.821ns (73.653%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 r  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.345    12.967    RegC/output[21]_i_2_n_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  RegC/output[26]_i_8/O
                         net (fo=2, routed)           0.173    13.264    RegC/output_reg[21]_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  RegC/output[26]_i_2/O
                         net (fo=4, routed)           0.318    13.706    RegC/output[26]_i_2_n_0
    SLICE_X106Y61        LUT5 (Prop_lut5_I4_O)        0.124    13.830 r  RegC/output[28]_i_2/O
                         net (fo=2, routed)           0.454    14.284    RegC/output[28]_i_2_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I0_O)        0.124    14.408 r  RegC/output[28]_i_1/O
                         net (fo=1, routed)           0.000    14.408    RegZ/D[28]
    SLICE_X108Y59        FDRE                                         r  RegZ/output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.684    14.620    RegZ/CLK
    SLICE_X108Y59        FDRE                                         r  RegZ/output_reg[28]/C
                         clock pessimism              0.457    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X108Y59        FDRE (Setup_fdre_C_D)        0.077    15.119    RegZ/output_reg[28]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 2.316ns (25.501%)  route 6.766ns (74.499%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 r  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.520    13.142    RegC/output[21]_i_2_n_0
    SLICE_X107Y61        LUT5 (Prop_lut5_I4_O)        0.124    13.266 r  RegC/output[23]_i_2/O
                         net (fo=2, routed)           0.415    13.681    RegC/output[23]_i_2_n_0
    SLICE_X107Y59        LUT6 (Prop_lut6_I5_O)        0.124    13.805 r  RegC/output[24]_i_2/O
                         net (fo=1, routed)           0.299    14.105    RegC/output[24]_i_2_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  RegC/output[24]_i_1/O
                         net (fo=1, routed)           0.000    14.229    RegZ/D[24]
    SLICE_X106Y60        FDRE                                         r  RegZ/output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.684    14.620    RegZ/CLK
    SLICE_X106Y60        FDRE                                         r  RegZ/output_reg[24]/C
                         clock pessimism              0.457    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X106Y60        FDRE (Setup_fdre_C_D)        0.031    15.073    RegZ/output_reg[24]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 2.316ns (26.170%)  route 6.534ns (73.830%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 r  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.345    12.967    RegC/output[21]_i_2_n_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  RegC/output[26]_i_8/O
                         net (fo=2, routed)           0.307    13.398    RegA/output_reg[25]_1
    SLICE_X107Y60        LUT6 (Prop_lut6_I5_O)        0.124    13.522 r  RegA/output[25]_i_2/O
                         net (fo=1, routed)           0.351    13.872    RegA/output[25]_i_2_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  RegA/output[25]_i_1/O
                         net (fo=1, routed)           0.000    13.996    RegZ/D[25]
    SLICE_X106Y60        FDRE                                         r  RegZ/output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.684    14.620    RegZ/CLK
    SLICE_X106Y60        FDRE                                         r  RegZ/output_reg[25]/C
                         clock pessimism              0.457    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X106Y60        FDRE (Setup_fdre_C_D)        0.029    15.071    RegZ/output_reg[25]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 2.316ns (26.639%)  route 6.378ns (73.361%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 r  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.345    12.967    RegC/output[21]_i_2_n_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  RegC/output[26]_i_8/O
                         net (fo=2, routed)           0.173    13.264    RegC/output_reg[21]_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.388 r  RegC/output[26]_i_2/O
                         net (fo=4, routed)           0.329    13.717    RegC/output[26]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I0_O)        0.124    13.841 r  RegC/output[26]_i_1/O
                         net (fo=1, routed)           0.000    13.841    RegZ/D[26]
    SLICE_X109Y59        FDRE                                         r  RegZ/output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.684    14.620    RegZ/CLK
    SLICE_X109Y59        FDRE                                         r  RegZ/output_reg[26]/C
                         clock pessimism              0.457    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X109Y59        FDRE (Setup_fdre_C_D)        0.029    15.071    RegZ/output_reg[26]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 RegSel2/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 2.192ns (25.229%)  route 6.496ns (74.771%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.867     5.147    RegSel2/CLK
    SLICE_X111Y58        FDRE                                         r  RegSel2/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456     5.603 r  RegSel2/output_reg[1]/Q
                         net (fo=2, routed)           0.685     6.288    RegSel2/sel2Reg[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  RegSel2/output[32]_i_15/O
                         net (fo=3, routed)           0.680     7.092    RegSel2/output[32]_i_15_n_0
    SLICE_X110Y58        LUT5 (Prop_lut5_I2_O)        0.124     7.216 r  RegSel2/output[32]_i_12/O
                         net (fo=1, routed)           0.407     7.623    RegSel2/output[32]_i_12_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I2_O)        0.124     7.747 r  RegSel2/output[32]_i_4/O
                         net (fo=7, routed)           0.459     8.206    RegSel2/output[32]_i_4_n_0
    SLICE_X110Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  RegSel2/output[32]_i_2/O
                         net (fo=108, routed)         0.809     9.139    RegC/output_reg[0]_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  RegC/output[6]_i_4/O
                         net (fo=2, routed)           0.648     9.911    RegC/output[6]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  RegC/output[8]_i_7/O
                         net (fo=3, routed)           0.707    10.742    RegC/output[8]_i_7_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  RegC/output[11]_i_8/O
                         net (fo=2, routed)           0.171    11.037    RegC/output_reg[6]_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.161 r  RegC/output[11]_i_2/O
                         net (fo=4, routed)           0.173    11.335    RegC/output[11]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  RegC/output[16]_i_8/O
                         net (fo=2, routed)           0.303    11.762    RegC/output_reg[11]_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  RegC/output[16]_i_2/O
                         net (fo=4, routed)           0.175    12.061    RegC/output[16]_i_2_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  RegC/output[21]_i_8/O
                         net (fo=2, routed)           0.313    12.497    RegC/output_reg[16]_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  RegC/output[21]_i_2/O
                         net (fo=4, routed)           0.520    13.142    RegC/output[21]_i_2_n_0
    SLICE_X107Y61        LUT5 (Prop_lut5_I4_O)        0.124    13.266 r  RegC/output[23]_i_2/O
                         net (fo=2, routed)           0.445    13.711    RegC/output[23]_i_2_n_0
    SLICE_X107Y60        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  RegC/output[23]_i_1/O
                         net (fo=1, routed)           0.000    13.835    RegZ/D[23]
    SLICE_X107Y60        FDRE                                         r  RegZ/output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.684    14.620    RegZ/CLK
    SLICE_X107Y60        FDRE                                         r  RegZ/output_reg[23]/C
                         clock pessimism              0.457    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X107Y60        FDRE (Setup_fdre_C_D)        0.031    15.073    RegZ/output_reg[23]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  1.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 RegB/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.169%)  route 0.157ns (45.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.637     1.562    RegB/CLK
    SLICE_X113Y57        FDRE                                         r  RegB/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  RegB/output_reg[4]/Q
                         net (fo=2, routed)           0.157     1.860    RegSel2/output_reg[4]_2[4]
    SLICE_X112Y58        LUT6 (Prop_lut6_I3_O)        0.045     1.905 r  RegSel2/output[4]_i_1/O
                         net (fo=1, routed)           0.000     1.905    RegZ/D[4]
    SLICE_X112Y58        FDRE                                         r  RegZ/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.909     2.082    RegZ/CLK
    SLICE_X112Y58        FDRE                                         r  RegZ/output_reg[4]/C
                         clock pessimism             -0.504     1.578    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.121     1.699    RegZ/output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 RegC/output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.823%)  route 0.180ns (49.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.634     1.559    RegC/CLK
    SLICE_X110Y64        FDRE                                         r  RegC/output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  RegC/output_reg[19]/Q
                         net (fo=3, routed)           0.180     1.880    RegC/Q[14]
    SLICE_X108Y62        LUT6 (Prop_lut6_I2_O)        0.045     1.925 r  RegC/output[19]_i_1/O
                         net (fo=1, routed)           0.000     1.925    RegZ/D[19]
    SLICE_X108Y62        FDRE                                         r  RegZ/output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.903     2.076    RegZ/CLK
    SLICE_X108Y62        FDRE                                         r  RegZ/output_reg[19]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X108Y62        FDRE (Hold_fdre_C_D)         0.121     1.715    RegZ/output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 RegB/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.637     1.562    RegB/CLK
    SLICE_X112Y57        FDRE                                         r  RegB/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.148     1.710 r  RegB/output_reg[0]/Q
                         net (fo=3, routed)           0.087     1.797    RegC/output_reg[31]_2[0]
    SLICE_X112Y57        LUT5 (Prop_lut5_I4_O)        0.098     1.895 r  RegC/output[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    RegZ/D[0]
    SLICE_X112Y57        FDRE                                         r  RegZ/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.909     2.082    RegZ/CLK
    SLICE_X112Y57        FDRE                                         r  RegZ/output_reg[0]/C
                         clock pessimism             -0.520     1.562    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.121     1.683    RegZ/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 RegA/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.279%)  route 0.207ns (52.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.637     1.562    RegA/CLK
    SLICE_X111Y57        FDRE                                         r  RegA/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  RegA/output_reg[0]/Q
                         net (fo=3, routed)           0.207     1.910    RegA/Q[0]
    SLICE_X112Y57        LUT6 (Prop_lut6_I2_O)        0.045     1.955 r  RegA/output[1]_i_1/O
                         net (fo=1, routed)           0.000     1.955    RegZ/D[1]
    SLICE_X112Y57        FDRE                                         r  RegZ/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.909     2.082    RegZ/CLK
    SLICE_X112Y57        FDRE                                         r  RegZ/output_reg[1]/C
                         clock pessimism             -0.504     1.578    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.120     1.698    RegZ/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RegB/output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.634     1.559    RegB/CLK
    SLICE_X109Y62        FDRE                                         r  RegB/output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  RegB/output_reg[12]/Q
                         net (fo=2, routed)           0.170     1.870    RegC/output_reg[31]_2[6]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  RegC/output[12]_i_1/O
                         net (fo=1, routed)           0.000     1.915    RegZ/D[12]
    SLICE_X109Y62        FDRE                                         r  RegZ/output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.903     2.076    RegZ/CLK
    SLICE_X109Y62        FDRE                                         r  RegZ/output_reg[12]/C
                         clock pessimism             -0.517     1.559    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.092     1.651    RegZ/output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 RegD/output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.168%)  route 0.235ns (55.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.637     1.562    RegD/CLK
    SLICE_X113Y59        FDRE                                         r  RegD/output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  RegD/output_reg[31]/Q
                         net (fo=2, routed)           0.235     1.938    RegC/output_reg[31]_1[21]
    SLICE_X108Y58        LUT6 (Prop_lut6_I4_O)        0.045     1.983 r  RegC/output[32]_i_1/O
                         net (fo=1, routed)           0.000     1.983    RegZ/D[32]
    SLICE_X108Y58        FDRE                                         r  RegZ/output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.906     2.079    RegZ/CLK
    SLICE_X108Y58        FDRE                                         r  RegZ/output_reg[32]/C
                         clock pessimism             -0.482     1.597    
    SLICE_X108Y58        FDRE (Hold_fdre_C_D)         0.121     1.718    RegZ/output_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 RegC/output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.862%)  route 0.220ns (54.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.634     1.559    RegC/CLK
    SLICE_X113Y65        FDRE                                         r  RegC/output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  RegC/output_reg[14]/Q
                         net (fo=3, routed)           0.220     1.919    RegC/Q[11]
    SLICE_X112Y63        LUT6 (Prop_lut6_I2_O)        0.045     1.964 r  RegC/output[14]_i_1/O
                         net (fo=1, routed)           0.000     1.964    RegZ/D[14]
    SLICE_X112Y63        FDRE                                         r  RegZ/output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.905     2.078    RegZ/CLK
    SLICE_X112Y63        FDRE                                         r  RegZ/output_reg[14]/C
                         clock pessimism             -0.504     1.574    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.120     1.694    RegZ/output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 RegD/output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.551%)  route 0.251ns (57.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.637     1.562    RegD/CLK
    SLICE_X113Y59        FDRE                                         r  RegD/output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  RegD/output_reg[31]/Q
                         net (fo=2, routed)           0.251     1.954    RegC/output_reg[31]_1[21]
    SLICE_X108Y58        LUT6 (Prop_lut6_I1_O)        0.045     1.999 r  RegC/output[31]_i_1/O
                         net (fo=1, routed)           0.000     1.999    RegZ/D[31]
    SLICE_X108Y58        FDRE                                         r  RegZ/output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.906     2.079    RegZ/CLK
    SLICE_X108Y58        FDRE                                         r  RegZ/output_reg[31]/C
                         clock pessimism             -0.482     1.597    
    SLICE_X108Y58        FDRE (Hold_fdre_C_D)         0.121     1.718    RegZ/output_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 RegD/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.226ns (57.782%)  route 0.165ns (42.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.636     1.561    RegD/CLK
    SLICE_X113Y60        FDRE                                         r  RegD/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.128     1.689 r  RegD/output_reg[2]/Q
                         net (fo=4, routed)           0.165     1.854    RegSel2/output_reg[4]_3[2]
    SLICE_X113Y59        LUT6 (Prop_lut6_I5_O)        0.098     1.952 r  RegSel2/output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.952    RegZ/D[2]
    SLICE_X113Y59        FDRE                                         r  RegZ/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.909     2.082    RegZ/CLK
    SLICE_X113Y59        FDRE                                         r  RegZ/output_reg[2]/C
                         clock pessimism             -0.504     1.578    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.092     1.670    RegZ/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 RegD/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.946%)  route 0.268ns (59.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.634     1.559    RegD/CLK
    SLICE_X111Y64        FDRE                                         r  RegD/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  RegD/output_reg[10]/Q
                         net (fo=2, routed)           0.268     1.968    RegA/output_reg[30]_2[7]
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.045     2.013 r  RegA/output[10]_i_1/O
                         net (fo=1, routed)           0.000     2.013    RegZ/D[10]
    SLICE_X108Y61        FDRE                                         r  RegZ/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.905     2.078    RegZ/CLK
    SLICE_X108Y61        FDRE                                         r  RegZ/output_reg[10]/C
                         clock pessimism             -0.482     1.596    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.120     1.716    RegZ/output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y57  RegA/output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y60  RegA/output_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y60  RegA/output_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y61  RegA/output_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y63  RegA/output_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y60  RegA/output_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y62  RegA/output_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y55  RegA/output_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y62  RegA/output_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y60  RegA/output_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y60  RegA/output_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61  RegA/output_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y63  RegA/output_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y60  RegA/output_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y62  RegA/output_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y55  RegA/output_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y62  RegA/output_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y58  RegA/output_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y59  RegA/output_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y60  RegA/output_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y60  RegA/output_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61  RegA/output_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y60  RegA/output_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y62  RegA/output_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y62  RegA/output_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y52  RegA/output_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y56  RegA/output_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y55  RegA/output_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y55  RegA/output_reg[26]/C



