ISim log file
Running: E:\Desktop\P4\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Desktop/P4/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "E:/Desktop/P4/DATAPATH.v" Line 33.  For instance i_datapath/i_dm/, width 2 of formal port LS_op is not equal to width 1 of actual signal LS_op.
WARNING: File "E:/Desktop/P4/mips.v" Line 52.  For instance uut/i_datapath/, width 1 of formal port LS_op is not equal to width 2 of actual signal LS_op.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $ 2 <= 89180000
@00003004: *00000000 <= 89180000
@00003008: $ 2 <= 8918029e
@0000300c: *00000000 <= 8918029e
@00003010: $ 3 <= a5e70000
@00003014: $ 3 <= a5e7902f
@00003018: $ 4 <= ae110000
@0000301c: $ 4 <= ae11e895
@00003020: $ 5 <= fa190000
@00003024: $ 5 <= fa19a8f6
@00003000: $ 2 <= 89180000
@00003004: *00000000 <= 89180000
@00003008: $ 2 <= 8918029e
@0000300c: *00000000 <= 8918029e
@00003010: $ 3 <= a5e70000
@00003014: $ 3 <= a5e7902f
@00003018: $ 4 <= ae110000
@0000301c: $ 4 <= ae11e895
@00003020: $ 5 <= fa190000
@00003024: $ 5 <= fa19a8f6
@00003028: $ 6 <= fcf80000
@0000302c: $ 6 <= fcf8f4dc
@00003030: $ 7 <= 14600000
@00003034: $ 7 <= 14604faa
@00003038: *0000000c <= fcf8f4dc
@0000303c: $ 8 <= efa60000
@00003040: $ 8 <= efa6306e
@00003044: *00000008 <= efa6306e
@00003048: $ 9 <= fea30000
@0000304c: $ 9 <= fea3aec0
@00003050: $10 <= 2d000000
@00003054: $10 <= 0000006e
@00003058: $10 <= 00000000
@0000305c: $10 <= 00000000
@00003060: $10 <= 0000b80a
@00003064: *00000004 <= 0000b80a
@00003068: *00000006 <= 0000b80a
@0000306c: *00000006 <= 0000b80a
@00003070: $11 <= 3bf50000
@00003074: $11 <= 3bf5ce80
@00003078: $12 <= 74700000
@0000307c: $10 <= 0000006e
@00003080: $10 <= 00000000
@00003084: $10 <= 0000000a
@00003088: $12 <= 7470f44a
@0000308c: $13 <= 0d2c0000
@00003090: $13 <= 0d2ce74d
@00003094: $16 <= 00006098
@00003098: $17 <= 34420000
@0000309c: $17 <= 3442a520
@000030a0: $18 <= dd7e0000
@000030a4: $18 <= dd7e256d
@000030a8: $19 <= 6d9b0000
@000030ac: $19 <= 6d9b17f8
@000030b0: $20 <= 3dc70000
@000030b4: $20 <= 3dc777f3
@000030b8: $21 <= 6a3e0000
@000030bc: $21 <= 6a3e148e
@000030c0: $25 <= ffc30000
@000030c4: $25 <= ffc3fefc
@000030c8: $26 <= 0ec90000
@000030cc: $26 <= 0ec91082
@000030d0: $27 <= 5f220000
@000030d4: $27 <= 5f22d6b7
@000030d8: *00000004 <= 8918029e
@000030dc: *00000008 <= 6d9b17f8
@000030e0: *0000000c <= ae11e895
@000030e4: *00000010 <= 00000000
@000030e8: *00000090 <= 00000000
@000030ec: *00000094 <= 6a3e148e
@000030f0: *00000098 <= 6d9b17f8
@000030f4: *00000190 <= 00006098
@000030f8: $31 <= 00003f00
@000030fc: $29 <= 00002f00
@00003104: $27 <= 0000004c
@00003108: $16 <= 00000000
@0000310c: $ 3 <= 0000000a
@00003110: $ 9 <= fa19a942
@00003118: $ 3 <= 0000000a
@0000311c: $25 <= 0ec95afe
@00003120: $ 9 <= b118f3b9
@00003124: $ 2 <= 00000004
@00003128: $29 <= 00002efc
@0000312c: *00002f00 <= 00003f00
@00003130: $31 <= 00003134
