# Microsemi Physical design constraints file

# Version: 2022.2 2022.2.0.10

# Design Name: top_level 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300T , Package: FCG1152 , Speed grade: -1 

# Date generated: Mon Oct 24 18:01:21 2022 


#
# I/O constraints
#

set_io -port_name LED1 -DIRECTION OUTPUT -pin_name G17 -fixed false
set_io -port_name LED2 -DIRECTION OUTPUT -pin_name K23 -fixed false
set_io -port_name LED3 -DIRECTION OUTPUT -pin_name L23 -fixed false
set_io -port_name LED4 -DIRECTION OUTPUT -pin_name B25 -fixed false
set_io -port_name button1 -DIRECTION INPUT -pin_name AK20 -fixed false
set_io -port_name clk -DIRECTION INPUT -pin_name AL26 -fixed false
set_io -port_name rstn -DIRECTION INPUT -pin_name AL27 -fixed false
set_io -port_name rx -DIRECTION INPUT -pin_name AL23 -fixed false
set_io -port_name tx -DIRECTION OUTPUT -pin_name AL24 -fixed false

#
# Core cell constraints
#

set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1 -fixed false -x 2102 -y 192
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5\[6\] -fixed false -x 2090 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5\[1\] -fixed false -x 2092 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5\[5\] -fixed false -x 2093 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/framing_error_int -fixed false -x 2120 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 -fixed false -x 2117 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[5\] -fixed false -x 2109 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 -fixed false -x 2121 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_bit_cnt\[0\] -fixed false -x 2105 -y 190
set_location -inst_name rstn_1 -fixed false -x 2089 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i -fixed false -x 2102 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed false -x 2110 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5_1 -fixed false -x 2116 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_count_RNO\[2\] -fixed false -x 2114 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_count_RNO\[0\] -fixed false -x 2123 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[1\] -fixed false -x 2105 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_count\[0\] -fixed false -x 2123 -y 190
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa -fixed false -x 2122 -y 192
set_location -inst_name uart_i/COREUART_C0_0/make_RX/un1_samples8_2_0 -fixed false -x 2103 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[0\] -fixed false -x 2104 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_shift\[1\] -fixed false -x 2108 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_shift\[2\] -fixed false -x 2103 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1_1.CO1 -fixed false -x 2100 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 2101 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5\[0\] -fixed false -x 2099 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/samples\[2\] -fixed false -x 2116 -y 190
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_shift\[0\] -fixed false -x 2109 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5\[7\] -fixed false -x 2096 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_count\[1\] -fixed false -x 2118 -y 190
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_bit_cnt\[2\] -fixed false -x 2110 -y 190
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5\[0\] -fixed false -x 2120 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_shift\[4\] -fixed false -x 2100 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[10\] -fixed false -x 2114 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5 -fixed false -x 2118 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 -fixed false -x 2117 -y 186
set_location -inst_name I_1 -fixed false -x 1164 -y 162
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_count\[3\] -fixed false -x 2113 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5\[4\] -fixed false -x 2091 -y 187
set_location -inst_name uart_reader_i/led42lto7 -fixed false -x 2095 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/framing_error_i_RNO -fixed false -x 2118 -y 192
set_location -inst_name uart_i/COREUART_C0_0/make_RX/samples\[0\] -fixed false -x 2115 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2 -fixed false -x 2116 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5 -fixed false -x 2120 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_full_int -fixed false -x 2122 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8 -fixed false -x 2100 -y 192
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed false -x 2107 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5_0\[3\] -fixed false -x 2115 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/overflow_xhdl1_0_sqmuxa -fixed false -x 2117 -y 192
set_location -inst_name uart_reader_i/LED4 -fixed false -x 2095 -y 187
set_location -inst_name uart_reader_i/LED2 -fixed false -x 2106 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_s1_0_a5 -fixed false -x 2121 -y 192
set_location -inst_name uart_i/COREUART_C0_0/make_RX/overflow_int -fixed false -x 2093 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_RNO -fixed false -x 2123 -y 186
set_location -inst_name uart_i/COREUART_C0_0/RXRDY_NEW.un1_rx_fifo -fixed false -x 2105 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/un1_samples8_2_2 -fixed false -x 2111 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a2 -fixed false -x 2119 -y 192
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 -fixed false -x 2113 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/overflow_xhdl1 -fixed false -x 2117 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_bit_cnt\[3\] -fixed false -x 2107 -y 190
set_location -inst_name uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_2 -fixed false -x 2122 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_count_RNO\[1\] -fixed false -x 2118 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_parity_calc -fixed false -x 2122 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5\[0\] -fixed false -x 2112 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state\[1\] -fixed false -x 2119 -y 190
set_location -inst_name uart_reader_i/LED1 -fixed false -x 2099 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5\[3\] -fixed false -x 2094 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_shift\[7\] -fixed false -x 2101 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state\[0\] -fixed false -x 2117 -y 190
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[11\] -fixed false -x 2115 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0 -fixed false -x 2106 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 2105 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_shift\[6\] -fixed false -x 2107 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u -fixed false -x 2122 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int -fixed false -x 2103 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_bit_cnt\[1\] -fixed false -x 2101 -y 190
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[3\] -fixed false -x 2107 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_statece\[1\] -fixed false -x 2123 -y 192
set_location -inst_name uart_reader_i/led42lto4 -fixed false -x 2094 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_filtered_i_o2 -fixed false -x 2119 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/stop_strobe_i_1_sqmuxa_0_a5 -fixed false -x 2114 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0\[0\] -fixed false -x 2121 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[12\] -fixed false -x 2116 -y 193
set_location -inst_name uart_reader_i/led42lto4_1 -fixed false -x 2088 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 -fixed false -x 2119 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_count\[2\] -fixed false -x 2114 -y 190
set_location -inst_name uart_i/COREUART_C0_0/make_RX/make_parity_err.un87_baud_clock_0_a5 -fixed false -x 2108 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i -fixed false -x 2109 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5\[2\] -fixed false -x 2088 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/stop_strobe_i -fixed false -x 2114 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_shift\[3\] -fixed false -x 2110 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/samples\[1\] -fixed false -x 2112 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7 -fixed false -x 2101 -y 192
set_location -inst_name I_1/U0_RGB1 -fixed false -x 1746 -y 204
set_location -inst_name uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2 -fixed false -x 2123 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_shift\[5\] -fixed false -x 2104 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[7\] -fixed false -x 2111 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[8\] -fixed false -x 2112 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[6\] -fixed false -x 2110 -y 193
set_location -inst_name uart_i/COREUART_C0_0/rxrdy_xhdl4 -fixed false -x 2105 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_s2_0_o2 -fixed false -x 2120 -y 192
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091\[1\] -fixed false -x 2104 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_shift\[8\] -fixed false -x 2102 -y 187
set_location -inst_name uart_i/COREUART_C0_0/make_RX/receive_count_RNO\[3\] -fixed false -x 2113 -y 186
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[4\] -fixed false -x 2108 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 2115 -y 189
set_location -inst_name uart_i/COREUART_C0_0/make_RX/framing_error_i -fixed false -x 2118 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 -fixed false -x 2112 -y 186
set_location -inst_name uart_reader_i/parity_err -fixed false -x 2099 -y 192
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[9\] -fixed false -x 2113 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr\[2\] -fixed false -x 2106 -y 193
set_location -inst_name uart_i/COREUART_C0_0/make_RX/rcv_sm.overflow_int_3 -fixed false -x 2093 -y 192
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1 -fixed false -x 2103 -y 192
set_location -inst_name I_1/U0_RGB1_RGB0 -fixed false -x 1746 -y 177
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0 -fixed false -x 2103 -y 194
set_location -inst_name uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1 -fixed false -x 2112 -y 194
