// Seed: 2666002703
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1
    , id_22,
    input supply1 id_2
    , id_23,
    output wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wire id_6
    , id_24,
    output tri1 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri id_10,
    input uwire id_11,
    output wor id_12,
    input tri0 id_13,
    input tri id_14,
    input tri0 id_15,
    input wand id_16,
    input supply0 id_17,
    output wand id_18,
    input supply0 id_19,
    input tri id_20
    , id_25
);
  always @(negedge 1) id_22 = 1;
  module_0(
      id_22, id_22, id_25, id_22, id_23, id_25, id_24, id_23, id_24, id_24
  );
endmodule
