begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|// REQUIRES: mips-registered-target
end_comment

begin_comment
comment|// RUN: %clang_cc1 -triple mips-unknown-linux-gnu -emit-llvm %s -o - \
end_comment

begin_comment
comment|// RUN:   | FileCheck %s
end_comment

begin_typedef
typedef|typedef
name|int
name|q31
typedef|;
end_typedef

begin_typedef
typedef|typedef
name|int
name|i32
typedef|;
end_typedef

begin_typedef
typedef|typedef
name|unsigned
name|int
name|ui32
typedef|;
end_typedef

begin_typedef
typedef|typedef
name|long
name|long
name|a64
typedef|;
end_typedef

begin_typedef
typedef|typedef
name|signed
name|char
name|v4i8
name|__attribute__
typedef|((
name|vector_size
typedef|(4)));
end_typedef

begin_typedef
typedef|typedef
name|signed
name|char
name|v4q7
name|__attribute__
typedef|((
name|vector_size
typedef|(4)));
end_typedef

begin_typedef
typedef|typedef
name|short
name|v2i16
name|__attribute__
typedef|((
name|vector_size
typedef|(4)));
end_typedef

begin_typedef
typedef|typedef
name|short
name|v2q15
name|__attribute__
typedef|((
name|vector_size
typedef|(4)));
end_typedef

begin_function
name|void
name|foo
parameter_list|()
block|{
name|v2q15
name|v2q15_r
decl_stmt|,
name|v2q15_a
decl_stmt|,
name|v2q15_b
decl_stmt|,
name|v2q15_c
decl_stmt|;
name|v2i16
name|v2i16_r
decl_stmt|,
name|v2i16_a
decl_stmt|,
name|v2i16_b
decl_stmt|,
name|v2i16_c
decl_stmt|;
name|v4q7
name|v4q7_r
decl_stmt|,
name|v4q7_a
decl_stmt|,
name|v4q7_b
decl_stmt|;
name|v4i8
name|v4i8_r
decl_stmt|,
name|v4i8_a
decl_stmt|,
name|v4i8_b
decl_stmt|,
name|v4i8_c
decl_stmt|;
name|q31
name|q31_r
decl_stmt|,
name|q31_a
decl_stmt|,
name|q31_b
decl_stmt|,
name|q31_c
decl_stmt|;
name|i32
name|i32_r
decl_stmt|,
name|i32_a
decl_stmt|,
name|i32_b
decl_stmt|,
name|i32_c
decl_stmt|;
name|ui32
name|ui32_r
decl_stmt|,
name|ui32_a
decl_stmt|,
name|ui32_b
decl_stmt|,
name|ui32_c
decl_stmt|;
name|a64
name|a64_r
decl_stmt|,
name|a64_a
decl_stmt|,
name|a64_b
decl_stmt|;
comment|// MIPS DSP Rev 1
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xFF
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|2
block|,
literal|4
block|,
literal|6
block|,
literal|8
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_addu_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.addu.qb
name|v4i8_r
operator|=
name|__builtin_mips_addu_s_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.addu.s.qb
name|v4i8_r
operator|=
name|__builtin_mips_subu_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.subu.qb
name|v4i8_r
operator|=
name|__builtin_mips_subu_s_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.subu.s.qb
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x0000
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x8000
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_addq_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.addq.ph
name|v2q15_r
operator|=
name|__builtin_mips_addq_s_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.addq.s.ph
name|v2q15_r
operator|=
name|__builtin_mips_subq_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.subq.ph
name|v2q15_r
operator|=
name|__builtin_mips_subq_s_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.subq.s.ph
name|a64_a
operator|=
literal|0x12345678
expr_stmt|;
name|i32_b
operator|=
literal|0x80000000
expr_stmt|;
name|i32_c
operator|=
literal|0x11112222
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_madd
argument_list|(
name|a64_a
argument_list|,
name|i32_b
argument_list|,
name|i32_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.madd
name|a64_a
operator|=
literal|0x12345678
expr_stmt|;
name|ui32_b
operator|=
literal|0x80000000
expr_stmt|;
name|ui32_c
operator|=
literal|0x11112222
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_maddu
argument_list|(
name|a64_a
argument_list|,
name|ui32_b
argument_list|,
name|ui32_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.maddu
name|a64_a
operator|=
literal|0x12345678
expr_stmt|;
name|i32_b
operator|=
literal|0x80000000
expr_stmt|;
name|i32_c
operator|=
literal|0x11112222
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_msub
argument_list|(
name|a64_a
argument_list|,
name|i32_b
argument_list|,
name|i32_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.msub
name|a64_a
operator|=
literal|0x12345678
expr_stmt|;
name|ui32_b
operator|=
literal|0x80000000
expr_stmt|;
name|ui32_c
operator|=
literal|0x11112222
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_msubu
argument_list|(
name|a64_a
argument_list|,
name|ui32_b
argument_list|,
name|ui32_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.msubu
name|q31_a
operator|=
literal|0x12345678
expr_stmt|;
name|q31_b
operator|=
literal|0x7FFFFFFF
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_addq_s_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.addq.s.w
name|q31_r
operator|=
name|__builtin_mips_subq_s_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.subq.s.w
name|i32_a
operator|=
literal|0xFFFFFFFF
expr_stmt|;
name|i32_b
operator|=
literal|1
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_addsc
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.addsc
name|i32_a
operator|=
literal|0
expr_stmt|;
name|i32_b
operator|=
literal|1
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_addwc
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.addwc
name|i32_a
operator|=
literal|20
expr_stmt|;
name|i32_b
operator|=
literal|0x1402
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_modsub
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.modsub
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|}
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_raddu_w_qb
argument_list|(
name|v4i8_a
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.raddu.w.qb
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0xFFFF
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_absq_s_ph
argument_list|(
name|v2q15_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.absq.s.ph
name|q31_a
operator|=
literal|0x80000000
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_absq_s_w
argument_list|(
name|q31_a
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.absq.s.w
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1234
block|,
literal|0x5678
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1111
block|,
literal|0x2222
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_precrq_qb_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.precrq.qb.ph
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x7F79
block|,
literal|0xFFFF
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x7F81
block|,
literal|0x2000
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_precrqu_s_qb_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.precrqu.s.qb.ph
name|q31_a
operator|=
literal|0x12345678
expr_stmt|;
name|q31_b
operator|=
literal|0x11112222
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_precrq_ph_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.precrq.ph.w
name|q31_a
operator|=
literal|0x7000FFFF
expr_stmt|;
name|q31_b
operator|=
literal|0x80000000
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_precrq_rs_ph_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.precrq.rs.ph.w
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1234
block|,
literal|0x5678
block|}
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_preceq_w_phl
argument_list|(
name|v2q15_a
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.preceq.w.phl
name|q31_r
operator|=
name|__builtin_mips_preceq_w_phr
argument_list|(
name|v2q15_a
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.preceq.w.phr
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x12
block|,
literal|0x34
block|,
literal|0x56
block|,
literal|0x78
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_precequ_ph_qbl
argument_list|(
name|v4i8_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.precequ.ph.qbl
name|v2q15_r
operator|=
name|__builtin_mips_precequ_ph_qbr
argument_list|(
name|v4i8_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.precequ.ph.qbr
name|v2q15_r
operator|=
name|__builtin_mips_precequ_ph_qbla
argument_list|(
name|v4i8_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.precequ.ph.qbla
name|v2q15_r
operator|=
name|__builtin_mips_precequ_ph_qbra
argument_list|(
name|v4i8_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.precequ.ph.qbra
name|v2q15_r
operator|=
name|__builtin_mips_preceu_ph_qbl
argument_list|(
name|v4i8_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.preceu.ph.qbl
name|v2q15_r
operator|=
name|__builtin_mips_preceu_ph_qbr
argument_list|(
name|v4i8_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.preceu.ph.qbr
name|v2q15_r
operator|=
name|__builtin_mips_preceu_ph_qbla
argument_list|(
name|v4i8_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.preceu.ph.qbla
name|v2q15_r
operator|=
name|__builtin_mips_preceu_ph_qbra
argument_list|(
name|v4i8_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.preceu.ph.qbra
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_shll_qb
argument_list|(
name|v4i8_a
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.shll.qb
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|128
block|,
literal|64
block|,
literal|32
block|,
literal|16
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_shrl_qb
argument_list|(
name|v4i8_a
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.shrl.qb
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x0001
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_shll_ph
argument_list|(
name|v2q15_a
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.shll.ph
name|v2q15_r
operator|=
name|__builtin_mips_shll_s_ph
argument_list|(
name|v2q15_a
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.shll.s.ph
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x7FFF
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_shra_ph
argument_list|(
name|v2q15_a
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.shra.ph
name|v2q15_r
operator|=
name|__builtin_mips_shra_r_ph
argument_list|(
name|v2q15_a
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.shra.r.ph
name|q31_a
operator|=
literal|0x70000000
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_shll_s_w
argument_list|(
name|q31_a
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.shll.s.w
name|q31_a
operator|=
literal|0x7FFFFFFF
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_shra_r_w
argument_list|(
name|q31_a
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.shra.r.w
name|a64_a
operator|=
literal|0x1234567887654321LL
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_shilo
argument_list|(
name|a64_a
argument_list|,
operator|-
literal|8
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.shilo
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x1
block|,
literal|0x3
block|,
literal|0x5
block|,
literal|0x7
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1234
block|,
literal|0x5678
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_muleu_s_ph_qbl
argument_list|(
name|v4i8_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.muleu.s.ph.qbl
name|v2q15_r
operator|=
name|__builtin_mips_muleu_s_ph_qbr
argument_list|(
name|v4i8_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.muleu.s.ph.qbr
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x7FFF
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x7FFF
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_mulq_rs_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.mulq.rs.ph
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1234
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x5678
block|,
literal|0x8000
block|}
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_muleq_s_w_phl
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.muleq.s.w.phl
name|q31_r
operator|=
name|__builtin_mips_muleq_s_w_phr
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.muleq.s.w.phr
name|a64_a
operator|=
literal|0
expr_stmt|;
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x0001
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x0002
block|,
literal|0x8000
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_mulsaq_s_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.mulsaq.s.w.ph
name|a64_a
operator|=
literal|0
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x0001
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_c
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x0002
block|,
literal|0x8000
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_maq_s_w_phl
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.maq.s.w.phl
name|a64_r
operator|=
name|__builtin_mips_maq_s_w_phr
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.maq.s.w.phr
name|a64_a
operator|=
literal|0x7FFFFFF0
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_maq_sa_w_phl
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.maq.sa.w.phl
name|a64_r
operator|=
name|__builtin_mips_maq_sa_w_phr
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.maq.sa.w.phr
name|i32_a
operator|=
literal|0x80000000
expr_stmt|;
name|i32_b
operator|=
literal|0x11112222
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_mult
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.mult
name|ui32_a
operator|=
literal|0x80000000
expr_stmt|;
name|ui32_b
operator|=
literal|0x11112222
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_multu
argument_list|(
name|ui32_a
argument_list|,
name|ui32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.multu
name|a64_a
operator|=
literal|0
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|}
expr_stmt|;
name|v4i8_c
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|4
block|,
literal|5
block|,
literal|6
block|,
literal|7
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpau_h_qbl
argument_list|(
name|a64_a
argument_list|,
name|v4i8_b
argument_list|,
name|v4i8_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpau.h.qbl
name|a64_r
operator|=
name|__builtin_mips_dpau_h_qbr
argument_list|(
name|a64_a
argument_list|,
name|v4i8_b
argument_list|,
name|v4i8_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpau.h.qbr
name|a64_r
operator|=
name|__builtin_mips_dpsu_h_qbl
argument_list|(
name|a64_a
argument_list|,
name|v4i8_b
argument_list|,
name|v4i8_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpsu.h.qbl
name|a64_r
operator|=
name|__builtin_mips_dpsu_h_qbr
argument_list|(
name|a64_a
argument_list|,
name|v4i8_b
argument_list|,
name|v4i8_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpsu.h.qbr
name|a64_a
operator|=
literal|0
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x0001
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_c
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x0002
block|,
literal|0x8000
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpaq_s_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpaq.s.w.ph
name|a64_r
operator|=
name|__builtin_mips_dpsq_s_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpsq.s.w.ph
name|a64_a
operator|=
literal|0
expr_stmt|;
name|q31_b
operator|=
literal|0x80000000
expr_stmt|;
name|q31_c
operator|=
literal|0x80000000
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpaq_sa_l_w
argument_list|(
name|a64_a
argument_list|,
name|q31_b
argument_list|,
name|q31_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpaq.sa.l.w
name|a64_r
operator|=
name|__builtin_mips_dpsq_sa_l_w
argument_list|(
name|a64_a
argument_list|,
name|q31_b
argument_list|,
name|q31_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpsq.sa.l.w
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|1
block|,
literal|4
block|,
literal|10
block|,
literal|8
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|1
block|,
literal|2
block|,
literal|100
block|,
literal|8
block|}
expr_stmt|;
name|__builtin_mips_cmpu_eq_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.cmpu.eq.qb
name|__builtin_mips_cmpu_lt_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.cmpu.lt.qb
name|__builtin_mips_cmpu_le_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.cmpu.le.qb
name|i32_r
operator|=
name|__builtin_mips_cmpgu_eq_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.cmpgu.eq.qb
name|i32_r
operator|=
name|__builtin_mips_cmpgu_lt_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.cmpgu.lt.qb
name|i32_r
operator|=
name|__builtin_mips_cmpgu_le_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.cmpgu.le.qb
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1111
block|,
literal|0x1234
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x4444
block|,
literal|0x1234
block|}
expr_stmt|;
name|__builtin_mips_cmp_eq_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.cmp.eq.ph
name|__builtin_mips_cmp_lt_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.cmp.lt.ph
name|__builtin_mips_cmp_le_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.cmp.le.ph
name|a64_a
operator|=
literal|0xFFFFF81230000000LL
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_extr_s_h
argument_list|(
name|a64_a
argument_list|,
literal|4
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.extr.s.h
name|a64_a
operator|=
literal|0x8123456712345678LL
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_extr_w
argument_list|(
name|a64_a
argument_list|,
literal|31
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.extr.w
name|i32_r
operator|=
name|__builtin_mips_extr_rs_w
argument_list|(
name|a64_a
argument_list|,
literal|31
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.extr.rs.w
name|i32_r
operator|=
name|__builtin_mips_extr_r_w
argument_list|(
name|a64_a
argument_list|,
literal|31
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.extr.r.w
name|a64_a
operator|=
literal|0x1234567887654321LL
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_extp
argument_list|(
name|a64_a
argument_list|,
literal|3
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.extp
name|a64_a
operator|=
literal|0x123456789ABCDEF0LL
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_extpdp
argument_list|(
name|a64_a
argument_list|,
literal|7
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.extpdp
name|__builtin_mips_wrdsp
argument_list|(
literal|2052
argument_list|,
literal|3
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.wrdsp
name|i32_r
operator|=
name|__builtin_mips_rddsp
argument_list|(
literal|3
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.rddsp
name|i32_a
operator|=
literal|0xFFFFFFFF
expr_stmt|;
name|i32_b
operator|=
literal|0x12345678
expr_stmt|;
name|__builtin_mips_wrdsp
argument_list|(
operator|(
literal|16
operator|<<
literal|7
operator|)
operator|+
literal|4
argument_list|,
literal|3
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.wrdsp
name|i32_r
operator|=
name|__builtin_mips_insv
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.insv
name|i32_a
operator|=
literal|0x1234
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_bitrev
argument_list|(
name|i32_a
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.bitrev
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1111
block|,
literal|0x2222
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x3333
block|,
literal|0x4444
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_packrl_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.packrl.ph
name|i32_a
operator|=
literal|100
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_repl_qb
argument_list|(
name|i32_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.repl.qb
name|i32_a
operator|=
literal|0x1234
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_repl_ph
argument_list|(
name|i32_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.repl.ph
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|1
block|,
literal|4
block|,
literal|10
block|,
literal|8
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|1
block|,
literal|2
block|,
literal|100
block|,
literal|8
block|}
expr_stmt|;
name|__builtin_mips_cmpu_eq_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.cmpu.eq.qb
name|v4i8_r
operator|=
name|__builtin_mips_pick_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.pick.qb
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1111
block|,
literal|0x1234
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x4444
block|,
literal|0x1234
block|}
expr_stmt|;
name|__builtin_mips_cmp_eq_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.cmp.eq.ph
name|v2q15_r
operator|=
name|__builtin_mips_pick_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.pick.ph
name|a64_a
operator|=
literal|0x1234567887654321LL
expr_stmt|;
name|i32_b
operator|=
literal|0x11112222
expr_stmt|;
name|__builtin_mips_wrdsp
argument_list|(
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|// CHECK: call void @llvm.mips.wrdsp
name|a64_r
operator|=
name|__builtin_mips_mthlip
argument_list|(
name|a64_a
argument_list|,
name|i32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.mthlip
name|i32_r
operator|=
name|__builtin_mips_bposge32
argument_list|()
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.bposge32
name|char
name|array_a
index|[
literal|100
index|]
decl_stmt|;
name|i32_r
operator|=
name|__builtin_mips_lbux
argument_list|(
name|array_a
argument_list|,
literal|20
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.lbux
name|short
name|array_b
index|[
literal|100
index|]
decl_stmt|;
name|i32_r
operator|=
name|__builtin_mips_lhx
argument_list|(
name|array_b
argument_list|,
literal|20
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.lhx
name|int
name|array_c
index|[
literal|100
index|]
decl_stmt|;
name|i32_r
operator|=
name|__builtin_mips_lwx
argument_list|(
name|array_c
argument_list|,
literal|20
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.lwx
comment|// MIPS DSP Rev 2
name|v4q7_a
operator|=
operator|(
name|v4q7
operator|)
block|{
literal|0x81
block|,
literal|0xff
block|,
literal|0x80
block|,
literal|0x23
block|}
expr_stmt|;
name|v4q7_r
operator|=
name|__builtin_mips_absq_s_qb
argument_list|(
name|v4q7_a
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.absq.s.qb
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x3334
block|,
literal|0x4444
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1111
block|,
literal|0x2222
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_addqh_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.addqh.ph
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x3334
block|,
literal|0x4444
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1111
block|,
literal|0x2222
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_addqh_r_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.addqh.r.ph
name|q31_a
operator|=
literal|0x11111112
expr_stmt|;
name|q31_b
operator|=
literal|0x99999999
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_addqh_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.addqh.w
name|q31_a
operator|=
literal|0x11111112
expr_stmt|;
name|q31_b
operator|=
literal|0x99999999
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_addqh_r_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.addqh.r.w
name|v2i16_a
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0xffff
block|,
literal|0x2468
block|}
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1234
block|,
literal|0x1111
block|}
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_addu_ph
argument_list|(
name|v2i16_a
argument_list|,
name|v2i16_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.addu.ph
name|v2i16_a
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0xffff
block|,
literal|0x2468
block|}
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1234
block|,
literal|0x1111
block|}
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_addu_s_ph
argument_list|(
name|v2i16_a
argument_list|,
name|v2i16_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.addu.s.ph
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x22
block|,
literal|0x33
block|,
literal|0xff
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x33
block|,
literal|0x99
block|,
literal|0xff
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_adduh_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.adduh.qb
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x22
block|,
literal|0x33
block|,
literal|0xff
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x33
block|,
literal|0x99
block|,
literal|0xff
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_adduh_r_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.adduh.r.qb
name|i32_a
operator|=
literal|0x12345678
expr_stmt|;
name|i32_b
operator|=
literal|0x87654321
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_append
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|,
literal|16
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.append
name|i32_a
operator|=
literal|0x12345678
expr_stmt|;
name|i32_b
operator|=
literal|0x87654321
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_balign
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|,
literal|3
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.balign
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x22
block|,
literal|0x33
block|,
literal|0x44
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x33
block|,
literal|0x33
block|,
literal|0x44
block|}
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_cmpgdu_eq_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.cmpgdu.eq.qb
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x22
block|,
literal|0x33
block|,
literal|0x44
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x33
block|,
literal|0x33
block|,
literal|0x44
block|}
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_cmpgdu_lt_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.cmpgdu.lt.qb
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x22
block|,
literal|0x33
block|,
literal|0x54
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x11
block|,
literal|0x33
block|,
literal|0x33
block|,
literal|0x44
block|}
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_cmpgdu_le_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.cmpgdu.le.qb
name|a64_a
operator|=
literal|0x12345678
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0xffff
block|,
literal|0x1555
block|}
expr_stmt|;
name|v2i16_c
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1234
block|,
literal|0x3322
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpa_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2i16_b
argument_list|,
name|v2i16_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpa.w.ph
name|a64_a
operator|=
literal|0x12345678
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0xffff
block|,
literal|0x1555
block|}
expr_stmt|;
name|v2i16_c
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1234
block|,
literal|0x3322
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dps_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2i16_b
argument_list|,
name|v2i16_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dps.w.ph
name|a64_a
operator|=
literal|0x70000000
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x4000
block|,
literal|0x2000
block|}
expr_stmt|;
name|v2q15_c
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x2000
block|,
literal|0x4000
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpaqx_s_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpaqx.s.w.ph
name|a64_a
operator|=
literal|0x70000000
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x4000
block|,
literal|0x2000
block|}
expr_stmt|;
name|v2q15_c
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x2000
block|,
literal|0x4000
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpaqx_sa_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpaqx.sa.w.ph
name|a64_a
operator|=
literal|0x1111222212345678LL
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1
block|,
literal|0x2
block|}
expr_stmt|;
name|v2i16_c
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x3
block|,
literal|0x4
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpax_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2i16_b
argument_list|,
name|v2i16_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpax.w.ph
name|a64_a
operator|=
literal|0x9999111112345678LL
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1
block|,
literal|0x2
block|}
expr_stmt|;
name|v2i16_c
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x3
block|,
literal|0x4
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpsx_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2i16_b
argument_list|,
name|v2i16_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpsx.w.ph
name|a64_a
operator|=
literal|0x70000000
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x4000
block|,
literal|0x2000
block|}
expr_stmt|;
name|v2q15_c
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x2000
block|,
literal|0x4000
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpsqx_s_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpsqx.s.w.ph
name|a64_a
operator|=
literal|0xFFFFFFFF80000000LL
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x4000
block|,
literal|0x2000
block|}
expr_stmt|;
name|v2q15_c
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x2000
block|,
literal|0x4000
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_dpsqx_sa_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2q15_b
argument_list|,
name|v2q15_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.dpsqx.sa.w.ph
name|v2i16_a
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0xffff
block|,
literal|0x2468
block|}
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1234
block|,
literal|0x1111
block|}
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_mul_ph
argument_list|(
name|v2i16_a
argument_list|,
name|v2i16_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.mul.ph
name|v2i16_a
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x8000
block|,
literal|0x7fff
block|}
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1234
block|,
literal|0x1111
block|}
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_mul_s_ph
argument_list|(
name|v2i16_a
argument_list|,
name|v2i16_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.mul.s.ph
name|q31_a
operator|=
literal|0x80000000
expr_stmt|;
name|q31_b
operator|=
literal|0x80000000
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_mulq_rs_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.mulq.rs.w
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0xffff
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1111
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_mulq_s_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.mulq.s.ph
name|q31_a
operator|=
literal|0x00000002
expr_stmt|;
name|q31_b
operator|=
literal|0x80000000
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_mulq_s_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.mulq.s.w
name|a64_a
operator|=
literal|0x19848419
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0xffff
block|,
literal|0x8000
block|}
expr_stmt|;
name|v2i16_c
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1111
block|,
literal|0x8000
block|}
expr_stmt|;
name|a64_r
operator|=
name|__builtin_mips_mulsa_w_ph
argument_list|(
name|a64_a
argument_list|,
name|v2i16_b
argument_list|,
name|v2i16_c
argument_list|)
expr_stmt|;
comment|// CHECK: call i64 @llvm.mips.mulsa.w.ph
name|v2i16_a
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1234
block|,
literal|0x5678
block|}
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x2233
block|,
literal|0x5566
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_precr_qb_ph
argument_list|(
name|v2i16_a
argument_list|,
name|v2i16_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.precr.qb.ph
name|i32_a
operator|=
literal|0x12345678
expr_stmt|;
name|i32_b
operator|=
literal|0x33334444
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_precr_sra_ph_w
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|,
literal|4
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.precr.sra.ph.w
name|i32_a
operator|=
literal|0x12345678
expr_stmt|;
name|i32_b
operator|=
literal|0x33334444
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_precr_sra_r_ph_w
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|,
literal|4
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.precr.sra.r.ph.w
name|i32_a
operator|=
literal|0x12345678
expr_stmt|;
name|i32_b
operator|=
literal|0x87654321
expr_stmt|;
name|i32_r
operator|=
name|__builtin_mips_prepend
argument_list|(
name|i32_a
argument_list|,
name|i32_b
argument_list|,
literal|16
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.prepend
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x12
block|,
literal|0x45
block|,
literal|0x77
block|,
literal|0x99
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_shra_qb
argument_list|(
name|v4i8_a
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.shra.qb
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x12
block|,
literal|0x45
block|,
literal|0x77
block|,
literal|0x99
block|}
expr_stmt|;
name|i32_b
operator|=
literal|1
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_shra_qb
argument_list|(
name|v4i8_a
argument_list|,
name|i32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.shra.qb
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x12
block|,
literal|0x45
block|,
literal|0x77
block|,
literal|0x99
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_shra_r_qb
argument_list|(
name|v4i8_a
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.shra.r.qb
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x12
block|,
literal|0x45
block|,
literal|0x77
block|,
literal|0x99
block|}
expr_stmt|;
name|i32_b
operator|=
literal|1
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_shra_r_qb
argument_list|(
name|v4i8_a
argument_list|,
name|i32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.shra.r.qb
name|v2i16_a
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1357
block|,
literal|0x2468
block|}
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_shrl_ph
argument_list|(
name|v2i16_a
argument_list|,
literal|4
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.shrl.ph
name|v2i16_a
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1357
block|,
literal|0x2468
block|}
expr_stmt|;
name|i32_b
operator|=
literal|8
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_shrl_ph
argument_list|(
name|v2i16_a
argument_list|,
name|i32_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.shrl.ph
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x3334
block|,
literal|0x4444
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1111
block|,
literal|0x2222
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_subqh_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.subqh.ph
name|v2q15_a
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x3334
block|,
literal|0x4444
block|}
expr_stmt|;
name|v2q15_b
operator|=
operator|(
name|v2q15
operator|)
block|{
literal|0x1111
block|,
literal|0x2222
block|}
expr_stmt|;
name|v2q15_r
operator|=
name|__builtin_mips_subqh_r_ph
argument_list|(
name|v2q15_a
argument_list|,
name|v2q15_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.subqh.r.ph
name|q31_a
operator|=
literal|0x11111112
expr_stmt|;
name|q31_b
operator|=
literal|0x99999999
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_subqh_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.subqh.w
name|q31_a
operator|=
literal|0x11111112
expr_stmt|;
name|q31_b
operator|=
literal|0x99999999
expr_stmt|;
name|q31_r
operator|=
name|__builtin_mips_subqh_r_w
argument_list|(
name|q31_a
argument_list|,
name|q31_b
argument_list|)
expr_stmt|;
comment|// CHECK: call i32 @llvm.mips.subqh.r.w
name|v2i16_a
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1357
block|,
literal|0x4455
block|}
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x3333
block|,
literal|0x4444
block|}
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_subu_ph
argument_list|(
name|v2i16_a
argument_list|,
name|v2i16_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.subu.ph
name|v2i16_a
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x1357
block|,
literal|0x4455
block|}
expr_stmt|;
name|v2i16_b
operator|=
operator|(
name|v2i16
operator|)
block|{
literal|0x3333
block|,
literal|0x4444
block|}
expr_stmt|;
name|v2i16_r
operator|=
name|__builtin_mips_subu_s_ph
argument_list|(
name|v2i16_a
argument_list|,
name|v2i16_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<2 x i16> @llvm.mips.subu.s.ph
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x33
block|,
literal|0x44
block|,
literal|0x55
block|,
literal|0x66
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x99
block|,
literal|0x15
block|,
literal|0x85
block|,
literal|0xff
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_subuh_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.subuh.qb
name|v4i8_a
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x33
block|,
literal|0x44
block|,
literal|0x55
block|,
literal|0x66
block|}
expr_stmt|;
name|v4i8_b
operator|=
operator|(
name|v4i8
operator|)
block|{
literal|0x99
block|,
literal|0x15
block|,
literal|0x85
block|,
literal|0xff
block|}
expr_stmt|;
name|v4i8_r
operator|=
name|__builtin_mips_subuh_r_qb
argument_list|(
name|v4i8_a
argument_list|,
name|v4i8_b
argument_list|)
expr_stmt|;
comment|// CHECK: call<4 x i8> @llvm.mips.subuh.r.qb
block|}
end_function

begin_function
name|void
name|test_eh_return_data_regno
parameter_list|()
block|{
specifier|volatile
name|int
name|res
decl_stmt|;
name|res
operator|=
name|__builtin_eh_return_data_regno
argument_list|(
literal|0
argument_list|)
expr_stmt|;
comment|// CHECK: store volatile i32 4
name|res
operator|=
name|__builtin_eh_return_data_regno
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|// CHECK: store volatile i32 5
block|}
end_function

end_unit

