diff --speed-large-files --no-dereference --minimal -Naur u-boot-2024.10-rc5/dts/upstream/src/arm64/allwinner/sun50i-h313-tanix-tx1.dts u-boot-2024.10-rc5/dts/upstream/src/arm64/allwinner/sun50i-h313-tanix-tx1.dts
--- u-boot-2024.10-rc5/dts/upstream/src/arm64/allwinner/sun50i-h313-tanix-tx1.dts	2024-09-16 22:41:32.000000000 +0200
+++ u-boot-2024.10-rc5/dts/upstream/src/arm64/allwinner/sun50i-h313-tanix-tx1.dts	2024-09-14 18:47:00.883655951 +0200
@@ -17,6 +17,8 @@
 	compatible = "oranth,tanix-tx1", "allwinner,sun50i-h616";
 
 	aliases {
+		mmc0 = &mmc2;
+		mmc1 = &mmc1;
 		serial0 = &uart0;
 		ethernet0 = &sdio_wifi;
 	};
@@ -48,9 +50,6 @@
 
 	wifi_pwrseq: pwrseq {
 		compatible = "mmc-pwrseq-simple";
-		clocks = <&rtc CLK_OSC32K_FANOUT>;
-		clock-names = "ext_clock";
-		pinctrl-0 = <&x32clk_fanout_pin>;
 		pinctrl-names = "default";
 		reset-gpios = <&pio 6 18 GPIO_ACTIVE_LOW>; /* PG18 */
 	};
@@ -95,7 +94,7 @@
 	vqmmc-supply = <&reg_aldo1>;
 	bus-width = <8>;
 	non-removable;
-	max-frequency = <100000000>;
+//	max-frequency = <100000000>; commented due current eMMC support issue in uboot. Low but working max-freq is set in .dtsi
 	cap-mmc-hw-reset;
 	mmc-ddr-1_8v;
 	status = "okay";
diff --speed-large-files --no-dereference --minimal -Naur u-boot-2024.10-rc5/configs/tanix_tx1_defconfig u-boot-2024.10-rc5/configs/tanix_tx1_defconfig
--- u-boot-2024.10-rc5/configs/tanix_tx1_defconfig	2024-09-16 22:41:32.000000000 +0200
+++ u-boot-2024.10-rc5/configs/tanix_tx1_defconfig	2024-09-14 18:47:00.883655951 +0200
@@ -2,24 +2,37 @@
 CONFIG_ARCH_SUNXI=y
 CONFIG_DEFAULT_DEVICE_TREE="allwinner/sun50i-h313-tanix-tx1"
 CONFIG_SPL=y
+CONFIG_SUNXI_DRAM_H616_LPDDR3=y
+CONFIG_DRAM_CLK=720
 CONFIG_DRAM_SUNXI_DX_ODT=0x06060606
 CONFIG_DRAM_SUNXI_DX_DRI=0x0d0d0d0d
-CONFIG_DRAM_SUNXI_CA_DRI=0x1919
-CONFIG_DRAM_SUNXI_ODT_EN=0x9988eeee
-CONFIG_DRAM_SUNXI_TPR6=0x2fb08080
-CONFIG_DRAM_SUNXI_TPR10=0x402f4469
-CONFIG_DRAM_SUNXI_TPR11=0x0e0f0d0d
-CONFIG_DRAM_SUNXI_TPR12=0x11131213
+CONFIG_DRAM_SUNXI_CA_DRI=0x00001919
+CONFIG_DRAM_SUNXI_ODT_EN=0x9988eeee
+CONFIG_DRAM_SUNXI_TPR0=0x0
+CONFIG_DRAM_SUNXI_TPR2=0x00000000
+CONFIG_DRAM_SUNXI_TPR10=0x402f4469
+CONFIG_DRAM_SUNXI_TPR11=0x0e0f0d0d
+CONFIG_DRAM_SUNXI_TPR12=0x11131213
 CONFIG_MACH_SUN50I_H616=y
-CONFIG_SUNXI_DRAM_H616_LPDDR3=y
 CONFIG_R_I2C_ENABLE=y
-# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
 CONFIG_SPL_I2C=y
+CONFIG_SPL_I2C_SUPPORT=y
 CONFIG_SPL_SYS_I2C_LEGACY=y
 CONFIG_SYS_I2C_MVTWSI=y
 CONFIG_SYS_I2C_SLAVE=0x7f
-CONFIG_SYS_I2C_SPEED=400000
+CONFIG_SYS_I2C_SPEED=100000
+CONFIG_SYS_MONITOR_LEN=786432
+CONFIG_PHY_REALTEK=y
+CONFIG_SUN8I_EMAC=y
+CONFIG_I2C3_ENABLE=y
 CONFIG_AXP313_POWER=y
-CONFIG_AXP_DCDC3_VOLT=1200
 CONFIG_USB_EHCI_HCD=y
 CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_MUSB_GADGET=y
+CONFIG_BLK=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_SUPPORT_EMMC_BOOT=y
+CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x40
+CONFIG_MMC_SUNXI_SLOT_EXTRA=2
+CONFIG_PWRLED="PH6"
+CONFIG_OF_LIBFDT_OVERLAY=y
