C:\lscc\diamond\3.14\synpbase\bin64\c_hdl.exe  -osyn  "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto\impl1\synwork\Projeto_impl1_comp.srs"  -top  top  -hdllog  "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto\impl1\synlog\Projeto_impl1_compiler.srr"  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice   -I "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto"  -I "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto\impl1\"  -I C:\lscc\diamond\3.14\synpbase\lib   -v2001  -devicelib  C:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto\impl1\dm"  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fsysv "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Arquivos\PortasLogicas.sv"  -jobname  "compiler" 
relcom:C:\lscc\diamond\3.14\synpbase\bin64\c_hdl.exe -osyn "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto\impl1\synwork\Projeto_impl1_comp.srs" -top top -hdllog "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto\impl1\synlog\Projeto_impl1_compiler.srr" -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -lattice -I "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto" -I "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto\impl1\" -I C:\lscc\diamond\3.14\synpbase\lib -v2001 -devicelib C:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v -devicelib C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Projeto\impl1\dm" -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work -fsysv "I:\Meu Drive\Projetos_Verilog\Aula_Pratica_2\PortasLogicas\Arquivos\PortasLogicas.sv" -jobname "compiler"
rc:0 success:1 runtime:34
file:..\synwork\projeto_impl1_comp.srs|io:o|time:1759268209|size:2991|exec:0|csum:
file:..\synlog\projeto_impl1_compiler.srr|io:o|time:1759268213|size:4364|exec:0|csum:
file:c:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v|io:i|time:1724359699|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:c:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v|io:i|time:1727134390|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:.\-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\arquivos\portaslogicas.sv|io:i|time:1758066058|size:2777|exec:0|csum:17DA9C89B7BC670CF55DE5BD40BF1915
file:c:\lscc\diamond\3.14\synpbase\bin64\c_hdl.exe|io:i|time:1727134361|size:7450624|exec:1|csum:A7411187494CA4C844650524343F7034
