{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 13:57:28 2014 " "Info: Processing started: Mon Apr 14 13:57:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mult1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult1 " "Info: Found entity 1: lpm_mult1" {  } { { "lpm_mult1.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_mult1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Info: Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/skeleton.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "processor.v " "Warning: Can't analyze file -- file processor.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Info: Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/imem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Info: Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/dmem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Info: Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/PS2_Interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info: Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info: Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lcd.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Info: Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info: Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/PS2_Controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info: Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Info: Found entity 1: regFile" {  } { { "regFile.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 register " "Info: Found entity 2: register" {  } { { "regFile.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Info: Found entity 3: my_dff" {  } { { "regFile.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 81 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Mux32to1 " "Info: Found entity 4: Mux32to1" {  } { { "regFile.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 102 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Mux4b " "Info: Found entity 5: Mux4b" {  } { { "regFile.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 132 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Dec5to32 " "Info: Found entity 6: Dec5to32" {  } { { "regFile.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 145 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Dec " "Info: Found entity 7: Dec" {  } { { "regFile.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 172 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 16 16 " "Info: Found 16 design units, including 16 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Mux6 " "Info: Found entity 2: Mux6" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Mux3 " "Info: Found entity 3: Mux3" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bitwise " "Info: Found entity 4: bitwise" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 sra " "Info: Found entity 5: sra" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 75 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 sll " "Info: Found entity 6: sll" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 rshifter " "Info: Found entity 7: rshifter" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 132 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 lshifter " "Info: Found entity 8: lshifter" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 151 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Mux2b " "Info: Found entity 9: Mux2b" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 167 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 Dec2 " "Info: Found entity 10: Dec2" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 179 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 CLA " "Info: Found entity 11: CLA" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 193 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 LCU " "Info: Found entity 12: LCU" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 217 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 propGen8 " "Info: Found entity 13: propGen8" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 230 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 CLA8 " "Info: Found entity 14: CLA8" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 247 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 propGen " "Info: Found entity 15: propGen" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 fullAdder " "Info: Found entity 16: fullAdder" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 279 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A multDiv.v(28) " "Info (10281): Verilog HDL Declaration information at multDiv.v(28): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Result result multDiv.v(31) " "Info (10281): Verilog HDL Declaration information at multDiv.v(31): object \"Result\" differs only in case from object \"result\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B multDiv.v(29) " "Info (10281): Verilog HDL Declaration information at multDiv.v(29): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA0 mSBA0 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA0\" differs only in case from object \"mSBA0\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA1 mSBA1 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA1\" differs only in case from object \"mSBA1\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA2 mSBA2 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA2\" differs only in case from object \"mSBA2\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA3 mSBA3 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA3\" differs only in case from object \"mSBA3\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA4 mSBA4 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA4\" differs only in case from object \"mSBA4\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA5 mSBA5 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA5\" differs only in case from object \"mSBA5\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA6 mSBA6 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA6\" differs only in case from object \"mSBA6\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA7 mSBA7 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA7\" differs only in case from object \"mSBA7\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA8 mSBA8 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA8\" differs only in case from object \"mSBA8\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA9 mSBA9 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA9\" differs only in case from object \"mSBA9\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA10 mSBA10 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA10\" differs only in case from object \"mSBA10\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA11 mSBA11 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA11\" differs only in case from object \"mSBA11\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA12 mSBA12 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA12\" differs only in case from object \"mSBA12\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA13 mSBA13 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA13\" differs only in case from object \"mSBA13\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA14 mSBA14 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA14\" differs only in case from object \"mSBA14\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA15 mSBA15 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA15\" differs only in case from object \"mSBA15\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA16 mSBA16 multDiv.v(35) " "Info (10281): Verilog HDL Declaration information at multDiv.v(35): object \"msbA16\" differs only in case from object \"mSBA16\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA17 mSBA17 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA17\" differs only in case from object \"mSBA17\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA18 mSBA18 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA18\" differs only in case from object \"mSBA18\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA19 mSBA19 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA19\" differs only in case from object \"mSBA19\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA20 mSBA20 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA20\" differs only in case from object \"mSBA20\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA21 mSBA21 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA21\" differs only in case from object \"mSBA21\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA22 mSBA22 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA22\" differs only in case from object \"mSBA22\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA23 mSBA23 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA23\" differs only in case from object \"mSBA23\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA24 mSBA24 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA24\" differs only in case from object \"mSBA24\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA25 mSBA25 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA25\" differs only in case from object \"mSBA25\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA26 mSBA26 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA26\" differs only in case from object \"mSBA26\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA27 mSBA27 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA27\" differs only in case from object \"mSBA27\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA28 mSBA28 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA28\" differs only in case from object \"mSBA28\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA29 mSBA29 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA29\" differs only in case from object \"mSBA29\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA30 mSBA30 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA30\" differs only in case from object \"mSBA30\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbA31 mSBA31 multDiv.v(36) " "Info (10281): Verilog HDL Declaration information at multDiv.v(36): object \"msbA31\" differs only in case from object \"mSBA31\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB0 mSBB0 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB0\" differs only in case from object \"mSBB0\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB1 mSBB1 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB1\" differs only in case from object \"mSBB1\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB2 mSBB2 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB2\" differs only in case from object \"mSBB2\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB3 mSBB3 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB3\" differs only in case from object \"mSBB3\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB4 mSBB4 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB4\" differs only in case from object \"mSBB4\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB5 mSBB5 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB5\" differs only in case from object \"mSBB5\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB6 mSBB6 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB6\" differs only in case from object \"mSBB6\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB7 mSBB7 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB7\" differs only in case from object \"mSBB7\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB8 mSBB8 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB8\" differs only in case from object \"mSBB8\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB9 mSBB9 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB9\" differs only in case from object \"mSBB9\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB10 mSBB10 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB10\" differs only in case from object \"mSBB10\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB11 mSBB11 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB11\" differs only in case from object \"mSBB11\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB12 mSBB12 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB12\" differs only in case from object \"mSBB12\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB13 mSBB13 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB13\" differs only in case from object \"mSBB13\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB14 mSBB14 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB14\" differs only in case from object \"mSBB14\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB15 mSBB15 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB15\" differs only in case from object \"mSBB15\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB16 mSBB16 multDiv.v(37) " "Info (10281): Verilog HDL Declaration information at multDiv.v(37): object \"msbB16\" differs only in case from object \"mSBB16\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB17 mSBB17 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB17\" differs only in case from object \"mSBB17\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB18 mSBB18 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB18\" differs only in case from object \"mSBB18\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB19 mSBB19 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB19\" differs only in case from object \"mSBB19\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB20 mSBB20 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB20\" differs only in case from object \"mSBB20\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB21 mSBB21 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB21\" differs only in case from object \"mSBB21\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB22 mSBB22 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB22\" differs only in case from object \"mSBB22\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB23 mSBB23 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB23\" differs only in case from object \"mSBB23\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB24 mSBB24 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB24\" differs only in case from object \"mSBB24\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB25 mSBB25 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB25\" differs only in case from object \"mSBB25\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB26 mSBB26 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB26\" differs only in case from object \"mSBB26\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB27 mSBB27 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB27\" differs only in case from object \"mSBB27\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB28 mSBB28 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB28\" differs only in case from object \"mSBB28\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB29 mSBB29 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB29\" differs only in case from object \"mSBB29\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB30 mSBB30 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB30\" differs only in case from object \"mSBB30\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msbB31 mSBB31 multDiv.v(38) " "Info (10281): Verilog HDL Declaration information at multDiv.v(38): object \"msbB31\" differs only in case from object \"mSBB31\" in the same scope" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 11 11 " "Info: Found 11 design units, including 11 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multDiv " "Info: Found entity 1: multDiv" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divider " "Info: Found entity 2: divider" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 CAS16 " "Info: Found entity 3: CAS16" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 592 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 CAS " "Info: Found entity 4: CAS" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 613 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 modFullAdder2 " "Info: Found entity 5: modFullAdder2" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 623 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 multiplier " "Info: Found entity 6: multiplier" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 632 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 register2 " "Info: Found entity 7: register2" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 968 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 CSA " "Info: Found entity 8: CSA" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 986 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 CLA2 " "Info: Found entity 9: CLA2" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 1007 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 LCU2 " "Info: Found entity 10: LCU2" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 1030 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 modFullAdder " "Info: Found entity 11: modFullAdder" {  } { { "multDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/multDiv.v" 1040 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Info: Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/fetch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Info: Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/execute.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Mux2bin " "Info: Found entity 2: Mux2bin" {  } { { "execute.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/execute.v" 79 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Info: Found entity 1: write_back" {  } { { "write_back.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/write_back.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeprocessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeProcessor " "Info: Found entity 1: pipeProcessor" {  } { { "pipeProcessor.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pipeProcessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypassctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bypassctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypassCtrl " "Info: Found entity 1: bypassCtrl" {  } { { "bypassCtrl.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/bypassCtrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subA suba ldStall.v(6) " "Info (10281): Verilog HDL Declaration information at ldStall.v(6): object \"subA\" differs only in case from object \"suba\" in the same scope" {  } { { "ldStall.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ldStall.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subB subb ldStall.v(6) " "Info (10281): Verilog HDL Declaration information at ldStall.v(6): object \"subB\" differs only in case from object \"subb\" in the same scope" {  } { { "ldStall.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ldStall.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "suba2 subA2 ldStall.v(6) " "Info (10281): Verilog HDL Declaration information at ldStall.v(6): object \"suba2\" differs only in case from object \"subA2\" in the same scope" {  } { { "ldStall.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ldStall.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subb2 subB2 ldStall.v(6) " "Info (10281): Verilog HDL Declaration information at ldStall.v(6): object \"subb2\" differs only in case from object \"subB2\" in the same scope" {  } { { "ldStall.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ldStall.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldstall.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ldstall.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldStall " "Info: Found entity 1: ldStall" {  } { { "ldStall.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ldStall.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1 RS1 processMulDiv.v(3) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(3): object \"rs1\" differs only in case from object \"RS1\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2 RS2 processMulDiv.v(3) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(3): object \"rs2\" differs only in case from object \"RS2\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RDIn RDin processMulDiv.v(3) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(3): object \"RDIn\" differs only in case from object \"RDin\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RDin2 RDIn2 processMulDiv.v(3) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(3): object \"RDin2\" differs only in case from object \"RDIn2\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals1 Equals1 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals1\" differs only in case from object \"Equals1\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals2 Equals2 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals2\" differs only in case from object \"Equals2\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals3 Equals3 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals3\" differs only in case from object \"Equals3\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals4 Equals4 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals4\" differs only in case from object \"Equals4\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals5 Equals5 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals5\" differs only in case from object \"Equals5\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals6 Equals6 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals6\" differs only in case from object \"Equals6\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals7 Equals7 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals7\" differs only in case from object \"Equals7\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals8 Equals8 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals8\" differs only in case from object \"Equals8\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals9 Equals9 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals9\" differs only in case from object \"Equals9\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals10 Equals10 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals10\" differs only in case from object \"Equals10\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals11 Equals11 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals11\" differs only in case from object \"Equals11\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals12 Equals12 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals12\" differs only in case from object \"Equals12\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals13 Equals13 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals13\" differs only in case from object \"Equals13\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals14 Equals14 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals14\" differs only in case from object \"Equals14\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals15 Equals15 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals15\" differs only in case from object \"Equals15\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals16 Equals16 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals16\" differs only in case from object \"Equals16\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals17 Equals17 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals17\" differs only in case from object \"Equals17\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals18 Equals18 processMulDiv.v(19) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(19): object \"equals18\" differs only in case from object \"Equals18\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals19 Equals19 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals19\" differs only in case from object \"Equals19\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals20 Equals20 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals20\" differs only in case from object \"Equals20\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals21 Equals21 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals21\" differs only in case from object \"Equals21\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals22 Equals22 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals22\" differs only in case from object \"Equals22\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals23 Equals23 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals23\" differs only in case from object \"Equals23\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals24 Equals24 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals24\" differs only in case from object \"Equals24\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals25 Equals25 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals25\" differs only in case from object \"Equals25\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals26 Equals26 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals26\" differs only in case from object \"Equals26\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals27 Equals27 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals27\" differs only in case from object \"Equals27\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals28 Equals28 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals28\" differs only in case from object \"Equals28\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals29 Equals29 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals29\" differs only in case from object \"Equals29\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals30 Equals30 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals30\" differs only in case from object \"Equals30\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equals31 Equals31 processMulDiv.v(20) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(20): object \"equals31\" differs only in case from object \"Equals31\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS11 EqualsRS11 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS11\" differs only in case from object \"EqualsRS11\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS12 EqualsRS12 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS12\" differs only in case from object \"EqualsRS12\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS13 EqualsRS13 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS13\" differs only in case from object \"EqualsRS13\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS14 EqualsRS14 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS14\" differs only in case from object \"EqualsRS14\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS15 EqualsRS15 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS15\" differs only in case from object \"EqualsRS15\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS16 EqualsRS16 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS16\" differs only in case from object \"EqualsRS16\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS17 EqualsRS17 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS17\" differs only in case from object \"EqualsRS17\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS18 EqualsRS18 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS18\" differs only in case from object \"EqualsRS18\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS19 EqualsRS19 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS19\" differs only in case from object \"EqualsRS19\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS110 EqualsRS110 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS110\" differs only in case from object \"EqualsRS110\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS111 EqualsRS111 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS111\" differs only in case from object \"EqualsRS111\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS112 EqualsRS112 processMulDiv.v(24) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(24): object \"equalsRS112\" differs only in case from object \"EqualsRS112\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS113 EqualsRS113 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS113\" differs only in case from object \"EqualsRS113\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS114 EqualsRS114 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS114\" differs only in case from object \"EqualsRS114\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS115 EqualsRS115 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS115\" differs only in case from object \"EqualsRS115\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS116 EqualsRS116 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS116\" differs only in case from object \"EqualsRS116\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS117 EqualsRS117 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS117\" differs only in case from object \"EqualsRS117\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS118 EqualsRS118 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS118\" differs only in case from object \"EqualsRS118\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS119 EqualsRS119 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS119\" differs only in case from object \"EqualsRS119\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS120 EqualsRS120 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS120\" differs only in case from object \"EqualsRS120\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS121 EqualsRS121 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS121\" differs only in case from object \"EqualsRS121\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS122 EqualsRS122 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS122\" differs only in case from object \"EqualsRS122\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS123 EqualsRS123 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS123\" differs only in case from object \"EqualsRS123\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS124 EqualsRS124 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS124\" differs only in case from object \"EqualsRS124\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS125 EqualsRS125 processMulDiv.v(25) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(25): object \"equalsRS125\" differs only in case from object \"EqualsRS125\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS126 EqualsRS126 processMulDiv.v(26) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(26): object \"equalsRS126\" differs only in case from object \"EqualsRS126\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS127 EqualsRS127 processMulDiv.v(26) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(26): object \"equalsRS127\" differs only in case from object \"EqualsRS127\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS128 EqualsRS128 processMulDiv.v(26) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(26): object \"equalsRS128\" differs only in case from object \"EqualsRS128\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS129 EqualsRS129 processMulDiv.v(26) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(26): object \"equalsRS129\" differs only in case from object \"EqualsRS129\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS130 EqualsRS130 processMulDiv.v(26) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(26): object \"equalsRS130\" differs only in case from object \"EqualsRS130\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS131 EqualsRS131 processMulDiv.v(26) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(26): object \"equalsRS131\" differs only in case from object \"EqualsRS131\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS21 EqualsRS21 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS21\" differs only in case from object \"EqualsRS21\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS22 EqualsRS22 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS22\" differs only in case from object \"EqualsRS22\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS23 EqualsRS23 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS23\" differs only in case from object \"EqualsRS23\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS24 EqualsRS24 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS24\" differs only in case from object \"EqualsRS24\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS25 EqualsRS25 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS25\" differs only in case from object \"EqualsRS25\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS26 EqualsRS26 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS26\" differs only in case from object \"EqualsRS26\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS27 EqualsRS27 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS27\" differs only in case from object \"EqualsRS27\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS28 EqualsRS28 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS28\" differs only in case from object \"EqualsRS28\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS29 EqualsRS29 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS29\" differs only in case from object \"EqualsRS29\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS210 EqualsRS210 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS210\" differs only in case from object \"EqualsRS210\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS211 EqualsRS211 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS211\" differs only in case from object \"EqualsRS211\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS212 EqualsRS212 processMulDiv.v(21) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(21): object \"equalsRS212\" differs only in case from object \"EqualsRS212\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS213 EqualsRS213 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS213\" differs only in case from object \"EqualsRS213\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS214 EqualsRS214 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS214\" differs only in case from object \"EqualsRS214\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS215 EqualsRS215 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS215\" differs only in case from object \"EqualsRS215\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS216 EqualsRS216 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS216\" differs only in case from object \"EqualsRS216\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS217 EqualsRS217 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS217\" differs only in case from object \"EqualsRS217\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS218 EqualsRS218 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS218\" differs only in case from object \"EqualsRS218\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS219 EqualsRS219 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS219\" differs only in case from object \"EqualsRS219\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS220 EqualsRS220 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS220\" differs only in case from object \"EqualsRS220\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS221 EqualsRS221 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS221\" differs only in case from object \"EqualsRS221\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS222 EqualsRS222 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS222\" differs only in case from object \"EqualsRS222\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS223 EqualsRS223 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS223\" differs only in case from object \"EqualsRS223\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS224 EqualsRS224 processMulDiv.v(22) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(22): object \"equalsRS224\" differs only in case from object \"EqualsRS224\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS225 EqualsRS225 processMulDiv.v(23) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(23): object \"equalsRS225\" differs only in case from object \"EqualsRS225\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS226 EqualsRS226 processMulDiv.v(23) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(23): object \"equalsRS226\" differs only in case from object \"EqualsRS226\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS227 EqualsRS227 processMulDiv.v(23) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(23): object \"equalsRS227\" differs only in case from object \"EqualsRS227\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS228 EqualsRS228 processMulDiv.v(23) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(23): object \"equalsRS228\" differs only in case from object \"EqualsRS228\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS229 EqualsRS229 processMulDiv.v(23) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(23): object \"equalsRS229\" differs only in case from object \"EqualsRS229\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS230 EqualsRS230 processMulDiv.v(23) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(23): object \"equalsRS230\" differs only in case from object \"EqualsRS230\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "equalsRS231 EqualsRS231 processMulDiv.v(23) " "Info (10281): Verilog HDL Declaration information at processMulDiv.v(23): object \"equalsRS231\" differs only in case from object \"EqualsRS231\" in the same scope" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processmuldiv.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file processmuldiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 processMulDiv " "Info: Found entity 1: processMulDiv" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 equals " "Info: Found entity 2: equals" {  } { { "processMulDiv.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/processMulDiv.v" 290 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tq4_hw6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tq4_hw6.v" { { "Info" "ISGN_ENTITY_NAME" "1 TQ4_hw6 " "Info: Found entity 1: TQ4_hw6" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_divide0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Info: Found entity 1: lpm_divide0" {  } { { "lpm_divide0.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_divide0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TQ4_hw6 " "Info: Elaborating entity \"TQ4_hw6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeProcessor pipeProcessor:myProcessor " "Info: Elaborating entity \"pipeProcessor\" for hierarchy \"pipeProcessor:myProcessor\"" {  } { { "TQ4_hw6.v" "myProcessor" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch pipeProcessor:myProcessor\|fetch:fetchStageMod " "Info: Elaborating entity \"fetch\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\"" {  } { { "pipeProcessor.v" "fetchStageMod" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pipeProcessor.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcReg " "Info: Elaborating entity \"register\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcReg\"" {  } { { "fetch.v" "pcReg" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/fetch.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcReg\|my_dff:myblock\[0\].dFF " "Info: Elaborating entity \"my_dff\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcReg\|my_dff:myblock\[0\].dFF\"" {  } { { "regFile.v" "myblock\[0\].dFF" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem " "Info: Elaborating entity \"imem\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem\"" {  } { { "fetch.v" "insmem" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/fetch.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/imem.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/imem.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Info: Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "imem.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/imem.v" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h81 " "Info: Found entity 1: altsyncram_7h81" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/altsyncram_7h81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7h81 pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated " "Info: Elaborating entity \"altsyncram_7h81\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|imem:insmem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2bin pipeProcessor:myProcessor\|fetch:fetchStageMod\|Mux2bin:jmux " "Info: Elaborating entity \"Mux2bin\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|Mux2bin:jmux\"" {  } { { "fetch.v" "jmux" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/fetch.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd " "Info: Elaborating entity \"CLA\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\"" {  } { { "fetch.v" "pcadd" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/fetch.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "propGen8 pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|propGen8:pg1 " "Info: Elaborating entity \"propGen8\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|propGen8:pg1\"" {  } { { "ALU.v" "pg1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "propGen pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|propGen8:pg1\|propGen:curblock\[0\].pcur " "Info: Elaborating entity \"propGen\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|propGen8:pg1\|propGen:curblock\[0\].pcur\"" {  } { { "ALU.v" "curblock\[0\].pcur" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCU pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|LCU:look " "Info: Elaborating entity \"LCU\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|LCU:look\"" {  } { { "ALU.v" "look" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA8 pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|CLA8:b1 " "Info: Elaborating entity \"CLA8\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|CLA8:b1\"" {  } { { "ALU.v" "b1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|CLA8:b1\|fullAdder:myblock\[0\].f " "Info: Elaborating entity \"fullAdder\" for hierarchy \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|CLA:pcadd\|CLA8:b1\|fullAdder:myblock\[0\].f\"" {  } { { "ALU.v" "myblock\[0\].f" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode pipeProcessor:myProcessor\|decode:decodeStageMod " "Info: Elaborating entity \"decode\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\"" {  } { { "pipeProcessor.v" "decodeStageMod" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pipeProcessor.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec2 pipeProcessor:myProcessor\|decode:decodeStageMod\|Dec2:decodeRtRd " "Info: Elaborating entity \"Dec2\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\|Dec2:decodeRtRd\"" {  } { { "decode.v" "decodeRtRd" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/decode.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALU.v(186) " "Warning (10230): Verilog HDL assignment warning at ALU.v(186): truncated value with size 32 to match size of target (2)" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2b pipeProcessor:myProcessor\|decode:decodeStageMod\|Mux2b:muxRtRd " "Info: Elaborating entity \"Mux2b\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\|Mux2b:muxRtRd\"" {  } { { "decode.v" "muxRtRd" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/decode.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage " "Info: Elaborating entity \"regFile\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\"" {  } { { "decode.v" "decodeStage" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/decode.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec5to32 pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Dec5to32:dec1 " "Info: Elaborating entity \"Dec5to32\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Dec5to32:dec1\"" {  } { { "regFile.v" "dec1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Dec5to32:dec1\|Dec:d0 " "Info: Elaborating entity \"Dec\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Dec5to32:dec1\|Dec:d0\"" {  } { { "regFile.v" "d0" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regFile.v(179) " "Warning (10230): Verilog HDL assignment warning at regFile.v(179): truncated value with size 32 to match size of target (4)" {  } { { "regFile.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Dec5to32:dec1\|Dec:d1 " "Info: Elaborating entity \"Dec\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Dec5to32:dec1\|Dec:d1\"" {  } { { "regFile.v" "d1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regFile.v(179) " "Warning (10230): Verilog HDL assignment warning at regFile.v(179): truncated value with size 32 to match size of target (8)" {  } { { "regFile.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32to1 pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Mux32to1:rs1val " "Info: Elaborating entity \"Mux32to1\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Mux32to1:rs1val\"" {  } { { "regFile.v" "rs1val" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4b pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Mux32to1:rs1val\|Mux4b:m1 " "Info: Elaborating entity \"Mux4b\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\|regFile:decodeStage\|Mux32to1:rs1val\|Mux4b:m1\"" {  } { { "regFile.v" "m1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/regFile.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 pipeProcessor:myProcessor\|decode:decodeStageMod\|register2:rdreg " "Info: Elaborating entity \"register2\" for hierarchy \"pipeProcessor:myProcessor\|decode:decodeStageMod\|register2:rdreg\"" {  } { { "decode.v" "rdreg" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/decode.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute pipeProcessor:myProcessor\|execute:executeStageMod " "Info: Elaborating entity \"execute\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\"" {  } { { "pipeProcessor.v" "executeStageMod" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pipeProcessor.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stall execute.v(16) " "Warning (10034): Output port \"stall\" at execute.v(16) has no driver" {  } { { "execute.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/execute.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 pipeProcessor:myProcessor\|execute:executeStageMod\|Mux3:rs2Sel " "Info: Elaborating entity \"Mux3\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|Mux3:rs2Sel\"" {  } { { "execute.v" "rs2Sel" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/execute.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2bin pipeProcessor:myProcessor\|execute:executeStageMod\|Mux2bin:aluCtrlMux " "Info: Elaborating entity \"Mux2bin\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|Mux2bin:aluCtrlMux\"" {  } { { "execute.v" "aluCtrlMux" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/execute.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU " "Info: Elaborating entity \"ALU\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\"" {  } { { "execute.v" "execALU" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/execute.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec2 pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|Dec2:d1 " "Info: Elaborating entity \"Dec2\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|Dec2:d1\"" {  } { { "ALU.v" "d1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ALU.v(186) " "Warning (10230): Verilog HDL assignment warning at ALU.v(186): truncated value with size 32 to match size of target (6)" {  } { { "ALU.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|bitwise:b1 " "Info: Elaborating entity \"bitwise\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|bitwise:b1\"" {  } { { "ALU.v" "b1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1 " "Info: Elaborating entity \"sll\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\"" {  } { { "ALU.v" "s1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d1 " "Info: Elaborating entity \"lshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d1\"" {  } { { "ALU.v" "d1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2b pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|Mux2b:m1 " "Info: Elaborating entity \"Mux2b\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|Mux2b:m1\"" {  } { { "ALU.v" "m1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d2 " "Info: Elaborating entity \"lshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d2\"" {  } { { "ALU.v" "d2" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d3 " "Info: Elaborating entity \"lshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d3\"" {  } { { "ALU.v" "d3" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d4 " "Info: Elaborating entity \"lshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d4\"" {  } { { "ALU.v" "d4" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d5 " "Info: Elaborating entity \"lshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sll:s1\|lshifter:d5\"" {  } { { "ALU.v" "d5" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2 " "Info: Elaborating entity \"sra\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\"" {  } { { "ALU.v" "s2" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d1 " "Info: Elaborating entity \"rshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d1\"" {  } { { "ALU.v" "d1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d2 " "Info: Elaborating entity \"rshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d2\"" {  } { { "ALU.v" "d2" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d3 " "Info: Elaborating entity \"rshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d3\"" {  } { { "ALU.v" "d3" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d4 " "Info: Elaborating entity \"rshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d4\"" {  } { { "ALU.v" "d4" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rshifter pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d5 " "Info: Elaborating entity \"rshifter\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|sra:s2\|rshifter:d5\"" {  } { { "ALU.v" "d5" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux6 pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|Mux6:m " "Info: Elaborating entity \"Mux6\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|ALU:execALU\|Mux6:m\"" {  } { { "ALU.v" "m" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/ALU.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1 " "Info: Elaborating entity \"lpm_divide0\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\"" {  } { { "execute.v" "dividLPM1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/execute.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.v" "lpm_divide_component" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_divide0.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_divide0.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component " "Info: Instantiated megafunction \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Info: Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Info: Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info: Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Info: Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Info: Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_divide0.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_divide0.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_66s.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_66s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_66s " "Info: Found entity 1: lpm_divide_66s" {  } { { "db/lpm_divide_66s.tdf" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/lpm_divide_66s.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_66s pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated " "Info: Elaborating entity \"lpm_divide_66s\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_59h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_59h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_59h " "Info: Found entity 1: sign_div_unsign_59h" {  } { { "db/sign_div_unsign_59h.tdf" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/sign_div_unsign_59h.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_59h pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated\|sign_div_unsign_59h:divider " "Info: Elaborating entity \"sign_div_unsign_59h\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated\|sign_div_unsign_59h:divider\"" {  } { { "db/lpm_divide_66s.tdf" "divider" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/lpm_divide_66s.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Info: Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_o5f pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated\|sign_div_unsign_59h:divider\|alt_u_div_o5f:divider " "Info: Elaborating entity \"alt_u_div_o5f\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated\|sign_div_unsign_59h:divider\|alt_u_div_o5f:divider\"" {  } { { "db/sign_div_unsign_59h.tdf" "divider" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/sign_div_unsign_59h.tdf" 32 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated\|sign_div_unsign_59h:divider\|alt_u_div_o5f:divider\|add_sub_lkc:add_sub_0 " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated\|sign_div_unsign_59h:divider\|alt_u_div_o5f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_o5f.tdf" "add_sub_0" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/alt_u_div_o5f.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated\|sign_div_unsign_59h:divider\|alt_u_div_o5f:divider\|add_sub_mkc:add_sub_1 " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_divide0:dividLPM1\|lpm_divide:lpm_divide_component\|lpm_divide_66s:auto_generated\|sign_div_unsign_59h:divider\|alt_u_div_o5f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_o5f.tdf" "add_sub_1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/alt_u_div_o5f.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult1 pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1 " "Info: Elaborating entity \"lpm_mult1\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1\"" {  } { { "execute.v" "mulLPM1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/execute.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult1.v" "lpm_mult_component" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_mult1.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult1.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_mult1.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Info: Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Info: Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Info: Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mult1.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/lpm_mult1.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_34n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_34n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_34n " "Info: Found entity 1: mult_34n" {  } { { "db/mult_34n.tdf" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/mult_34n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_34n pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated " "Info: Elaborating entity \"mult_34n\" for hierarchy \"pipeProcessor:myProcessor\|execute:executeStageMod\|lpm_mult1:mulLPM1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory pipeProcessor:myProcessor\|memory:memoryStageMod " "Info: Elaborating entity \"memory\" for hierarchy \"pipeProcessor:myProcessor\|memory:memoryStageMod\"" {  } { { "pipeProcessor.v" "memoryStageMod" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pipeProcessor.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem " "Info: Elaborating entity \"dmem\" for hierarchy \"pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem\"" {  } { { "memory.v" "dataMem" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/memory.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/dmem.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/dmem.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Info: Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dmem.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/dmem.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqc1 " "Info: Found entity 1: altsyncram_vqc1" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/db/altsyncram_vqc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vqc1 pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated " "Info: Elaborating entity \"altsyncram_vqc1\" for hierarchy \"pipeProcessor:myProcessor\|memory:memoryStageMod\|dmem:dataMem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back pipeProcessor:myProcessor\|write_back:wbStageMod " "Info: Elaborating entity \"write_back\" for hierarchy \"pipeProcessor:myProcessor\|write_back:wbStageMod\"" {  } { { "pipeProcessor.v" "wbStageMod" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pipeProcessor.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypassCtrl pipeProcessor:myProcessor\|bypassCtrl:byProcCtrl " "Info: Elaborating entity \"bypassCtrl\" for hierarchy \"pipeProcessor:myProcessor\|bypassCtrl:byProcCtrl\"" {  } { { "pipeProcessor.v" "byProcCtrl" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pipeProcessor.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldStall pipeProcessor:myProcessor\|ldStall:ldStall1 " "Info: Elaborating entity \"ldStall\" for hierarchy \"pipeProcessor:myProcessor\|ldStall:ldStall1\"" {  } { { "pipeProcessor.v" "ldStall1" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/pipeProcessor.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "Warning: 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[27\].dFF\|f " "Info: Register \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[27\].dFF\|f\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[28\].dFF\|f " "Info: Register \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[28\].dFF\|f\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[29\].dFF\|f " "Info: Register \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[29\].dFF\|f\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[30\].dFF\|f " "Info: Register \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[30\].dFF\|f\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[31\].dFF\|f " "Info: Register \"pipeProcessor:myProcessor\|fetch:fetchStageMod\|register:pcoutReg\|my_dff:myblock\[31\].dFF\|f\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/skeleton.map.smsg " "Info: Generated suppressed messages file C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/skeleton.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_pressed " "Warning (15610): No output dependent on input pin \"ps2_key_pressed\"" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_out\[0\] " "Warning (15610): No output dependent on input pin \"ps2_out\[0\]\"" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_out\[1\] " "Warning (15610): No output dependent on input pin \"ps2_out\[1\]\"" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_out\[2\] " "Warning (15610): No output dependent on input pin \"ps2_out\[2\]\"" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_out\[3\] " "Warning (15610): No output dependent on input pin \"ps2_out\[3\]\"" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_out\[4\] " "Warning (15610): No output dependent on input pin \"ps2_out\[4\]\"" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_out\[5\] " "Warning (15610): No output dependent on input pin \"ps2_out\[5\]\"" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_out\[6\] " "Warning (15610): No output dependent on input pin \"ps2_out\[6\]\"" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_out\[7\] " "Warning (15610): No output dependent on input pin \"ps2_out\[7\]\"" {  } { { "TQ4_hw6.v" "" { Text "C:/Users/talal/Desktop/ECE 350/HW/HW 6/skeleton_restored/TQ4_hw6.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5354 " "Info: Implemented 5354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5239 " "Info: Implemented 5239 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 13:58:07 2014 " "Info: Processing ended: Mon Apr 14 13:58:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Info: Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Info: Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
