#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[947].in[0] (.names)                                             0.338     5.389
[947].out[0] (.names)                                            0.235     5.624
[1280].in[1] (.names)                                            0.100     5.724
[1280].out[0] (.names)                                           0.235     5.959
n_n3184.in[1] (.names)                                           0.100     6.059
n_n3184.out[0] (.names)                                          0.235     6.294
n_n3766.D[0] (.latch)                                            0.000     6.294
data arrival time                                                          6.294

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.294
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.317


#Path 2
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[947].in[0] (.names)                                             0.338     5.389
[947].out[0] (.names)                                            0.235     5.624
[1042].in[0] (.names)                                            0.100     5.724
[1042].out[0] (.names)                                           0.235     5.959
n_n3009.in[1] (.names)                                           0.100     6.059
n_n3009.out[0] (.names)                                          0.235     6.294
n_n4275.D[0] (.latch)                                            0.000     6.294
data arrival time                                                          6.294

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.294
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.317


#Path 3
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[982].in[0] (.names)                                             0.338     5.389
[982].out[0] (.names)                                            0.235     5.624
[1538].in[1] (.names)                                            0.100     5.724
[1538].out[0] (.names)                                           0.235     5.959
n_n3466.in[3] (.names)                                           0.100     6.059
n_n3466.out[0] (.names)                                          0.235     6.294
n_n3483.D[0] (.latch)                                            0.000     6.294
data arrival time                                                          6.294

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.294
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.317


#Path 4
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[947].in[0] (.names)                                             0.338     5.389
[947].out[0] (.names)                                            0.235     5.624
n_n3026.in[1] (.names)                                           0.286     5.910
n_n3026.out[0] (.names)                                          0.235     6.145
n_n4227.D[0] (.latch)                                            0.000     6.145
data arrival time                                                          6.145

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.145
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.168


#Path 5
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[947].in[0] (.names)                                             0.338     5.389
[947].out[0] (.names)                                            0.235     5.624
n_n3217.in[3] (.names)                                           0.286     5.910
n_n3217.out[0] (.names)                                          0.235     6.145
n_n3724.D[0] (.latch)                                            0.000     6.145
data arrival time                                                          6.145

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.145
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.168


#Path 6
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[1069].in[0] (.names)                                            0.488     5.538
[1069].out[0] (.names)                                           0.235     5.773
n_n3592.in[1] (.names)                                           0.100     5.873
n_n3592.out[0] (.names)                                          0.235     6.108
n_n3959.D[0] (.latch)                                            0.000     6.108
data arrival time                                                          6.108

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.108
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.132


#Path 7
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[2261].in[2] (.names)                                            0.438     5.489
[2261].out[0] (.names)                                           0.235     5.724
n_n3444.in[0] (.names)                                           0.100     5.824
n_n3444.out[0] (.names)                                          0.235     6.059
n_n3574.D[0] (.latch)                                            0.000     6.059
data arrival time                                                          6.059

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.082


#Path 8
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[2240].in[2] (.names)                                            0.438     5.489
[2240].out[0] (.names)                                           0.235     5.724
n_n3725.in[0] (.names)                                           0.100     5.824
n_n3725.out[0] (.names)                                          0.235     6.059
n_n3726.D[0] (.latch)                                            0.000     6.059
data arrival time                                                          6.059

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.082


#Path 9
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[1771].in[2] (.names)                                            0.438     5.489
[1771].out[0] (.names)                                           0.235     5.724
n_n3235.in[0] (.names)                                           0.100     5.824
n_n3235.out[0] (.names)                                          0.235     6.059
n_n3995.D[0] (.latch)                                            0.000     6.059
data arrival time                                                          6.059

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.082


#Path 10
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[946].in[1] (.names)                                             0.435     5.485
[946].out[0] (.names)                                            0.235     5.720
n_n3813.in[2] (.names)                                           0.100     5.820
n_n3813.out[0] (.names)                                          0.235     6.055
n_n3814.D[0] (.latch)                                            0.000     6.055
data arrival time                                                          6.055

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.079


#Path 11
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n4116.in[2] (.names)                                           0.100     0.864
n_n4116.out[0] (.names)                                          0.235     1.099
n_n3595.in[1] (.names)                                           0.343     1.442
n_n3595.out[0] (.names)                                          0.235     1.677
n_n4039.in[3] (.names)                                           0.100     1.777
n_n4039.out[0] (.names)                                          0.235     2.012
n_n4038.in[2] (.names)                                           0.331     2.344
n_n4038.out[0] (.names)                                          0.235     2.579
[899].in[1] (.names)                                             0.341     2.920
[899].out[0] (.names)                                            0.235     3.155
n_n3786.in[2] (.names)                                           0.343     3.498
n_n3786.out[0] (.names)                                          0.235     3.733
[1137].in[2] (.names)                                            0.100     3.833
[1137].out[0] (.names)                                           0.235     4.068
n_n135.in[3] (.names)                                            0.437     4.505
n_n135.out[0] (.names)                                           0.235     4.740
[6386].in[2] (.names)                                            0.439     5.179
[6386].out[0] (.names)                                           0.235     5.414
n_n132.in[2] (.names)                                            0.341     5.755
n_n132.out[0] (.names)                                           0.235     5.990
n_n4093.D[0] (.latch)                                            0.000     5.990
data arrival time                                                          5.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.014


#Path 12
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[1925].in[2] (.names)                                            0.340     5.391
[1925].out[0] (.names)                                           0.235     5.626
n_n3913.in[0] (.names)                                           0.100     5.726
n_n3913.out[0] (.names)                                          0.235     5.961
n_n4040.D[0] (.latch)                                            0.000     5.961
data arrival time                                                          5.961

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.961
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.984


#Path 13
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[982].in[0] (.names)                                             0.338     5.389
[982].out[0] (.names)                                            0.235     5.624
n_n4011.in[1] (.names)                                           0.100     5.724
n_n4011.out[0] (.names)                                          0.235     5.959
n_n4012.D[0] (.latch)                                            0.000     5.959
data arrival time                                                          5.959

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.982


#Path 14
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[982].in[0] (.names)                                             0.338     5.389
[982].out[0] (.names)                                            0.235     5.624
n_n3907.in[2] (.names)                                           0.100     5.724
n_n3907.out[0] (.names)                                          0.235     5.959
n_n4334.D[0] (.latch)                                            0.000     5.959
data arrival time                                                          5.959

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.982


#Path 15
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[1752].in[2] (.names)                                            0.291     5.342
[1752].out[0] (.names)                                           0.235     5.577
n_n3987.in[0] (.names)                                           0.100     5.677
n_n3987.out[0] (.names)                                          0.235     5.912
n_n3988.D[0] (.latch)                                            0.000     5.912
data arrival time                                                          5.912

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.935


#Path 16
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[1391].in[2] (.names)                                            0.291     5.342
[1391].out[0] (.names)                                           0.235     5.577
n_n3817.in[0] (.names)                                           0.100     5.677
n_n3817.out[0] (.names)                                          0.235     5.912
n_n3818.D[0] (.latch)                                            0.000     5.912
data arrival time                                                          5.912

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.935


#Path 17
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
n_n3832.in[1] (.names)                                           0.335     4.816
n_n3832.out[0] (.names)                                          0.235     5.051
[1165].in[2] (.names)                                            0.291     5.342
[1165].out[0] (.names)                                           0.235     5.577
n_n3292.in[0] (.names)                                           0.100     5.677
n_n3292.out[0] (.names)                                          0.235     5.912
n_n4080.D[0] (.latch)                                            0.000     5.912
data arrival time                                                          5.912

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.935


#Path 18
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n4116.in[2] (.names)                                           0.100     0.864
n_n4116.out[0] (.names)                                          0.235     1.099
n_n3595.in[1] (.names)                                           0.343     1.442
n_n3595.out[0] (.names)                                          0.235     1.677
n_n4039.in[3] (.names)                                           0.100     1.777
n_n4039.out[0] (.names)                                          0.235     2.012
n_n3622.in[2] (.names)                                           0.331     2.344
n_n3622.out[0] (.names)                                          0.235     2.579
n_n4078.in[3] (.names)                                           0.100     2.679
n_n4078.out[0] (.names)                                          0.235     2.914
n_n3888.in[3] (.names)                                           0.465     3.378
n_n3888.out[0] (.names)                                          0.235     3.613
[6289].in[2] (.names)                                            0.337     3.950
[6289].out[0] (.names)                                           0.235     4.185
[6290].in[2] (.names)                                            0.315     4.500
[6290].out[0] (.names)                                           0.235     4.735
[1492].in[3] (.names)                                            0.336     5.071
[1492].out[0] (.names)                                           0.235     5.306
n_n3199.in[1] (.names)                                           0.309     5.614
n_n3199.out[0] (.names)                                          0.235     5.849
n_n3709.D[0] (.latch)                                            0.000     5.849
data arrival time                                                          5.849

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.849
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.873


#Path 19
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3563.in[1] (.names)                                           0.586     3.697
n_n3563.out[0] (.names)                                          0.235     3.932
n_n3788.in[2] (.names)                                           0.100     4.032
n_n3788.out[0] (.names)                                          0.235     4.267
nak3_17.in[1] (.names)                                           0.414     4.682
nak3_17.out[0] (.names)                                          0.235     4.917
[6376].in[1] (.names)                                            0.339     5.256
[6376].out[0] (.names)                                           0.235     5.491
n_n128.in[1] (.names)                                            0.100     5.591
n_n128.out[0] (.names)                                           0.235     5.826
n_n3831.D[0] (.latch)                                            0.000     5.826
data arrival time                                                          5.826

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.826
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.849


#Path 20
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n4116.in[2] (.names)                                           0.100     0.864
n_n4116.out[0] (.names)                                          0.235     1.099
n_n3595.in[1] (.names)                                           0.343     1.442
n_n3595.out[0] (.names)                                          0.235     1.677
n_n4039.in[3] (.names)                                           0.100     1.777
n_n4039.out[0] (.names)                                          0.235     2.012
n_n3622.in[2] (.names)                                           0.331     2.344
n_n3622.out[0] (.names)                                          0.235     2.579
n_n4078.in[3] (.names)                                           0.100     2.679
n_n4078.out[0] (.names)                                          0.235     2.914
n_n3888.in[3] (.names)                                           0.465     3.378
n_n3888.out[0] (.names)                                          0.235     3.613
[6289].in[2] (.names)                                            0.337     3.950
[6289].out[0] (.names)                                           0.235     4.185
[6290].in[2] (.names)                                            0.315     4.500
[6290].out[0] (.names)                                           0.235     4.735
[1971].in[3] (.names)                                            0.411     5.146
[1971].out[0] (.names)                                           0.235     5.381
n_n124.in[2] (.names)                                            0.100     5.481
n_n124.out[0] (.names)                                           0.235     5.716
n_n3707.D[0] (.latch)                                            0.000     5.716
data arrival time                                                          5.716

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.740


#Path 21
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[1015].in[3] (.names)                                            0.314     4.246
[1015].out[0] (.names)                                           0.235     4.481
[1208].in[0] (.names)                                            0.507     4.988
[1208].out[0] (.names)                                           0.235     5.223
n_n3140.in[3] (.names)                                           0.100     5.323
n_n3140.out[0] (.names)                                          0.235     5.558
n_n4026.D[0] (.latch)                                            0.000     5.558
data arrival time                                                          5.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.581


#Path 22
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
[2264].in[3] (.names)                                            0.314     4.246
[2264].out[0] (.names)                                           0.235     4.481
[936].in[1] (.names)                                             0.440     4.921
[936].out[0] (.names)                                            0.235     5.156
n_n3070.in[3] (.names)                                           0.100     5.256
n_n3070.out[0] (.names)                                          0.235     5.491
n_n3851.D[0] (.latch)                                            0.000     5.491
data arrival time                                                          5.491

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.491
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.514


#Path 23
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3563.in[1] (.names)                                           0.586     3.697
n_n3563.out[0] (.names)                                          0.235     3.932
n_n3788.in[2] (.names)                                           0.100     4.032
n_n3788.out[0] (.names)                                          0.235     4.267
nak3_17.in[1] (.names)                                           0.414     4.682
nak3_17.out[0] (.names)                                          0.235     4.917
n_n127.in[2] (.names)                                            0.338     5.255
n_n127.out[0] (.names)                                           0.235     5.490
nsr3_17.D[0] (.latch)                                            0.000     5.490
data arrival time                                                          5.490

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.513


#Path 24
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3563.in[1] (.names)                                           0.586     3.697
n_n3563.out[0] (.names)                                          0.235     3.932
[6252].in[3] (.names)                                            0.461     4.393
[6252].out[0] (.names)                                           0.235     4.628
n_n4140.in[3] (.names)                                           0.558     5.186
n_n4140.out[0] (.names)                                          0.235     5.421
n_n4142.D[0] (.latch)                                            0.000     5.421
data arrival time                                                          5.421

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.421
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.445


#Path 25
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3563.in[1] (.names)                                           0.586     3.697
n_n3563.out[0] (.names)                                          0.235     3.932
n_n3788.in[2] (.names)                                           0.100     4.032
n_n3788.out[0] (.names)                                          0.235     4.267
[1022].in[1] (.names)                                            0.316     4.583
[1022].out[0] (.names)                                           0.235     4.818
n_n129.in[3] (.names)                                            0.330     5.148
n_n129.out[0] (.names)                                           0.235     5.383
n_n3833.D[0] (.latch)                                            0.000     5.383
data arrival time                                                          5.383

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.407


#Path 26
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n4116.in[2] (.names)                                           0.100     0.864
n_n4116.out[0] (.names)                                          0.235     1.099
n_n3595.in[1] (.names)                                           0.343     1.442
n_n3595.out[0] (.names)                                          0.235     1.677
n_n4039.in[3] (.names)                                           0.100     1.777
n_n4039.out[0] (.names)                                          0.235     2.012
n_n3622.in[2] (.names)                                           0.331     2.344
n_n3622.out[0] (.names)                                          0.235     2.579
n_n4078.in[3] (.names)                                           0.100     2.679
n_n4078.out[0] (.names)                                          0.235     2.914
n_n3888.in[3] (.names)                                           0.465     3.378
n_n3888.out[0] (.names)                                          0.235     3.613
[6289].in[2] (.names)                                            0.337     3.950
[6289].out[0] (.names)                                           0.235     4.185
[6290].in[2] (.names)                                            0.315     4.500
[6290].out[0] (.names)                                           0.235     4.735
n_n3377.in[3] (.names)                                           0.337     5.072
n_n3377.out[0] (.names)                                          0.235     5.307
n_n3198.D[0] (.latch)                                            0.000     5.307
data arrival time                                                          5.307

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.307
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.330


#Path 27
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3563.in[1] (.names)                                           0.586     3.697
n_n3563.out[0] (.names)                                          0.235     3.932
n_n3788.in[2] (.names)                                           0.100     4.032
n_n3788.out[0] (.names)                                          0.235     4.267
nak3_17.in[1] (.names)                                           0.414     4.682
nak3_17.out[0] (.names)                                          0.235     4.917
n_n3866.in[1] (.names)                                           0.100     5.017
n_n3866.out[0] (.names)                                          0.235     5.252
n_n4067.D[0] (.latch)                                            0.000     5.252
data arrival time                                                          5.252

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.252
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.275


#Path 28
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
[1898].in[0] (.names)                                            0.339     3.987
[1898].out[0] (.names)                                           0.235     4.222
[914].in[2] (.names)                                             0.100     4.322
[914].out[0] (.names)                                            0.235     4.557
[1213].in[3] (.names)                                            0.100     4.657
[1213].out[0] (.names)                                           0.235     4.892
n_n3526.in[1] (.names)                                           0.100     4.992
n_n3526.out[0] (.names)                                          0.235     5.227
n_n3841.D[0] (.latch)                                            0.000     5.227
data arrival time                                                          5.227

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.227
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.250


#Path 29
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
[1898].in[0] (.names)                                            0.339     3.987
[1898].out[0] (.names)                                           0.235     4.222
[914].in[2] (.names)                                             0.100     4.322
[914].out[0] (.names)                                            0.235     4.557
[1885].in[3] (.names)                                            0.100     4.657
[1885].out[0] (.names)                                           0.235     4.892
n_n3241.in[1] (.names)                                           0.100     4.992
n_n3241.out[0] (.names)                                          0.235     5.227
n_n3242.D[0] (.latch)                                            0.000     5.227
data arrival time                                                          5.227

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.227
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.250


#Path 30
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
[1898].in[0] (.names)                                            0.339     3.987
[1898].out[0] (.names)                                           0.235     4.222
[914].in[2] (.names)                                             0.100     4.322
[914].out[0] (.names)                                            0.235     4.557
[1708].in[3] (.names)                                            0.100     4.657
[1708].out[0] (.names)                                           0.235     4.892
n_n3271.in[1] (.names)                                           0.100     4.992
n_n3271.out[0] (.names)                                          0.235     5.227
n_n4233.D[0] (.latch)                                            0.000     5.227
data arrival time                                                          5.227

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.227
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.250


#Path 31
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
[1898].in[0] (.names)                                            0.339     3.987
[1898].out[0] (.names)                                           0.235     4.222
[1260].in[2] (.names)                                            0.338     4.560
[1260].out[0] (.names)                                           0.235     4.795
n_n4094.in[1] (.names)                                           0.100     4.895
n_n4094.out[0] (.names)                                          0.235     5.130
n_n4095.D[0] (.latch)                                            0.000     5.130
data arrival time                                                          5.130

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.130
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.153


#Path 32
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
[1898].in[0] (.names)                                            0.339     3.987
[1898].out[0] (.names)                                           0.235     4.222
[1613].in[2] (.names)                                            0.338     4.560
[1613].out[0] (.names)                                           0.235     4.795
n_n4121.in[1] (.names)                                           0.100     4.895
n_n4121.out[0] (.names)                                          0.235     5.130
n_n4122.D[0] (.latch)                                            0.000     5.130
data arrival time                                                          5.130

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.130
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.153


#Path 33
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
[1898].in[0] (.names)                                            0.339     3.987
[1898].out[0] (.names)                                           0.235     4.222
[1648].in[2] (.names)                                            0.338     4.560
[1648].out[0] (.names)                                           0.235     4.795
n_n3972.in[1] (.names)                                           0.100     4.895
n_n3972.out[0] (.names)                                          0.235     5.130
n_n4145.D[0] (.latch)                                            0.000     5.130
data arrival time                                                          5.130

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.130
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.153


#Path 34
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
n_n4158.in[0] (.names)                                           0.491     4.139
n_n4158.out[0] (.names)                                          0.235     4.374
n_n3459.in[1] (.names)                                           0.487     4.861
n_n3459.out[0] (.names)                                          0.235     5.096
n_n3898.D[0] (.latch)                                            0.000     5.096
data arrival time                                                          5.096

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.096
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.119


#Path 35
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
n_n3830.in[2] (.names)                                           0.314     4.246
n_n3830.out[0] (.names)                                          0.235     4.481
n_n3512.in[1] (.names)                                           0.341     4.822
n_n3512.out[0] (.names)                                          0.235     5.057
n_n3514.D[0] (.latch)                                            0.000     5.057
data arrival time                                                          5.057

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.057
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.081


#Path 36
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
n_n3830.in[2] (.names)                                           0.314     4.246
n_n3830.out[0] (.names)                                          0.235     4.481
n_n3582.in[1] (.names)                                           0.341     4.822
n_n3582.out[0] (.names)                                          0.235     5.057
n_n3583.D[0] (.latch)                                            0.000     5.057
data arrival time                                                          5.057

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.057
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.081


#Path 37
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
n_n3830.in[2] (.names)                                           0.314     4.246
n_n3830.out[0] (.names)                                          0.235     4.481
n_n3206.in[1] (.names)                                           0.341     4.822
n_n3206.out[0] (.names)                                          0.235     5.057
n_n3207.D[0] (.latch)                                            0.000     5.057
data arrival time                                                          5.057

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.057
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.081


#Path 38
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
n_n3830.in[2] (.names)                                           0.314     4.246
n_n3830.out[0] (.names)                                          0.235     4.481
n_n3964.in[1] (.names)                                           0.331     4.812
n_n3964.out[0] (.names)                                          0.235     5.047
n_n3966.D[0] (.latch)                                            0.000     5.047
data arrival time                                                          5.047

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.047
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.071


#Path 39
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
n_n3830.in[2] (.names)                                           0.314     4.246
n_n3830.out[0] (.names)                                          0.235     4.481
n_n3375.in[1] (.names)                                           0.331     4.812
n_n3375.out[0] (.names)                                          0.235     5.047
n_n3376.D[0] (.latch)                                            0.000     5.047
data arrival time                                                          5.047

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.047
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.071


#Path 40
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
n_n3830.in[2] (.names)                                           0.314     4.246
n_n3830.out[0] (.names)                                          0.235     4.481
n_n4276.in[1] (.names)                                           0.331     4.812
n_n4276.out[0] (.names)                                          0.235     5.047
n_n4279.D[0] (.latch)                                            0.000     5.047
data arrival time                                                          5.047

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.047
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.071


#Path 41
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3653.in[1] (.names)                                           0.100     2.876
n_n3653.out[0] (.names)                                          0.235     3.111
n_n3852.in[1] (.names)                                           0.586     3.697
n_n3852.out[0] (.names)                                          0.235     3.932
n_n3830.in[2] (.names)                                           0.314     4.246
n_n3830.out[0] (.names)                                          0.235     4.481
n_n3821.in[1] (.names)                                           0.331     4.812
n_n3821.out[0] (.names)                                          0.235     5.047
n_n3823.D[0] (.latch)                                            0.000     5.047
data arrival time                                                          5.047

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.047
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.071


#Path 42
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
n_n4158.in[0] (.names)                                           0.491     4.139
n_n4158.out[0] (.names)                                          0.235     4.374
n_n3302.in[1] (.names)                                           0.100     4.474
n_n3302.out[0] (.names)                                          0.235     4.709
n_n4288.D[0] (.latch)                                            0.000     4.709
data arrival time                                                          4.709

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.709
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.733


#Path 43
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
n_n4158.in[0] (.names)                                           0.491     4.139
n_n4158.out[0] (.names)                                          0.235     4.374
n_n4156.in[1] (.names)                                           0.100     4.474
n_n4156.out[0] (.names)                                          0.235     4.709
n_n4157.D[0] (.latch)                                            0.000     4.709
data arrival time                                                          4.709

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.709
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.733


#Path 44
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
[1552].in[2] (.names)                                            0.337     3.650
[1552].out[0] (.names)                                           0.235     3.885
n_n4228.in[1] (.names)                                           0.453     4.338
n_n4228.out[0] (.names)                                          0.235     4.573
n_n4229.D[0] (.latch)                                            0.000     4.573
data arrival time                                                          4.573

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.573
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.597


#Path 45
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
n_n3226.in[1] (.names)                                           0.636     4.283
n_n3226.out[0] (.names)                                          0.235     4.518
n_n3916.D[0] (.latch)                                            0.000     4.518
data arrival time                                                          4.518

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.542


#Path 46
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
n_n3147.in[1] (.names)                                           0.464     4.111
n_n3147.out[0] (.names)                                          0.235     4.346
n_n3458.D[0] (.latch)                                            0.000     4.346
data arrival time                                                          4.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.370


#Path 47
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
[1487].in[2] (.names)                                            0.337     3.650
[1487].out[0] (.names)                                           0.235     3.885
n_n3058.in[1] (.names)                                           0.100     3.985
n_n3058.out[0] (.names)                                          0.235     4.220
n_n3085.D[0] (.latch)                                            0.000     4.220
data arrival time                                                          4.220

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.220
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.243


#Path 48
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
[1509].in[2] (.names)                                            0.337     3.650
[1509].out[0] (.names)                                           0.235     3.885
n_n3308.in[1] (.names)                                           0.100     3.985
n_n3308.out[0] (.names)                                          0.235     4.220
n_n4351.D[0] (.latch)                                            0.000     4.220
data arrival time                                                          4.220

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.220
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.243


#Path 49
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.628     1.873
[6281].out[0] (.names)                                           0.235     2.108
[1088].in[2] (.names)                                            0.634     2.743
[1088].out[0] (.names)                                           0.235     2.978
[2049].in[2] (.names)                                            0.100     3.078
[2049].out[0] (.names)                                           0.235     3.313
n_n4345.in[2] (.names)                                           0.100     3.413
n_n4345.out[0] (.names)                                          0.235     3.648
n_n4073.in[1] (.names)                                           0.100     3.748
n_n4073.out[0] (.names)                                          0.235     3.983
n_n4074.D[0] (.latch)                                            0.000     3.983
data arrival time                                                          3.983

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.006


#Path 50
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6275].in[1] (.names)                                            0.487     1.732
[6275].out[0] (.names)                                           0.235     1.967
n_n3362.in[3] (.names)                                           0.341     2.308
n_n3362.out[0] (.names)                                          0.235     2.543
n_n4015.in[1] (.names)                                           0.481     3.025
n_n4015.out[0] (.names)                                          0.235     3.260
n_n3518.in[0] (.names)                                           0.340     3.600
n_n3518.out[0] (.names)                                          0.235     3.835
n_n4316.D[0] (.latch)                                            0.000     3.835
data arrival time                                                          3.835

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.835
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.858


#Path 51
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.479     0.645
n_n3900.out[0] (.names)                                          0.235     0.880
n_n3899.in[2] (.names)                                           0.100     0.980
n_n3899.out[0] (.names)                                          0.235     1.215
n_n3870.in[2] (.names)                                           0.100     1.315
n_n3870.out[0] (.names)                                          0.235     1.550
n_n3869.in[2] (.names)                                           0.487     2.037
n_n3869.out[0] (.names)                                          0.235     2.272
n_n3205.in[2] (.names)                                           0.100     2.372
n_n3205.out[0] (.names)                                          0.235     2.607
[1062].in[3] (.names)                                            0.100     2.707
[1062].out[0] (.names)                                           0.235     2.942
n_n3585.in[3] (.names)                                           0.487     3.429
n_n3585.out[0] (.names)                                          0.235     3.664
n_n4324.D[0] (.latch)                                            0.000     3.664
data arrival time                                                          3.664

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.687


#Path 52
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6275].in[1] (.names)                                            0.487     1.732
[6275].out[0] (.names)                                           0.235     1.967
n_n3362.in[3] (.names)                                           0.341     2.308
n_n3362.out[0] (.names)                                          0.235     2.543
n_n4015.in[1] (.names)                                           0.481     3.025
n_n4015.out[0] (.names)                                          0.235     3.260
n_n3148.in[0] (.names)                                           0.100     3.360
n_n3148.out[0] (.names)                                          0.235     3.595
n_n3495.D[0] (.latch)                                            0.000     3.595
data arrival time                                                          3.595

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.595
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.618


#Path 53
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6275].in[1] (.names)                                            0.487     1.732
[6275].out[0] (.names)                                           0.235     1.967
n_n3362.in[3] (.names)                                           0.341     2.308
n_n3362.out[0] (.names)                                          0.235     2.543
n_n4015.in[1] (.names)                                           0.481     3.025
n_n4015.out[0] (.names)                                          0.235     3.260
n_n3017.in[1] (.names)                                           0.100     3.360
n_n3017.out[0] (.names)                                          0.235     3.595
n_n3657.D[0] (.latch)                                            0.000     3.595
data arrival time                                                          3.595

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.595
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.618


#Path 54
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.437     2.206
n_n4259.out[0] (.names)                                          0.235     2.441
[1078].in[2] (.names)                                            0.100     2.541
[1078].out[0] (.names)                                           0.235     2.776
n_n3110.in[2] (.names)                                           0.489     3.265
n_n3110.out[0] (.names)                                          0.235     3.500
n_n3111.D[0] (.latch)                                            0.000     3.500
data arrival time                                                          3.500

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.500
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.523


#Path 55
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.482     2.304
[1006].out[0] (.names)                                           0.235     2.539
n_n4028.in[0] (.names)                                           0.606     3.145
n_n4028.out[0] (.names)                                          0.235     3.380
n_n4029.D[0] (.latch)                                            0.000     3.380
data arrival time                                                          3.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.404


#Path 56
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.482     2.304
[1006].out[0] (.names)                                           0.235     2.539
n_n121.in[0] (.names)                                            0.606     3.145
n_n121.out[0] (.names)                                           0.235     3.380
n_n3954.D[0] (.latch)                                            0.000     3.380
data arrival time                                                          3.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.404


#Path 57
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.482     2.304
[1006].out[0] (.names)                                           0.235     2.539
n_n3693.in[0] (.names)                                           0.606     3.145
n_n3693.out[0] (.names)                                          0.235     3.380
n_n4099.D[0] (.latch)                                            0.000     3.380
data arrival time                                                          3.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.404


#Path 58
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.482     2.304
[1006].out[0] (.names)                                           0.235     2.539
n_n3579.in[0] (.names)                                           0.606     3.145
n_n3579.out[0] (.names)                                          0.235     3.380
n_n3955.D[0] (.latch)                                            0.000     3.380
data arrival time                                                          3.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.404


#Path 59
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.482     2.304
[1006].out[0] (.names)                                           0.235     2.539
n_n3680.in[0] (.names)                                           0.605     3.144
n_n3680.out[0] (.names)                                          0.235     3.379
n_n3845.D[0] (.latch)                                            0.000     3.379
data arrival time                                                          3.379

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.402


#Path 60
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.628     1.873
n_n3974.out[0] (.names)                                          0.235     2.108
[1128].in[1] (.names)                                            0.461     2.569
[1128].out[0] (.names)                                           0.235     2.804
n_n3168.in[2] (.names)                                           0.338     3.142
n_n3168.out[0] (.names)                                          0.235     3.377
n_n4222.D[0] (.latch)                                            0.000     3.377
data arrival time                                                          3.377

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.377
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.401


#Path 61
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.628     1.873
n_n3974.out[0] (.names)                                          0.235     2.108
[1128].in[1] (.names)                                            0.461     2.569
[1128].out[0] (.names)                                           0.235     2.804
n_n3309.in[2] (.names)                                           0.100     2.904
n_n3309.out[0] (.names)                                          0.235     3.139
n_n4392.D[0] (.latch)                                            0.000     3.139
data arrival time                                                          3.139

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.163


#Path 62
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.628     1.873
n_n3974.out[0] (.names)                                          0.235     2.108
[1128].in[1] (.names)                                            0.461     2.569
[1128].out[0] (.names)                                           0.235     2.804
n_n3059.in[2] (.names)                                           0.100     2.904
n_n3059.out[0] (.names)                                          0.235     3.139
n_n3099.D[0] (.latch)                                            0.000     3.139
data arrival time                                                          3.139

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.163


#Path 63
Startpoint: n_n4056.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
n_n4056.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[916].in[3] (.names)                                             0.605     0.772
[916].out[0] (.names)                                            0.235     1.007
[1363].in[1] (.names)                                            0.634     1.641
[1363].out[0] (.names)                                           0.235     1.876
[1362].in[3] (.names)                                            0.100     1.976
[1362].out[0] (.names)                                           0.235     2.211
n_n3552.in[3] (.names)                                           0.632     2.844
n_n3552.out[0] (.names)                                          0.235     3.079
n_n3934.D[0] (.latch)                                            0.000     3.079
data arrival time                                                          3.079

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.102


#Path 64
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
n_n3632.in[2] (.names)                                           0.933     2.755
n_n3632.out[0] (.names)                                          0.235     2.990
n_n3769.D[0] (.latch)                                            0.000     2.990
data arrival time                                                          2.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.013


#Path 65
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
n_n4046.in[2] (.names)                                           0.933     2.755
n_n4046.out[0] (.names)                                          0.235     2.990
n_n4047.D[0] (.latch)                                            0.000     2.990
data arrival time                                                          2.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.013


#Path 66
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[2] (.names)                                             0.502     0.669
[935].out[0] (.names)                                            0.235     0.904
n_n4223.in[3] (.names)                                           0.100     1.004
n_n4223.out[0] (.names)                                          0.235     1.239
[1076].in[1] (.names)                                            0.623     1.862
[1076].out[0] (.names)                                           0.235     2.097
n_n3406.in[2] (.names)                                           0.626     2.723
n_n3406.out[0] (.names)                                          0.235     2.958
n_n3408.D[0] (.latch)                                            0.000     2.958
data arrival time                                                          2.958

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.981


#Path 67
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.478     0.478
nrq3_2.out[0] (.names)                                           0.235     0.713
[1155].in[3] (.names)                                            0.489     1.202
[1155].out[0] (.names)                                           0.235     1.437
[2023].in[2] (.names)                                            0.480     1.917
[2023].out[0] (.names)                                           0.235     2.152
n_n3181.in[2] (.names)                                           0.560     2.712
n_n3181.out[0] (.names)                                          0.235     2.947
n_n3858.D[0] (.latch)                                            0.000     2.947
data arrival time                                                          2.947

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.947
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.971


#Path 68
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.479     0.645
n_n3900.out[0] (.names)                                          0.235     0.880
n_n3899.in[2] (.names)                                           0.100     0.980
n_n3899.out[0] (.names)                                          0.235     1.215
n_n3870.in[2] (.names)                                           0.100     1.315
n_n3870.out[0] (.names)                                          0.235     1.550
n_n3869.in[2] (.names)                                           0.487     2.037
n_n3869.out[0] (.names)                                          0.235     2.272
[1019].in[3] (.names)                                            0.100     2.372
[1019].out[0] (.names)                                           0.235     2.607
n_n3166.in[3] (.names)                                           0.100     2.707
n_n3166.out[0] (.names)                                          0.235     2.942
n_n3475.D[0] (.latch)                                            0.000     2.942
data arrival time                                                          2.942

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.942
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.966


#Path 69
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[1008].in[2] (.names)                                            0.341     1.587
[1008].out[0] (.names)                                           0.235     1.822
[6380].in[3] (.names)                                            0.491     2.313
[6380].out[0] (.names)                                           0.235     2.548
n_n3104.in[3] (.names)                                           0.100     2.648
n_n3104.out[0] (.names)                                          0.235     2.883
n_n3865.D[0] (.latch)                                            0.000     2.883
data arrival time                                                          2.883

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.883
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.906


#Path 70
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[1008].in[2] (.names)                                            0.341     1.587
[1008].out[0] (.names)                                           0.235     1.822
[6300].in[3] (.names)                                            0.491     2.313
[6300].out[0] (.names)                                           0.235     2.548
n_n3296.in[3] (.names)                                           0.100     2.648
n_n3296.out[0] (.names)                                          0.235     2.883
n_n4381.D[0] (.latch)                                            0.000     2.883
data arrival time                                                          2.883

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.883
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.906


#Path 71
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[1008].in[2] (.names)                                            0.341     1.587
[1008].out[0] (.names)                                           0.235     1.822
[6337].in[1] (.names)                                            0.491     2.313
[6337].out[0] (.names)                                           0.235     2.548
n_n3540.in[3] (.names)                                           0.100     2.648
n_n3540.out[0] (.names)                                          0.235     2.883
n_n4052.D[0] (.latch)                                            0.000     2.883
data arrival time                                                          2.883

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.883
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.906


#Path 72
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[934].in[1] (.names)                                             0.100     1.922
[934].out[0] (.names)                                            0.235     2.157
n_n3382.in[2] (.names)                                           0.489     2.646
n_n3382.out[0] (.names)                                          0.235     2.881
n_n4366.D[0] (.latch)                                            0.000     2.881
data arrival time                                                          2.881

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.881
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.904


#Path 73
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.628     1.873
n_n3974.out[0] (.names)                                          0.235     2.108
n_n3018.in[2] (.names)                                           0.482     2.591
n_n3018.out[0] (.names)                                          0.235     2.826
n_n3688.D[0] (.latch)                                            0.000     2.826
data arrival time                                                          2.826

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.826
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.849


#Path 74
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
[1075].in[3] (.names)                                            0.100     1.869
[1075].out[0] (.names)                                           0.235     2.104
n_n3236.in[2] (.names)                                           0.481     2.585
n_n3236.out[0] (.names)                                          0.235     2.820
n_n3237.D[0] (.latch)                                            0.000     2.820
data arrival time                                                          2.820

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.820
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.844


#Path 75
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
n_n4124.in[2] (.names)                                           0.735     2.557
n_n4124.out[0] (.names)                                          0.235     2.792
n_n4125.D[0] (.latch)                                            0.000     2.792
data arrival time                                                          2.792

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.816


#Path 76
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
n_n3289.in[2] (.names)                                           0.735     2.557
n_n3289.out[0] (.names)                                          0.235     2.792
n_n3901.D[0] (.latch)                                            0.000     2.792
data arrival time                                                          2.792

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.816


#Path 77
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.359     0.525
[984].out[0] (.names)                                            0.235     0.760
n_n4357.in[3] (.names)                                           0.343     1.104
n_n4357.out[0] (.names)                                          0.235     1.339
[6349].in[1] (.names)                                            0.340     1.679
[6349].out[0] (.names)                                           0.235     1.914
[1477].in[2] (.names)                                            0.288     2.202
[1477].out[0] (.names)                                           0.235     2.437
n_n130.in[1] (.names)                                            0.100     2.537
n_n130.out[0] (.names)                                           0.235     2.772
n_n4045.D[0] (.latch)                                            0.000     2.772
data arrival time                                                          2.772

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.772
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.796


#Path 78
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.478     0.478
nrq3_2.out[0] (.names)                                           0.235     0.713
[1155].in[3] (.names)                                            0.489     1.202
[1155].out[0] (.names)                                           0.235     1.437
[1776].in[2] (.names)                                            0.480     1.917
[1776].out[0] (.names)                                           0.235     2.152
n_n3508.in[2] (.names)                                           0.341     2.493
n_n3508.out[0] (.names)                                          0.235     2.728
n_n3919.D[0] (.latch)                                            0.000     2.728
data arrival time                                                          2.728

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.728
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.752


#Path 79
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.628     1.873
n_n3974.out[0] (.names)                                          0.235     2.108
n_n3519.in[2] (.names)                                           0.336     2.444
n_n3519.out[0] (.names)                                          0.235     2.679
n_n3976.D[0] (.latch)                                            0.000     2.679
data arrival time                                                          2.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.679
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.703


#Path 80
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.628     1.873
n_n3974.out[0] (.names)                                          0.235     2.108
n_n3607.in[2] (.names)                                           0.335     2.443
n_n3607.out[0] (.names)                                          0.235     2.678
n_n3608.D[0] (.latch)                                            0.000     2.678
data arrival time                                                          2.678

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.678
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.701


#Path 81
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            1.069     1.069
[6284].out[0] (.names)                                           0.235     1.304
[994].in[3] (.names)                                             0.100     1.404
[994].out[0] (.names)                                            0.235     1.639
n_n3045.in[1] (.names)                                           0.768     2.406
n_n3045.out[0] (.names)                                          0.235     2.641
n_n3208.D[0] (.latch)                                            0.000     2.641
data arrival time                                                          2.641

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.641
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.665


#Path 82
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.478     0.478
nrq3_2.out[0] (.names)                                           0.235     0.713
[1155].in[3] (.names)                                            0.489     1.202
[1155].out[0] (.names)                                           0.235     1.437
[2141].in[2] (.names)                                            0.628     2.065
[2141].out[0] (.names)                                           0.235     2.300
n_n3510.in[2] (.names)                                           0.100     2.400
n_n3510.out[0] (.names)                                          0.235     2.635
n_n3511.D[0] (.latch)                                            0.000     2.635
data arrival time                                                          2.635

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.658


#Path 83
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.359     0.525
[984].out[0] (.names)                                            0.235     0.760
n_n4357.in[3] (.names)                                           0.343     1.104
n_n4357.out[0] (.names)                                          0.235     1.339
[6349].in[1] (.names)                                            0.340     1.679
[6349].out[0] (.names)                                           0.235     1.914
n_n3355.in[3] (.names)                                           0.436     2.350
n_n3355.out[0] (.names)                                          0.235     2.585
n_n3557.D[0] (.latch)                                            0.000     2.585
data arrival time                                                          2.585

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.585
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.609


#Path 84
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.359     0.525
[984].out[0] (.names)                                            0.235     0.760
n_n4357.in[3] (.names)                                           0.343     1.104
n_n4357.out[0] (.names)                                          0.235     1.339
[6349].in[1] (.names)                                            0.340     1.679
[6349].out[0] (.names)                                           0.235     1.914
[1068].in[3] (.names)                                            0.100     2.014
[1068].out[0] (.names)                                           0.235     2.249
n_n3473.in[2] (.names)                                           0.100     2.349
n_n3473.out[0] (.names)                                          0.235     2.584
n_n4056.D[0] (.latch)                                            0.000     2.584
data arrival time                                                          2.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.608


#Path 85
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.359     0.525
[984].out[0] (.names)                                            0.235     0.760
n_n4357.in[3] (.names)                                           0.343     1.104
n_n4357.out[0] (.names)                                          0.235     1.339
[6349].in[1] (.names)                                            0.340     1.679
[6349].out[0] (.names)                                           0.235     1.914
[1565].in[3] (.names)                                            0.100     2.014
[1565].out[0] (.names)                                           0.235     2.249
n_n131.in[0] (.names)                                            0.100     2.349
n_n131.out[0] (.names)                                           0.235     2.584
n_n4057.D[0] (.latch)                                            0.000     2.584
data arrival time                                                          2.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.608


#Path 86
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            1.069     1.069
[6284].out[0] (.names)                                           0.235     1.304
[994].in[3] (.names)                                             0.100     1.404
[994].out[0] (.names)                                            0.235     1.639
n_n3837.in[1] (.names)                                           0.601     2.240
n_n3837.out[0] (.names)                                          0.235     2.475
n_n3886.D[0] (.latch)                                            0.000     2.475
data arrival time                                                          2.475

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.498


#Path 87
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3404.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.069     1.069
[894].out[0] (.names)                                            0.235     1.304
n_n3402.in[1] (.names)                                           0.924     2.228
n_n3402.out[0] (.names)                                          0.235     2.463
n_n3404.D[0] (.latch)                                            0.000     2.463
data arrival time                                                          2.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3404.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.487


#Path 88
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.069     1.069
[894].out[0] (.names)                                            0.235     1.304
n_n4234.in[1] (.names)                                           0.924     2.228
n_n4234.out[0] (.names)                                          0.235     2.463
n_n4236.D[0] (.latch)                                            0.000     2.463
data arrival time                                                          2.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4236.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.487


#Path 89
Startpoint: ndn3_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3978.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_4.clk[0] (.latch)                                           0.042     0.042
ndn3_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[999].in[1] (.names)                                             1.027     1.194
[999].out[0] (.names)                                            0.235     1.429
n_n3123.in[1] (.names)                                           0.784     2.213
n_n3123.out[0] (.names)                                          0.235     2.448
n_n3978.D[0] (.latch)                                            0.000     2.448
data arrival time                                                          2.448

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3978.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.448
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.472


#Path 90
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3089.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.069     1.069
[894].out[0] (.names)                                            0.235     1.304
n_n3088.in[2] (.names)                                           0.886     2.189
n_n3088.out[0] (.names)                                          0.235     2.424
n_n3089.D[0] (.latch)                                            0.000     2.424
data arrival time                                                          2.424

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3089.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.424
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.448


#Path 91
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.069     1.069
[894].out[0] (.names)                                            0.235     1.304
n_n4339.in[1] (.names)                                           0.886     2.189
n_n4339.out[0] (.names)                                          0.235     2.424
n_n4342.D[0] (.latch)                                            0.000     2.424
data arrival time                                                          2.424

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4342.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.424
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.448


#Path 92
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6361].in[2] (.names)                                            0.343     1.589
[6361].out[0] (.names)                                           0.235     1.824
n_n3684.in[3] (.names)                                           0.341     2.165
n_n3684.out[0] (.names)                                          0.235     2.400
n_n3658.D[0] (.latch)                                            0.000     2.400
data arrival time                                                          2.400

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.424


#Path 93
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.478     0.478
nrq1_3.out[0] (.names)                                           0.235     0.713
[1201].in[3] (.names)                                            0.759     1.472
[1201].out[0] (.names)                                           0.235     1.707
n_n3275.in[2] (.names)                                           0.437     2.143
n_n3275.out[0] (.names)                                          0.235     2.378
n_n3277.D[0] (.latch)                                            0.000     2.378
data arrival time                                                          2.378

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3277.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.378
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.402


#Path 94
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
[1096].in[3] (.names)                                            0.100     1.199
[1096].out[0] (.names)                                           0.235     1.434
n_n3791.in[2] (.names)                                           0.707     2.141
n_n3791.out[0] (.names)                                          0.235     2.376
n_n3793.D[0] (.latch)                                            0.000     2.376
data arrival time                                                          2.376

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.399


#Path 95
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            1.069     1.069
[6284].out[0] (.names)                                           0.235     1.304
[994].in[3] (.names)                                             0.100     1.404
[994].out[0] (.names)                                            0.235     1.639
n_n4293.in[1] (.names)                                           0.479     2.118
n_n4293.out[0] (.names)                                          0.235     2.353
n_n4294.D[0] (.latch)                                            0.000     2.353
data arrival time                                                          2.353

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4294.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.376


#Path 96
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3259.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            1.069     1.069
[6284].out[0] (.names)                                           0.235     1.304
[994].in[3] (.names)                                             0.100     1.404
[994].out[0] (.names)                                            0.235     1.639
n_n3258.in[1] (.names)                                           0.479     2.118
n_n3258.out[0] (.names)                                          0.235     2.353
n_n3259.D[0] (.latch)                                            0.000     2.353
data arrival time                                                          2.353

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3259.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.376


#Path 97
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            1.069     1.069
[6284].out[0] (.names)                                           0.235     1.304
[994].in[3] (.names)                                             0.100     1.404
[994].out[0] (.names)                                            0.235     1.639
n_n3877.in[1] (.names)                                           0.479     2.118
n_n3877.out[0] (.names)                                          0.235     2.353
n_n3878.D[0] (.latch)                                            0.000     2.353
data arrival time                                                          2.353

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3878.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.376


#Path 98
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3231.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.069     1.069
[894].out[0] (.names)                                            0.235     1.304
n_n3230.in[2] (.names)                                           0.779     2.082
n_n3230.out[0] (.names)                                          0.235     2.317
n_n3231.D[0] (.latch)                                            0.000     2.317
data arrival time                                                          2.317

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3231.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.317
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.341


#Path 99
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.069     1.069
[894].out[0] (.names)                                            0.235     1.304
n_n3343.in[1] (.names)                                           0.779     2.082
n_n3343.out[0] (.names)                                          0.235     2.317
n_n3344.D[0] (.latch)                                            0.000     2.317
data arrival time                                                          2.317

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3344.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.317
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.341


#Path 100
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3287.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.069     1.069
[894].out[0] (.names)                                            0.235     1.304
n_n3285.in[0] (.names)                                           0.771     2.075
n_n3285.out[0] (.names)                                          0.235     2.310
n_n3287.D[0] (.latch)                                            0.000     2.310
data arrival time                                                          2.310

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3287.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.333


#End of timing report
