--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 32 -u par_tdc.ncd
syn_tdc.pcf -o timing_report

Design file:              par_tdc.ncd
Physical constraint file: syn_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report, limited to 32 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.060ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_tdc_clks_rsts_mgment.acam_refclk_synch(0)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.acam_refclk_synch[0]/SR
  Location pin: ILOGIC_X14Y117.SR
  Clock network: general_rst
--------------------------------------------------------------------------------
Slack: 30.941ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_tdc_clks_rsts_mgment.acam_refclk_synch(0)/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.acam_refclk_synch[0]/CLK0
  Location pin: ILOGIC_X14Y117.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_GN4124_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP         
"cmp_GN4124_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_GN4124_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_GN4124_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_GN4124.cmp_clk_in_rx_pllout_xs
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_GN4124.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_GN4124.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 3.148ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_GN4124.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 47.630ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_GN4124.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 317.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_GN4124.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_GN4124.cmp_clk_in_rx_pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 822 paths analyzed, 347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.167ns.
--------------------------------------------------------------------------------
Slack:                  44.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.119ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.CX         net (fanout=6)        0.865   N_7514
    SLICE_X40Y16.DMUX       Tcxd                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         5.119ns (1.464ns logic, 3.655ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  44.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      5.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.AX         net (fanout=6)        0.708   N_7514
    SLICE_X40Y16.DMUX       Taxd                  0.369   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         5.072ns (1.574ns logic, 3.498ns route)
                                                          (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  45.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.904ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ          Tcko                  0.391   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4          net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y17.AX          net (fanout=6)        1.099   N_7514
    SLICE_X40Y17.CMUX        Taxc                  0.344   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X39Y17.A5          net (fanout=1)        0.401   N_73_0_i
    SLICE_X39Y17.AMUX        Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X2Y8.ADDRAWRADDR10 net (fanout=1)        0.717   N_73_0
    RAMB8_X2Y8.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.904ns (1.657ns logic, 3.247ns route)
                                                           (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  45.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.BX         net (fanout=6)        0.558   N_7514
    SLICE_X40Y16.DMUX       Tbxd                  0.310   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.863ns (1.515ns logic, 3.348ns route)
                                                          (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  45.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ          Tcko                  0.391   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4          net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.CX          net (fanout=6)        0.865   N_7514
    SLICE_X40Y16.COUT        Tcxcy                 0.107   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y17.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X40Y17.CMUX        Tcinc                 0.272   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X39Y17.A5          net (fanout=1)        0.401   N_73_0_i
    SLICE_X39Y17.AMUX        Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X2Y8.ADDRAWRADDR10 net (fanout=1)        0.717   N_73_0
    RAMB8_X2Y8.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.708ns (1.692ns logic, 3.016ns route)
                                                           (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  45.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ          Tcko                  0.391   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4          net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.AX          net (fanout=6)        0.708   N_7514
    SLICE_X40Y16.COUT        Taxcy                 0.225   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y17.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X40Y17.CMUX        Tcinc                 0.272   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X39Y17.A5          net (fanout=1)        0.401   N_73_0_i
    SLICE_X39Y17.AMUX        Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X2Y8.ADDRAWRADDR10 net (fanout=1)        0.717   N_73_0
    RAMB8_X2Y8.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.669ns (1.810ns logic, 2.859ns route)
                                                           (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  45.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y16.AQ         Tcko                  0.391   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                          cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X41Y16.D3         net (fanout=14)       0.572   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.CX         net (fanout=6)        0.865   N_7514
    SLICE_X40Y16.DMUX       Tcxd                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.661ns (1.464ns logic, 3.197ns route)
                                                          (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  45.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y16.AQ         Tcko                  0.391   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                          cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X41Y16.D3         net (fanout=14)       0.572   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.AX         net (fanout=6)        0.708   N_7514
    SLICE_X40Y16.DMUX       Taxd                  0.369   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.614ns (1.574ns logic, 3.040ns route)
                                                          (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  45.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.AX         net (fanout=6)        0.708   N_7514
    SLICE_X40Y16.CMUX       Taxc                  0.344   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.A3         net (fanout=1)        0.647   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(4)
    SLICE_X40Y18.A          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_2_RNIB1092
    RAMB8_X2Y8.ADDRAWRADDR6 net (fanout=1)        0.564   N_2387
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.498ns (1.549ns logic, 2.949ns route)
                                                          (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  45.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y17.AX         net (fanout=6)        1.099   N_7514
    SLICE_X40Y17.BMUX       Taxb                  0.250   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X40Y18.D5         net (fanout=1)        0.393   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(1)
    SLICE_X40Y18.D          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_5_RNIE1092
    RAMB8_X2Y8.ADDRAWRADDR9 net (fanout=1)        0.494   N_2384
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.471ns (1.455ns logic, 3.016ns route)
                                                          (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  45.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ          Tcko                  0.391   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4          net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.BX          net (fanout=6)        0.558   N_7514
    SLICE_X40Y16.COUT        Tbxcy                 0.157   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y17.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X40Y17.CMUX        Tcinc                 0.272   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X39Y17.A5          net (fanout=1)        0.401   N_73_0_i
    SLICE_X39Y17.AMUX        Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X2Y8.ADDRAWRADDR10 net (fanout=1)        0.717   N_73_0
    RAMB8_X2Y8.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.451ns (1.742ns logic, 2.709ns route)
                                                           (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  45.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X40Y16.A2         net (fanout=32)       1.195   pll_sclk_o_c
    SLICE_X40Y16.DMUX       Topad                 0.550   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_axb_0
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.451ns (1.496ns logic, 2.955ns route)
                                                          (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  45.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X37Y16.AQ          Tcko                  0.391   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X41Y16.D3          net (fanout=14)       0.572   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X41Y16.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y17.AX          net (fanout=6)        1.099   N_7514
    SLICE_X40Y17.CMUX        Taxc                  0.344   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X39Y17.A5          net (fanout=1)        0.401   N_73_0_i
    SLICE_X39Y17.AMUX        Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X2Y8.ADDRAWRADDR10 net (fanout=1)        0.717   N_73_0
    RAMB8_X2Y8.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.446ns (1.657ns logic, 2.789ns route)
                                                           (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  45.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.pll_byte_index[3] (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.244 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.pll_byte_index[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y19.AQ      Tcko                  0.391   pll_sclk_o_c
                                                       cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4      net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D       Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                       cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.CX      net (fanout=6)        0.865   N_7514
    SLICE_X40Y16.DMUX    Tcxd                  0.259   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                       cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1      net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.CLK     Tas                   0.341   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                       cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
                                                       cmp_tdc_clks_rsts_mgment.pll_byte_index[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.250ns logic, 3.192ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  45.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y16.AQ         Tcko                  0.391   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                          cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X41Y16.D3         net (fanout=14)       0.572   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.BX         net (fanout=6)        0.558   N_7514
    SLICE_X40Y16.DMUX       Tbxd                  0.310   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.405ns (1.515ns logic, 2.890ns route)
                                                          (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  45.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.pll_byte_index[3] (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.244 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.pll_byte_index[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y19.AQ      Tcko                  0.391   pll_sclk_o_c
                                                       cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4      net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D       Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                       cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.AX      net (fanout=6)        0.708   N_7514
    SLICE_X40Y16.DMUX    Taxd                  0.369   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                       cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1      net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.CLK     Tas                   0.341   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                       cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
                                                       cmp_tdc_clks_rsts_mgment.pll_byte_index[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.360ns logic, 3.035ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  45.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.pll_byte_index[0] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.pll_byte_index[0] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y18.CMUX       Tshcko                0.461   m25_e_2
                                                          cmp_tdc_clks_rsts_mgment.pll_byte_index[0]
    SLICE_X40Y16.A1         net (fanout=4)        1.032   cmp_tdc_clks_rsts_mgment.pll_byte_index(0)
    SLICE_X40Y16.DMUX       Topad                 0.550   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_axb_0
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.358ns (1.566ns logic, 2.792ns route)
                                                          (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  45.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.CX         net (fanout=6)        0.865   N_7514
    SLICE_X40Y16.COUT       Tcxcy                 0.107   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y17.CIN        net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X40Y17.BMUX       Tcinb                 0.260   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X40Y18.D5         net (fanout=1)        0.393   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(1)
    SLICE_X40Y18.D          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_5_RNIE1092
    RAMB8_X2Y8.ADDRAWRADDR9 net (fanout=1)        0.494   N_2384
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.357ns (1.572ns logic, 2.785ns route)
                                                          (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  45.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X40Y16.B3         net (fanout=32)       1.083   pll_sclk_o_c
    SLICE_X40Y16.DMUX       Topbd                 0.537   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_axb_1
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.326ns (1.483ns logic, 2.843ns route)
                                                          (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  45.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.BX         net (fanout=6)        0.558   N_7514
    SLICE_X40Y16.CMUX       Taxc                  0.317   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.A3         net (fanout=1)        0.647   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(4)
    SLICE_X40Y18.A          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_2_RNIB1092
    RAMB8_X2Y8.ADDRAWRADDR6 net (fanout=1)        0.564   N_2387
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.321ns (1.522ns logic, 2.799ns route)
                                                          (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  45.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.AX         net (fanout=6)        0.708   N_7514
    SLICE_X40Y16.COUT       Taxcy                 0.225   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y17.CIN        net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X40Y17.BMUX       Tcinb                 0.260   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X40Y18.D5         net (fanout=1)        0.393   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(1)
    SLICE_X40Y18.D          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_5_RNIE1092
    RAMB8_X2Y8.ADDRAWRADDR9 net (fanout=1)        0.494   N_2384
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.318ns (1.690ns logic, 2.628ns route)
                                                          (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  45.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.dac_bit_index[4] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.454 - 0.486)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.dac_bit_index[4] to cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y19.AQ      Tcko                  0.408   cmp_tdc_clks_rsts_mgment.dac_bit_index(4)
                                                       cmp_tdc_clks_rsts_mgment.dac_bit_index[4]
    SLICE_X40Y39.CX      net (fanout=6)        2.337   cmp_tdc_clks_rsts_mgment.dac_bit_index(4)
    SLICE_X40Y39.CMUX    Tcxc                  0.163   N_137_0
                                                       cmp_tdc_clks_rsts_mgment.dac_bit_index_RNIOR5J3[4]
    SLICE_X42Y36.C1      net (fanout=2)        0.959   N_137_0
    SLICE_X42Y36.CLK     Tas                   0.412   cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5_RNO_1
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5_RNO
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5
    -------------------------------------------------  ---------------------------
    Total                                      4.279ns (0.983ns logic, 3.296ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  45.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.AX         net (fanout=6)        0.708   N_7514
    SLICE_X40Y16.BMUX       Taxb                  0.250   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X39Y17.A3         net (fanout=1)        0.529   N_72_0_i
    SLICE_X39Y17.A          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o6
    RAMB8_X2Y8.ADDRAWRADDR5 net (fanout=1)        0.511   N_72_0
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.287ns (1.509ns logic, 2.778ns route)
                                                          (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  45.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X40Y16.C4         net (fanout=32)       1.141   pll_sclk_o_c
    SLICE_X40Y16.DMUX       Topcd                 0.411   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_axb_2
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1         net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.B          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
    RAMB8_X2Y8.ADDRAWRADDR7 net (fanout=1)        0.463   N_2386
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.258ns (1.357ns logic, 2.901ns route)
                                                          (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  45.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X37Y16.AQ          Tcko                  0.391   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X41Y16.D3          net (fanout=14)       0.572   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X41Y16.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.CX          net (fanout=6)        0.865   N_7514
    SLICE_X40Y16.COUT        Tcxcy                 0.107   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y17.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X40Y17.CMUX        Tcinc                 0.272   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X39Y17.A5          net (fanout=1)        0.401   N_73_0_i
    SLICE_X39Y17.AMUX        Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X2Y8.ADDRAWRADDR10 net (fanout=1)        0.717   N_73_0
    RAMB8_X2Y8.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.250ns (1.692ns logic, 2.558ns route)
                                                           (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  45.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.227ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.CX         net (fanout=6)        0.865   N_7514
    SLICE_X40Y16.COUT       Tcxcy                 0.107   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y17.CIN        net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X40Y17.AMUX       Tcina                 0.177   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X40Y18.C5         net (fanout=1)        0.377   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(2)
    SLICE_X40Y18.C          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_4_RNID1092
    RAMB8_X2Y8.ADDRAWRADDR8 net (fanout=1)        0.463   N_2385
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.227ns (1.489ns logic, 2.738ns route)
                                                          (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  45.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ          Tcko                  0.391   pll_sclk_o_c
                                                           cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4          net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y17.BX          net (fanout=6)        0.447   N_7514
    SLICE_X40Y17.CMUX        Taxc                  0.317   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X39Y17.A5          net (fanout=1)        0.401   N_73_0_i
    SLICE_X39Y17.AMUX        Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X2Y8.ADDRAWRADDR10 net (fanout=1)        0.717   N_73_0
    RAMB8_X2Y8.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.225ns (1.630ns logic, 2.595ns route)
                                                           (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  45.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.config_st[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.config_st[1] to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X37Y16.AQ          Tcko                  0.391   cmp_tdc_clks_rsts_mgment.config_st(1)
                                                           cmp_tdc_clks_rsts_mgment.config_st[1]
    SLICE_X41Y16.D3          net (fanout=14)       0.572   cmp_tdc_clks_rsts_mgment.config_st(1)
    SLICE_X41Y16.D           Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                           cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.AX          net (fanout=6)        0.708   N_7514
    SLICE_X40Y16.COUT        Taxcy                 0.225   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y17.CIN         net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X40Y17.CMUX        Tcinc                 0.272   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X39Y17.A5          net (fanout=1)        0.401   N_73_0_i
    SLICE_X39Y17.AMUX        Tilo                  0.313   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                           cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_1_RNIFI0B_o5
    RAMB8_X2Y8.ADDRAWRADDR10 net (fanout=1)        0.717   N_73_0
    RAMB8_X2Y8.CLKAWRCLK     Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.211ns (1.810ns logic, 2.401ns route)
                                                           (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  45.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y19.AQ         Tcko                  0.391   pll_sclk_o_c
                                                          cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4         net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D          Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                          cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.AX         net (fanout=6)        0.708   N_7514
    SLICE_X40Y16.COUT       Taxcy                 0.225   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y17.CIN        net (fanout=1)        0.003   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3/O
    SLICE_X40Y17.AMUX       Tcina                 0.177   cmp_tdc_clks_rsts_mgment.pll_byte_index(6)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_6
    SLICE_X40Y18.C5         net (fanout=1)        0.377   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(2)
    SLICE_X40Y18.C          Tilo                  0.205   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                          cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_4_RNID1092
    RAMB8_X2Y8.ADDRAWRADDR8 net (fanout=1)        0.463   N_2385
    RAMB8_X2Y8.CLKAWRCLK    Trcck_ADDRA           0.350   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                          cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.188ns (1.607ns logic, 2.581ns route)
                                                          (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  45.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.sclk (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.pll_byte_index[3] (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.244 - 0.256)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.sclk to cmp_tdc_clks_rsts_mgment.pll_byte_index[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y19.AQ      Tcko                  0.391   pll_sclk_o_c
                                                       cmp_tdc_clks_rsts_mgment.sclk
    SLICE_X41Y16.D4      net (fanout=32)       1.030   pll_sclk_o_c
    SLICE_X41Y16.D       Tilo                  0.259   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                       cmp_tdc_clks_rsts_mgment.config_st_RNI6B2H[1]
    SLICE_X40Y16.BX      net (fanout=6)        0.558   N_7514
    SLICE_X40Y16.DMUX    Tbxd                  0.310   cmp_tdc_clks_rsts_mgment.pll_byte_index(1)
                                                       cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_cry_3
    SLICE_X40Y18.B1      net (fanout=1)        1.297   cmp_tdc_clks_rsts_mgment.un1_pll_byte_index(3)
    SLICE_X40Y18.CLK     Tas                   0.341   cmp_tdc_clks_rsts_mgment.pll_byte_index(5)
                                                       cmp_tdc_clks_rsts_mgment.un1_pll_byte_index_s_3_RNIC1092
                                                       cmp_tdc_clks_rsts_mgment.pll_byte_index[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (1.301ns logic, 2.885ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  45.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.rst_in_synch[1] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.454 - 0.489)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.rst_in_synch[1] to cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y17.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                       cmp_tdc_clks_rsts_mgment.rst_in_synch[1]
    SLICE_X42Y36.SR      net (fanout=36)       3.345   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
    SLICE_X42Y36.CLK     Tsrck                 0.421   cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (0.812ns logic, 3.345ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  45.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment.dac_bit_index[4] (FF)
  Destination:          cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.454 - 0.486)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.dac_bit_index[4] to cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y19.AQ      Tcko                  0.408   cmp_tdc_clks_rsts_mgment.dac_bit_index(4)
                                                       cmp_tdc_clks_rsts_mgment.dac_bit_index[4]
    SLICE_X40Y39.CX      net (fanout=6)        2.337   cmp_tdc_clks_rsts_mgment.dac_bit_index(4)
    SLICE_X40Y39.CMUX    Tcxc                  0.163   N_137_0
                                                       cmp_tdc_clks_rsts_mgment.dac_bit_index_RNIOR5J3[4]
    SLICE_X42Y36.D3      net (fanout=2)        0.795   N_137_0
    SLICE_X42Y36.CLK     Tas                   0.407   cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5_RNO_0
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5_RNO
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (0.978ns logic, 3.132ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.876ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0/CLKAWRCLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_0/CLKAWRCLK
  Location pin: RAMB8_X2Y8.CLKAWRCLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: svec_clk_ibuf_cb/I0
  Logical resource: svec_clk_ibuf_cb/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_20m_vcxo_buf_c
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pll_dac_sync_o_c/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_dac_sync_n_o/CK0
  Location pin: OLOGIC_X17Y2.CLK0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc_clks_rsts_mgment.sclk_oreg/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.sclk_oreg/CK0
  Location pin: OLOGIC_X17Y3.CLK0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pll_cs_o_c/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_cs_n_o/CK0
  Location pin: OLOGIC_X19Y1.CLK0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch(0)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch[0]/SR
  Location pin: ILOGIC_X24Y0.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch(0)/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch[0]/CLK0
  Location pin: ILOGIC_X24Y0.CLK0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index(1)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[1]/CK
  Location pin: SLICE_X40Y16.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index(6)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[6]/CK
  Location pin: SLICE_X40Y17.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.config_st(2)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.config_st[2]/CK
  Location pin: SLICE_X36Y16.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.rst_cnt(7)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.rst_cnt[7]/CK
  Location pin: SLICE_X36Y18.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.rst/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.rst/CK
  Location pin: SLICE_X36Y19.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.dac_word(20)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.dac_word[23]/CK
  Location pin: SLICE_X36Y39.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.dac_word(20)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.dac_word[22]/CK
  Location pin: SLICE_X36Y39.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.dac_word(20)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.dac_word[21]/CK
  Location pin: SLICE_X36Y39.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.dac_word(20)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.dac_word[20]/CK
  Location pin: SLICE_X36Y39.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index(5)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[2]/CK
  Location pin: SLICE_X40Y18.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index(5)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[3]/CK
  Location pin: SLICE_X40Y18.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index(5)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[4]/CK
  Location pin: SLICE_X40Y18.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index(5)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_byte_index[5]/CK
  Location pin: SLICE_X40Y18.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.dac_bit_index(4)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.dac_bit_index[4]/CK
  Location pin: SLICE_X40Y19.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment_pll_status_o/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_status_synch[1]/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(16)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17]/CK
  Location pin: SLICE_X42Y16.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(16)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[16]/CK
  Location pin: SLICE_X42Y16.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_5/CK
  Location pin: SLICE_X42Y36.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch(2)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch[0]/CK
  Location pin: SLICE_X42Y40.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch(2)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch[1]/CK
  Location pin: SLICE_X42Y40.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch(2)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.send_dac_word_p_synch[2]/CK
  Location pin: SLICE_X42Y40.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(3)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret/SR
  Location pin: SLICE_X38Y15.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(3)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret_6/SR
  Location pin: SLICE_X38Y15.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_bit_index(3)/SR
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_bit_index[0]/SR
  Location pin: SLICE_X38Y16.SR
  Clock network: cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(3)/CLK
  Logical resource: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret/CK
  Location pin: SLICE_X38Y15.CLK
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 584171 paths analyzed, 16183 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.173ns.
--------------------------------------------------------------------------------
Slack:                  -0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 7)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.DMUX     Topbd                 0.571   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y5.A1       net (fanout=1)        0.653   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_7
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (3.199ns logic, 4.435ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.AMUX     Tcina                 0.202   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A2       net (fanout=1)        0.626   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4(8)
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (3.210ns logic, 4.411ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y3.Q4      Tickq                 0.992   data_bus_io_in(18)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0]
    SLICE_X18Y2.A4       net (fanout=7)        0.503   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(120)
    SLICE_X18Y2.COUT     Topcya                0.379   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_0_RNO
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3
    SLICE_X18Y3.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
    SLICE_X18Y3.BMUX     Tcinb                 0.292   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y4.B3       net (fanout=1)        0.488   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_5
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (3.299ns logic, 4.290ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.580ns (Levels of Logic = 7)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y1.Q4      Tickq                 0.992   data_bus_io_in(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4]
    SLICE_X18Y3.A4       net (fanout=7)        0.721   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(124)
    SLICE_X18Y3.DMUX     Topad                 0.566   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_4
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y5.A1       net (fanout=1)        0.653   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_7
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (3.194ns logic, 4.386ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 7)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y1.Q4      Tickq                 0.992   data_bus_io_in(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4]
    SLICE_X18Y3.A4       net (fanout=7)        0.721   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(124)
    SLICE_X18Y3.BMUX     Topab                 0.439   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_4
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y4.B3       net (fanout=1)        0.488   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_5
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (3.067ns logic, 4.505ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y1.Q4      Tickq                 0.992   data_bus_io_in(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4]
    SLICE_X18Y3.A4       net (fanout=7)        0.721   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(124)
    SLICE_X18Y3.COUT     Topcya                0.379   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_4
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.AMUX     Tcina                 0.202   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A2       net (fanout=1)        0.626   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4(8)
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (3.209ns logic, 4.362ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   data_bus_io_in(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1]
    SLICE_X18Y2.B6       net (fanout=7)        0.475   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(121)
    SLICE_X18Y2.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3
    SLICE_X18Y3.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
    SLICE_X18Y3.BMUX     Tcinb                 0.292   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y4.B3       net (fanout=1)        0.488   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_5
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (3.300ns logic, 4.262ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.558ns (Levels of Logic = 7)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.BMUX     Topbb                 0.376   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y4.B3       net (fanout=1)        0.488   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_5
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.558ns (3.004ns logic, 4.554ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.547ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.BMUX     Tcinb                 0.292   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A4       net (fanout=1)        0.462   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_9
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.547ns (3.300ns logic, 4.247ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.534ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.CMUX     Tcinc                 0.261   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A3       net (fanout=1)        0.480   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_10
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.534ns (3.269ns logic, 4.265ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.531ns (Levels of Logic = 7)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y1.Q4      Tickq                 0.992   data_bus_io_in(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4]
    SLICE_X18Y3.A4       net (fanout=7)        0.721   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(124)
    SLICE_X18Y3.AMUX     Topaa                 0.370   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_4
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y4.B4       net (fanout=1)        0.516   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_4
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.531ns (2.998ns logic, 4.533ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.528ns (Levels of Logic = 7)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y3.Q4      Tickq                 0.992   data_bus_io_in(18)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0]
    SLICE_X19Y4.A6       net (fanout=7)        0.672   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(120)
    SLICE_X19Y4.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_0
    SLICE_X19Y4.B1       net (fanout=1)        0.673   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_0
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.528ns (2.887ns logic, 4.641ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.527ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y3.Q4      Tickq                 0.992   data_bus_io_in(18)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0]
    SLICE_X18Y2.A4       net (fanout=7)        0.503   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(120)
    SLICE_X18Y2.COUT     Topcya                0.379   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_0_RNO
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3
    SLICE_X18Y3.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
    SLICE_X18Y3.AMUX     Tcina                 0.202   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y4.B4       net (fanout=1)        0.516   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_4
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.527ns (3.209ns logic, 4.318ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[3] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.527ns (Levels of Logic = 8)
  Clock Path Skew:      -0.503ns (0.238 - 0.741)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[3] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y2.Q4       Tickq                 0.992   data_bus_io_in(21)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[3]
    SLICE_X18Y2.D6       net (fanout=7)        0.559   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(123)
    SLICE_X18Y2.COUT     Topcyd                0.261   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_3
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3
    SLICE_X18Y3.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
    SLICE_X18Y3.BMUX     Tcinb                 0.292   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y4.B3       net (fanout=1)        0.488   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_5
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.527ns (3.181ns logic, 4.346ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 7)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y3.Q4      Tickq                 0.992   data_bus_io_in(18)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0]
    SLICE_X18Y2.A4       net (fanout=7)        0.503   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(120)
    SLICE_X18Y2.BMUX     Topab                 0.439   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_0_RNO
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3
    SLICE_X19Y4.B2       net (fanout=1)        0.656   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_1
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (3.067ns logic, 4.455ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[23] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 7)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.DMUX     Topbd                 0.571   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y5.A1       net (fanout=1)        0.653   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_7
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.A5      net (fanout=18)       0.451   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[23]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[23]
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (3.199ns logic, 4.319ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[15] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 7)
  Clock Path Skew:      -0.500ns (0.242 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.DMUX     Topbd                 0.571   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y5.A1       net (fanout=1)        0.653   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_7
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X11Y13.D4      net (fanout=18)       0.471   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X11Y13.CLK     Tas                   0.322   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(15)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[15]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[15]
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (3.180ns logic, 4.339ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 7)
  Clock Path Skew:      -0.500ns (0.242 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.DMUX     Topbd                 0.571   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y5.A1       net (fanout=1)        0.653   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_7
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X10Y13.D4      net (fanout=18)       0.503   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X10Y13.CLK     Tas                   0.289   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(12)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[12]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (3.147ns logic, 4.371ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.512ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y1.Q4      Tickq                 0.992   data_bus_io_in(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4]
    SLICE_X21Y2.C5       net (fanout=7)        0.536   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(124)
    SLICE_X21Y2.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.op_gt.un5_un_current_retrig_from_roll_overlto5_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.op_gt.un5_un_current_retrig_from_roll_overlto5_1
    SLICE_X19Y2.C6       net (fanout=1)        0.304   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.op_gt.un5_un_current_retrig_from_roll_overlto5_1
    SLICE_X19Y2.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1
    SLICE_X17Y8.D6       net (fanout=2)        0.923   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1
    SLICE_X17Y8.D        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X17Y12.B6      net (fanout=86)       0.706   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X17Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_7_1
    SLICE_X17Y12.A5      net (fanout=1)        0.187   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_7_1/O
    SLICE_X17Y12.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_7_3
    SLICE_X17Y12.C2      net (fanout=1)        0.427   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_7_3/O
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (3.146ns logic, 4.366ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[25] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 7)
  Clock Path Skew:      -0.501ns (0.241 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.DMUX     Topbd                 0.571   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y5.A1       net (fanout=1)        0.653   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_7
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X10Y12.A2      net (fanout=18)       0.498   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X10Y12.CLK     Tas                   0.289   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[25]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[25]
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (3.147ns logic, 4.366ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[17] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 7)
  Clock Path Skew:      -0.501ns (0.241 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.DMUX     Topbd                 0.571   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y5.A1       net (fanout=1)        0.653   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_7
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y12.C5      net (fanout=18)       0.443   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y12.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(17)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[17]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[17]
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (3.199ns logic, 4.311ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.506ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   data_bus_io_in(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1]
    SLICE_X19Y2.B5       net (fanout=7)        0.539   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(121)
    SLICE_X19Y2.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.op_gt.un5_un_current_retrig_from_roll_overlto5_2
    SLICE_X19Y2.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.op_gt.un5_un_current_retrig_from_roll_overlto5_2
    SLICE_X19Y2.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1
    SLICE_X17Y8.D6       net (fanout=2)        0.923   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1
    SLICE_X17Y8.D        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over_1_RNI7HA9
    SLICE_X17Y12.B6      net (fanout=86)       0.706   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un6_un_current_retrig_from_roll_over
    SLICE_X17Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_7_1
    SLICE_X17Y12.A5      net (fanout=1)        0.187   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_7_1/O
    SLICE_X17Y12.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_7_3
    SLICE_X17Y12.C2      net (fanout=1)        0.427   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_7_3/O
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (3.146ns logic, 4.360ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[23] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.505ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.AMUX     Tcina                 0.202   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A2       net (fanout=1)        0.626   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4(8)
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.A5      net (fanout=18)       0.451   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[23]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[23]
    -------------------------------------------------  ---------------------------
    Total                                      7.505ns (3.210ns logic, 4.295ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.504ns (Levels of Logic = 7)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y3.Q4      Tickq                 0.992   data_bus_io_in(18)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0]
    SLICE_X18Y2.A4       net (fanout=7)        0.503   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(120)
    SLICE_X18Y2.CMUX     Topac                 0.537   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_0_RNO
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3
    SLICE_X19Y4.B5       net (fanout=1)        0.540   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_2
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.504ns (3.165ns logic, 4.339ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[15] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.506ns (Levels of Logic = 8)
  Clock Path Skew:      -0.500ns (0.242 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.AMUX     Tcina                 0.202   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A2       net (fanout=1)        0.626   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4(8)
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X11Y13.D4      net (fanout=18)       0.471   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X11Y13.CLK     Tas                   0.322   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(15)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[15]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[15]
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (3.191ns logic, 4.315ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.505ns (Levels of Logic = 8)
  Clock Path Skew:      -0.500ns (0.242 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.AMUX     Tcina                 0.202   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A2       net (fanout=1)        0.626   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4(8)
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X10Y13.D4      net (fanout=18)       0.503   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X10Y13.CLK     Tas                   0.289   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(12)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[12]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[12]
    -------------------------------------------------  ---------------------------
    Total                                      7.505ns (3.158ns logic, 4.347ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.500ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   data_bus_io_in(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[1]
    SLICE_X18Y2.B6       net (fanout=7)        0.475   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(121)
    SLICE_X18Y2.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3
    SLICE_X18Y3.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
    SLICE_X18Y3.AMUX     Tcina                 0.202   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y4.B4       net (fanout=1)        0.516   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_4
    SLICE_X19Y4.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B2       net (fanout=1)        0.894   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_0
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (3.210ns logic, 4.290ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.497ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y1.Q4      Tickq                 0.992   data_bus_io_in(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4]
    SLICE_X18Y3.A4       net (fanout=7)        0.721   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(124)
    SLICE_X18Y3.COUT     Topcya                0.379   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_4
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.BMUX     Tcinb                 0.292   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A4       net (fanout=1)        0.462   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_9
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.497ns (3.299ns logic, 4.198ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[25] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.500ns (Levels of Logic = 8)
  Clock Path Skew:      -0.501ns (0.241 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.AMUX     Tcina                 0.202   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A2       net (fanout=1)        0.626   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4(8)
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X10Y12.A2      net (fanout=18)       0.498   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X10Y12.CLK     Tas                   0.289   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[25]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[25]
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (3.158ns logic, 4.342ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[17] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.497ns (Levels of Logic = 8)
  Clock Path Skew:      -0.501ns (0.241 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   data_bus_io_in(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[5]
    SLICE_X18Y3.B5       net (fanout=7)        0.770   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(125)
    SLICE_X18Y3.COUT     Topcyb                0.380   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_5
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.AMUX     Tcina                 0.202   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A2       net (fanout=1)        0.626   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4(8)
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y12.C5      net (fanout=18)       0.443   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y12.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(17)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[17]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[17]
    -------------------------------------------------  ---------------------------
    Total                                      7.497ns (3.210ns logic, 4.287ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.484ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y1.Q4      Tickq                 0.992   data_bus_io_in(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[4]
    SLICE_X18Y3.A4       net (fanout=7)        0.721   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(124)
    SLICE_X18Y3.COUT     Topcya                0.379   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_axb_4
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X18Y4.CMUX     Tcinc                 0.261   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X19Y5.A3       net (fanout=1)        0.480   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_10
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.484ns (3.268ns logic, 4.216ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] (FF)
  Destination:          cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.480ns (Levels of Logic = 8)
  Clock Path Skew:      -0.504ns (0.238 - 0.742)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0] to cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y3.Q4      Tickq                 0.992   data_bus_io_in(18)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.acam_start_nb[0]
    SLICE_X18Y2.A4       net (fanout=7)        0.503   cmp_tdc_mezz.cmp_tdc_core.circ_buff_class_data_wr(120)
    SLICE_X18Y2.COUT     Topcya                0.379   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_0_RNO
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3
    SLICE_X18Y3.CIN      net (fanout=1)        0.003   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_3/O
    SLICE_X18Y3.DMUX     Tcind                 0.302   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(0)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X19Y5.A1       net (fanout=1)        0.653   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_acam_start_nb_7
    SLICE_X19Y5.A        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B1       net (fanout=1)        0.610   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1
    SLICE_X19Y7.B        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X19Y7.C4       net (fanout=1)        0.295   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X19Y7.C        Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C5      net (fanout=1)        0.824   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_6_0
    SLICE_X17Y12.C       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.retrig_nb_offset(23)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B5      net (fanout=91)       0.716   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over_1_4
    SLICE_X11Y12.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(22)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.C6      net (fanout=18)       0.567   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.coarse_time_intermed_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X12Y11.CLK     Tas                   0.341   cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over_11_iv[16]
                                                       cmp_tdc_mezz.cmp_tdc_core.data_formatting_block.un_retrig_from_roll_over[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.480ns (3.309ns logic, 4.171ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y14.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_vic.U_Wrapped_VIC.vector_table_1_vector_table_0_0/CLKA
  Logical resource: cmp_vic.U_Wrapped_VIC.vector_table_1_vector_table_0_0/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_vic.U_Wrapped_VIC.vector_table_1_vector_table_0_0/CLKB
  Logical resource: cmp_vic.U_Wrapped_VIC.vector_table_1_vector_table_0_0/CLKB
  Location pin: RAMB16_X1Y40.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Logical resource: cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Location pin: RAMB16_X1Y36.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz.cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Logical resource: cmp_tdc_mezz.cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Location pin: RAMB16_X1Y34.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y42.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf/I0
  Logical resource: cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: cmp_tdc_clks_rsts_mgment.tdc_clk_buf
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig1_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig1_o/CK0
  Location pin: OLOGIC_X26Y2.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig2_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig2_o/CK0
  Location pin: OLOGIC_X26Y119.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig3_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig3_o/CK0
  Location pin: OLOGIC_X26Y118.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig4_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig4_o/CK0
  Location pin: OLOGIC_X26Y117.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig5_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig5_o/CK0
  Location pin: OLOGIC_X26Y116.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg/CK0
  Location pin: OLOGIC_X21Y2.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: irq_p_o_c/CLK0
  Logical resource: cmp_vic.U_Wrapped_VIC.irq_master_o/CK0
  Location pin: OLOGIC_X25Y3.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_1_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_1_o/CK0
  Location pin: OLOGIC_X13Y3.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_2_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_2_o/CK0
  Location pin: OLOGIC_X13Y2.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_3_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_3_o/CK0
  Location pin: OLOGIC_X15Y1.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: enable_inputs_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.enable_inputs_o/CK0
  Location pin: OLOGIC_X25Y117.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_4_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_4_o/CK0
  Location pin: OLOGIC_X15Y0.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_5_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.term_en_5_o/CK0
  Location pin: OLOGIC_X21Y3.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cs_n_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.acam_data_block.cs_n_o/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rd_n_o_c/CLK0
  Logical resource: cmp_tdc_mezz.cmp_tdc_core.acam_data_block.rd_n_o/CK0
  Location pin: OLOGIC_X14Y2.CLK0
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1007_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg (FF)
  Destination:          tdc_led_status_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg to tdc_led_status_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y2.OQ      Tockq                 0.842   cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg
    T14.O                net (fanout=1)        0.362   cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_status_o_oreg
    T14.PAD              Tioop                 2.001   tdc_led_status_o
                                                       tdc_led_status_o_obuf
                                                       tdc_led_status_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1008_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig1_o (FF)
  Destination:          tdc_led_trig1_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig1_o to tdc_led_trig1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y2.OQ      Tockq                 0.842   tdc_led_trig1_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig1_o
    W18.O                net (fanout=1)        0.362   tdc_led_trig1_o_c
    W18.PAD              Tioop                 2.001   tdc_led_trig1_o
                                                       tdc_led_trig1_o_obuf
                                                       tdc_led_trig1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1009_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig2_o (FF)
  Destination:          tdc_led_trig2_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig2_o to tdc_led_trig2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y119.OQ    Tockq                 0.842   tdc_led_trig2_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig2_o
    B20.O                net (fanout=1)        0.311   tdc_led_trig2_o_c
    B20.PAD              Tioop                 2.001   tdc_led_trig2_o
                                                       tdc_led_trig2_o_obuf
                                                       tdc_led_trig2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1010_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig3_o (FF)
  Destination:          tdc_led_trig3_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig3_o to tdc_led_trig3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y118.OQ    Tockq                 0.842   tdc_led_trig3_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig3_o
    A20.O                net (fanout=1)        0.311   tdc_led_trig3_o_c
    A20.PAD              Tioop                 2.001   tdc_led_trig3_o
                                                       tdc_led_trig3_o_obuf
                                                       tdc_led_trig3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1011_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig4_o (FF)
  Destination:          tdc_led_trig4_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig4_o to tdc_led_trig4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y117.OQ    Tockq                 0.842   tdc_led_trig4_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig4_o
    D17.O                net (fanout=1)        0.362   tdc_led_trig4_o_c
    D17.PAD              Tioop                 2.001   tdc_led_trig4_o
                                                       tdc_led_trig4_o_obuf
                                                       tdc_led_trig4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1012_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig5_o (FF)
  Destination:          tdc_led_trig5_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig5_o to tdc_led_trig5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y116.OQ    Tockq                 0.842   tdc_led_trig5_o_c
                                                       cmp_tdc_mezz.cmp_tdc_core.TDCboard_leds.tdc_led_trig5_o
    C18.O                net (fanout=1)        0.362   tdc_led_trig5_o_c
    C18.PAD              Tioop                 2.001   tdc_led_trig5_o
                                                       tdc_led_trig5_o_obuf
                                                       tdc_led_trig5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1013_0_path" TIG;

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  15.955ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_carrier_info.rddata_reg[1] (FF)
  Data Path Delay:      15.955ns (Levels of Logic = 4)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_carrier_info.rddata_reg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X24Y61.C1      net (fanout=6)        2.927   gn4124_status(0)
    SLICE_X24Y61.CLK     Tas                   0.412   cnx_master_in_1.dat(1)
                                                       cmp_carrier_info.rddata_reg_RNO_1[1]
                                                       cmp_carrier_info.rddata_reg_RNO[1]
                                                       cmp_carrier_info.rddata_reg[1]
    -------------------------------------------------  ---------------------------
    Total                                     15.955ns (2.971ns logic, 12.984ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  14.887ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[10] (FF)
  Data Path Delay:      14.887ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y70.SR      net (fanout=6)        2.043   gn4124_status(0)
    SLICE_X52Y70.CLK     Trck                  0.228   cmp_GN4124.cmp_clk_in.counter(10)
                                                       cmp_GN4124.cmp_clk_in.counter[10]
    -------------------------------------------------  ---------------------------
    Total                                     14.887ns (2.787ns logic, 12.100ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  14.870ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[9] (FF)
  Data Path Delay:      14.870ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y70.SR      net (fanout=6)        2.043   gn4124_status(0)
    SLICE_X52Y70.CLK     Trck                  0.211   cmp_GN4124.cmp_clk_in.counter(10)
                                                       cmp_GN4124.cmp_clk_in.counter[9]
    -------------------------------------------------  ---------------------------
    Total                                     14.870ns (2.770ns logic, 12.100ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  14.785ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.busyd (FF)
  Data Path Delay:      14.785ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.busyd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X55Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X55Y70.CLK     Trck                  0.304   cmp_GN4124.cmp_clk_in.busyd
                                                       cmp_GN4124.cmp_clk_in.busyd
    -------------------------------------------------  ---------------------------
    Total                                     14.785ns (2.863ns logic, 11.922ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay:                  14.784ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[2] (FF)
  Data Path Delay:      14.784ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y68.SR      net (fanout=6)        1.940   gn4124_status(0)
    SLICE_X52Y68.CLK     Trck                  0.228   cmp_GN4124.cmp_clk_in.counter(4)
                                                       cmp_GN4124.cmp_clk_in.counter[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.784ns (2.787ns logic, 11.997ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  14.781ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[4] (FF)
  Data Path Delay:      14.781ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y68.SR      net (fanout=6)        1.940   gn4124_status(0)
    SLICE_X52Y68.CLK     Trck                  0.225   cmp_GN4124.cmp_clk_in.counter(4)
                                                       cmp_GN4124.cmp_clk_in.counter[4]
    -------------------------------------------------  ---------------------------
    Total                                     14.781ns (2.784ns logic, 11.997ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  14.773ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[3] (FF)
  Data Path Delay:      14.773ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y68.SR      net (fanout=6)        1.940   gn4124_status(0)
    SLICE_X52Y68.CLK     Trck                  0.217   cmp_GN4124.cmp_clk_in.counter(4)
                                                       cmp_GN4124.cmp_clk_in.counter[3]
    -------------------------------------------------  ---------------------------
    Total                                     14.773ns (2.776ns logic, 11.997ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  14.767ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[1] (FF)
  Data Path Delay:      14.767ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y68.SR      net (fanout=6)        1.940   gn4124_status(0)
    SLICE_X52Y68.CLK     Trck                  0.211   cmp_GN4124.cmp_clk_in.counter(4)
                                                       cmp_GN4124.cmp_clk_in.counter[1]
    -------------------------------------------------  ---------------------------
    Total                                     14.767ns (2.770ns logic, 11.997ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  14.761ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[6] (FF)
  Data Path Delay:      14.761ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y69.SR      net (fanout=6)        1.917   gn4124_status(0)
    SLICE_X52Y69.CLK     Trck                  0.228   cmp_GN4124.cmp_clk_in.counter(8)
                                                       cmp_GN4124.cmp_clk_in.counter[6]
    -------------------------------------------------  ---------------------------
    Total                                     14.761ns (2.787ns logic, 11.974ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  14.758ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[8] (FF)
  Data Path Delay:      14.758ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y69.SR      net (fanout=6)        1.917   gn4124_status(0)
    SLICE_X52Y69.CLK     Trck                  0.225   cmp_GN4124.cmp_clk_in.counter(8)
                                                       cmp_GN4124.cmp_clk_in.counter[8]
    -------------------------------------------------  ---------------------------
    Total                                     14.758ns (2.784ns logic, 11.974ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  14.750ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[7] (FF)
  Data Path Delay:      14.750ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y69.SR      net (fanout=6)        1.917   gn4124_status(0)
    SLICE_X52Y69.CLK     Trck                  0.217   cmp_GN4124.cmp_clk_in.counter(8)
                                                       cmp_GN4124.cmp_clk_in.counter[7]
    -------------------------------------------------  ---------------------------
    Total                                     14.750ns (2.776ns logic, 11.974ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  14.748ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.rst_clk (FF)
  Data Path Delay:      14.748ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.rst_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X55Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X55Y70.CLK     Trck                  0.267   cmp_GN4124.cmp_clk_in.busyd
                                                       cmp_GN4124.cmp_clk_in.rst_clk
    -------------------------------------------------  ---------------------------
    Total                                     14.748ns (2.826ns logic, 11.922ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay:                  14.744ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[5] (FF)
  Data Path Delay:      14.744ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y69.SR      net (fanout=6)        1.917   gn4124_status(0)
    SLICE_X52Y69.CLK     Trck                  0.211   cmp_GN4124.cmp_clk_in.counter(8)
                                                       cmp_GN4124.cmp_clk_in.counter[5]
    -------------------------------------------------  ---------------------------
    Total                                     14.744ns (2.770ns logic, 11.974ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  14.724ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[6] (FF)
  Data Path Delay:      14.724ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X54Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X54Y70.CLK     Trck                  0.243   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.state[6]
    -------------------------------------------------  ---------------------------
    Total                                     14.724ns (2.802ns logic, 11.922ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  14.718ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[8] (FF)
  Data Path Delay:      14.718ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X54Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X54Y70.CLK     Trck                  0.237   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.state[8]
    -------------------------------------------------  ---------------------------
    Total                                     14.718ns (2.796ns logic, 11.922ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  14.713ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[5] (FF)
  Data Path Delay:      14.713ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X54Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X54Y70.CLK     Trck                  0.232   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.state[5]
    -------------------------------------------------  ---------------------------
    Total                                     14.713ns (2.791ns logic, 11.922ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  14.690ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[7] (FF)
  Data Path Delay:      14.690ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X54Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X54Y70.CLK     Trck                  0.209   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.state[7]
    -------------------------------------------------  ---------------------------
    Total                                     14.690ns (2.768ns logic, 11.922ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  14.682ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[11] (FF)
  Data Path Delay:      14.682ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X54Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X54Y70.CLK     Trck                  0.201   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.counter[11]
    -------------------------------------------------  ---------------------------
    Total                                     14.682ns (2.760ns logic, 11.922ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  14.679ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.state[4] (FF)
  Data Path Delay:      14.679ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.state[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X55Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X55Y70.CLK     Trck                  0.198   cmp_GN4124.cmp_clk_in.busyd
                                                       cmp_GN4124.cmp_clk_in.state[4]
    -------------------------------------------------  ---------------------------
    Total                                     14.679ns (2.757ns logic, 11.922ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  14.659ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.cal_clk (FF)
  Data Path Delay:      14.659ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.cal_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X54Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X54Y70.CLK     Trck                  0.178   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.cal_clk
    -------------------------------------------------  ---------------------------
    Total                                     14.659ns (2.737ns logic, 11.922ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  14.651ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.enable (FF)
  Data Path Delay:      14.651ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.enable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X54Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X54Y70.CLK     Trck                  0.170   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.enable
    -------------------------------------------------  ---------------------------
    Total                                     14.651ns (2.729ns logic, 11.922ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  14.623ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[0] (FF)
  Data Path Delay:      14.623ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.cmp_clk_in.counter[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.AMUX    Tilo                  0.251   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X54Y70.SR      net (fanout=6)        1.865   gn4124_status(0)
    SLICE_X54Y70.CLK     Trck                  0.142   cmp_GN4124.cmp_clk_in.state(8)
                                                       cmp_GN4124.cmp_clk_in.counter[0]
    -------------------------------------------------  ---------------------------
    Total                                     14.623ns (2.701ns logic, 11.922ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  12.706ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.rst_reg (FF)
  Data Path Delay:      12.706ns (Levels of Logic = 3)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=9)        5.544   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                       cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    SLICE_X54Y44.A1      net (fanout=2)        4.513   cmp_GN4124.cmp_clk_in_rx_pll_lckd
    SLICE_X54Y44.CLK     Tas                   0.341   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg_e_lut6_2_o6
                                                       cmp_GN4124.rst_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.706ns (2.649ns logic, 10.057ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay:                  6.799ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[3] (FF)
  Data Path Delay:      6.799ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    SLICE_X32Y82.SR      net (fanout=9)        5.178   rst_n_a_i_c_i
    SLICE_X32Y82.CLK     Tsrck                 0.444   cmp_sdb_crossbar.crossbar.matrix_old(3)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[3]
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (1.621ns logic, 5.178ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  6.777ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[1] (FF)
  Data Path Delay:      6.777ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    SLICE_X33Y82.SR      net (fanout=9)        5.178   rst_n_a_i_c_i
    SLICE_X33Y82.CLK     Tsrck                 0.422   cmp_sdb_crossbar.crossbar.matrix_old(1)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (1.599ns logic, 5.178ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay:                  6.757ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[0] (FF)
  Data Path Delay:      6.757ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    SLICE_X33Y82.SR      net (fanout=9)        5.178   rst_n_a_i_c_i
    SLICE_X33Y82.CLK     Tsrck                 0.402   cmp_sdb_crossbar.crossbar.matrix_old(1)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[0]
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (1.579ns logic, 5.178ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay:                  6.611ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[4] (FF)
  Data Path Delay:      6.611ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    SLICE_X30Y82.SR      net (fanout=9)        4.992   rst_n_a_i_c_i
    SLICE_X30Y82.CLK     Tsrck                 0.442   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[4]
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (1.619ns logic, 4.992ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  6.600ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Data Path Delay:      6.600ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    SLICE_X30Y82.SR      net (fanout=9)        4.992   rst_n_a_i_c_i
    SLICE_X30Y82.CLK     Tsrck                 0.431   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    -------------------------------------------------  ---------------------------
    Total                                      6.600ns (1.608ns logic, 4.992ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay:                  6.531ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_tdc_clks_rsts_mgment.rst_in_synch[1] (FF)
  Data Path Delay:      6.531ns (Levels of Logic = 1)
  Destination Clock:    clk_20m_vcxo_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_tdc_clks_rsts_mgment.rst_in_synch[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    SLICE_X39Y17.SR      net (fanout=9)        5.050   rst_n_a_i_c_i
    SLICE_X39Y17.CLK     Trck                  0.304   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                       cmp_tdc_clks_rsts_mgment.rst_in_synch[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.531ns (1.481ns logic, 5.050ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  6.529ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_tdc_clks_rsts_mgment.rst_in_synch[0] (FF)
  Data Path Delay:      6.529ns (Levels of Logic = 1)
  Destination Clock:    clk_20m_vcxo_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_tdc_clks_rsts_mgment.rst_in_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    SLICE_X39Y17.SR      net (fanout=9)        5.050   rst_n_a_i_c_i
    SLICE_X39Y17.CLK     Trck                  0.302   cmp_tdc_clks_rsts_mgment.rst_in_synch(1)
                                                       cmp_tdc_clks_rsts_mgment.rst_in_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      6.529ns (1.479ns logic, 5.050ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  5.613ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[2] (FF)
  Data Path Delay:      5.613ns (Levels of Logic = 1)
  Destination Clock:    clk_125m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    SLICE_X33Y76.SR      net (fanout=9)        4.014   rst_n_a_i_c_i
    SLICE_X33Y76.CLK     Tsrck                 0.422   cmp_sdb_crossbar.crossbar.matrix_old(2)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[2]
    -------------------------------------------------  ---------------------------
    Total                                      5.613ns (1.599ns logic, 4.014ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Delay:                  4.105ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_GN4124.rst_reg (FF)
  Data Path Delay:      4.105ns (Levels of Logic = 1)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_GN4124.rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp892.IINV
                                                       ProtoComp892.IMUX
    SLICE_X54Y44.SR      net (fanout=9)        2.696   rst_n_a_i_c_i
    SLICE_X54Y44.CLK     Trck                  0.232   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (1.409ns logic, 2.696ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_GN4124_cmp_clk_in_rx_pllout_xs = PERIOD TIMEGRP       
  "cmp_GN4124_cmp_clk_in_rx_pllout_xs"         
TS_cmp_GN4124_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_GN4124_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP       
  "cmp_GN4124_cmp_clk_in_rx_pllout_x1"         
TS_cmp_GN4124_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20257 paths analyzed, 6536 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.879ns.
--------------------------------------------------------------------------------
Slack:                  0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_decode32.p2l_d_valid (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[0] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.455 - 0.503)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_decode32.p2l_d_valid to cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y58.BMUX    Tshcko                0.461   cmp_GN4124.cmp_p2l_decode32.des_p2l_dframe_d
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_d_valid
    SLICE_X57Y54.B6      net (fanout=11)       1.833   cmp_GN4124.p2l_d_valid
    SLICE_X57Y54.B       Tilo                  0.259   cmp_GN4124.dma_ctrl_start_next
                                                       cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa_0_a2
    SLICE_X48Y43.CE      net (fanout=7)        1.872   cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa
    SLICE_X48Y43.CLK     Tceck                 0.331   cmp_GN4124.next_item_host_addr_l(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[0]
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.051ns logic, 3.705ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[13] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X52Y42.CE      net (fanout=14)       1.032   N_2676
    SLICE_X52Y42.CLK     Tceck                 0.331   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[13]
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.515ns logic, 3.198ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_decode32.p2l_d_valid (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[2] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.720ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.455 - 0.503)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_decode32.p2l_d_valid to cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y58.BMUX    Tshcko                0.461   cmp_GN4124.cmp_p2l_decode32.des_p2l_dframe_d
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_d_valid
    SLICE_X57Y54.B6      net (fanout=11)       1.833   cmp_GN4124.p2l_d_valid
    SLICE_X57Y54.B       Tilo                  0.259   cmp_GN4124.dma_ctrl_start_next
                                                       cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa_0_a2
    SLICE_X48Y43.CE      net (fanout=7)        1.872   cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa
    SLICE_X48Y43.CLK     Tceck                 0.295   cmp_GN4124.next_item_host_addr_l(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[2]
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (1.015ns logic, 3.705ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_decode32.p2l_d_valid (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[3] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.455 - 0.503)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_decode32.p2l_d_valid to cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y58.BMUX    Tshcko                0.461   cmp_GN4124.cmp_p2l_decode32.des_p2l_dframe_d
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_d_valid
    SLICE_X57Y54.B6      net (fanout=11)       1.833   cmp_GN4124.p2l_d_valid
    SLICE_X57Y54.B       Tilo                  0.259   cmp_GN4124.dma_ctrl_start_next
                                                       cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa_0_a2
    SLICE_X48Y43.CE      net (fanout=7)        1.872   cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa
    SLICE_X48Y43.CLK     Tceck                 0.291   cmp_GN4124.next_item_host_addr_l(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (1.011ns logic, 3.705ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[23] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.148 - 0.160)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4] to cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.CQ      Tcko                  0.447   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state[4]
    SLICE_X55Y55.D6      net (fanout=41)       0.838   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state(4)
    SLICE_X55Y55.D       Tilo                  0.259   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(10)
                                                       cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_RNI79QA[4]
    SLICE_X54Y55.A6      net (fanout=38)       0.982   cmp_GN4124.cmp_p2l_dma_master.p2l_dma_current_state_i(4)
    SLICE_X54Y55.COUT    Topcya                0.395   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3/O
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_0_RNO
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3
    SLICE_X54Y56.CIN     net (fanout=1)        0.082   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3/O
    SLICE_X54Y56.COUT    Tbyp                  0.076   cmp_GN4124.dma_ctrl_p2l_done
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7
    SLICE_X54Y57.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7/O
    SLICE_X54Y57.COUT    Tbyp                  0.076   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11/O
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11
    SLICE_X54Y58.CIN     net (fanout=1)        0.003   cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11/O
    SLICE_X54Y58.BMUX    Tcinb                 0.260   cmp_GN4124.cmp_p2l_des.p2l_valid_t2
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15
    SLICE_X52Y58.B4      net (fanout=1)        1.039   cmp_GN4124.cmp_p2l_dma_master.N_1459
    SLICE_X52Y58.CLK     Tas                   0.289   cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt(27)
                                                       cmp_GN4124.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_lut6_2_o6[23]
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_len_cnt[23]
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (1.802ns logic, 2.947ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[14] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt to cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.AQ      Tcko                  0.408   cmp_GN4124.arb_pdm_gnt
                                                       cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt
    SLICE_X48Y61.A5      net (fanout=44)       1.647   cmp_GN4124.arb_pdm_gnt
    SLICE_X48Y61.A       Tilo                  0.203   cmp_GN4124.cmp_p2l_dma_master.N_240_i
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_64b_address_RNIFBSK1_o6
    SLICE_X49Y40.CE      net (fanout=9)        2.131   cmp_GN4124.cmp_p2l_dma_master.N_240_i
    SLICE_X49Y40.CLK     Tceck                 0.340   cmp_GN4124.pdm_arb_data(15)
                                                       cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[14]
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (0.951ns logic, 3.778ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_p2l_decode32.p2l_d_valid (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[1] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.455 - 0.503)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_decode32.p2l_d_valid to cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y58.BMUX    Tshcko                0.461   cmp_GN4124.cmp_p2l_decode32.des_p2l_dframe_d
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_d_valid
    SLICE_X57Y54.B6      net (fanout=11)       1.833   cmp_GN4124.p2l_d_valid
    SLICE_X57Y54.B       Tilo                  0.259   cmp_GN4124.dma_ctrl_start_next
                                                       cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa_0_a2
    SLICE_X48Y43.CE      net (fanout=7)        1.872   cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa
    SLICE_X48Y43.CLK     Tceck                 0.276   cmp_GN4124.next_item_host_addr_l(3)
                                                       cmp_GN4124.cmp_p2l_dma_master.next_item_host_addr_l_o[1]
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (0.996ns logic, 3.705ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[13] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt to cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.AQ      Tcko                  0.408   cmp_GN4124.arb_pdm_gnt
                                                       cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt
    SLICE_X48Y61.A5      net (fanout=44)       1.647   cmp_GN4124.arb_pdm_gnt
    SLICE_X48Y61.A       Tilo                  0.203   cmp_GN4124.cmp_p2l_dma_master.N_240_i
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_64b_address_RNIFBSK1_o6
    SLICE_X49Y40.CE      net (fanout=9)        2.131   cmp_GN4124.cmp_p2l_dma_master.N_240_i
    SLICE_X49Y40.CLK     Tceck                 0.324   cmp_GN4124.pdm_arb_data(15)
                                                       cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[13]
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (0.935ns logic, 3.778ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[14] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X52Y42.CE      net (fanout=14)       1.032   N_2676
    SLICE_X52Y42.CLK     Tceck                 0.296   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[14]
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.480ns logic, 3.198ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[16] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X52Y42.CE      net (fanout=14)       1.032   N_2676
    SLICE_X52Y42.CLK     Tceck                 0.295   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[16]
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (1.479ns logic, 3.198ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[18] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X52Y42.CE      net (fanout=14)       1.032   N_2676
    SLICE_X52Y42.CLK     Tceck                 0.294   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[18]
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.478ns logic, 3.198ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[19] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X52Y42.CE      net (fanout=14)       1.032   N_2676
    SLICE_X52Y42.CLK     Tceck                 0.291   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[19]
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.475ns logic, 3.198ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[15] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt to cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.AQ      Tcko                  0.408   cmp_GN4124.arb_pdm_gnt
                                                       cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt
    SLICE_X48Y61.A5      net (fanout=44)       1.647   cmp_GN4124.arb_pdm_gnt
    SLICE_X48Y61.A       Tilo                  0.203   cmp_GN4124.cmp_p2l_dma_master.N_240_i
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_64b_address_RNIFBSK1_o6
    SLICE_X49Y40.CE      net (fanout=9)        2.131   cmp_GN4124.cmp_p2l_dma_master.N_240_i
    SLICE_X49Y40.CLK     Tceck                 0.316   cmp_GN4124.pdm_arb_data(15)
                                                       cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[15]
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.927ns logic, 3.778ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[20] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X52Y42.CE      net (fanout=14)       1.032   N_2676
    SLICE_X52Y42.CLK     Tceck                 0.290   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[20]
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (1.474ns logic, 3.198ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[17] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X52Y42.CE      net (fanout=14)       1.032   N_2676
    SLICE_X52Y42.CLK     Tceck                 0.290   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[17]
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (1.474ns logic, 3.198ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[15] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X52Y42.CE      net (fanout=14)       1.032   N_2676
    SLICE_X52Y42.CLK     Tceck                 0.276   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[15]
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (1.460ns logic, 3.198ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[29] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X51Y51.CE      net (fanout=14)       0.986   N_2676
    SLICE_X51Y51.CLK     Tceck                 0.362   cmp_GN4124.dma_ctrl_host_addr_l(30)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[29]
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (1.546ns logic, 3.152ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[31] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X51Y51.CE      net (fanout=14)       0.986   N_2676
    SLICE_X51Y51.CLK     Tceck                 0.361   cmp_GN4124.dma_ctrl_host_addr_l(30)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[31]
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (1.545ns logic, 3.152ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_h_o[2] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_h_o[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X51Y51.CE      net (fanout=14)       0.986   N_2676
    SLICE_X51Y51.CLK     Tceck                 0.360   cmp_GN4124.dma_ctrl_host_addr_l(30)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_h_o[2]
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (1.544ns logic, 3.152ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[12] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.684ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt to cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.AQ      Tcko                  0.408   cmp_GN4124.arb_pdm_gnt
                                                       cmp_GN4124.cmp_l2p_arbiter.arb_pdm_gnt
    SLICE_X48Y61.A5      net (fanout=44)       1.647   cmp_GN4124.arb_pdm_gnt
    SLICE_X48Y61.A       Tilo                  0.203   cmp_GN4124.cmp_p2l_dma_master.N_240_i
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_64b_address_RNIFBSK1_o6
    SLICE_X49Y40.CE      net (fanout=9)        2.131   cmp_GN4124.cmp_p2l_dma_master.N_240_i
    SLICE_X49Y40.CLK     Tceck                 0.295   cmp_GN4124.pdm_arb_data(15)
                                                       cmp_GN4124.cmp_p2l_dma_master.pdm_arb_data_o[12]
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (0.906ns logic, 3.778ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_wbmaster32.to_wb_fifo_wr (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.459 - 0.504)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.to_wb_fifo_wr to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.DQ      Tcko                  0.391   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_wr
                                                       cmp_GN4124.cmp_wbmaster32.to_wb_fifo_wr
    SLICE_X49Y94.C5      net (fanout=3)        1.700   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_wr
    SLICE_X49Y94.C       Tilo                  0.259   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1_1
    RAMB16_X2Y40.ENA     net (fanout=13)       2.082   cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB16_X2Y40.CLKA    Trcck_ENA             0.220   cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (0.870ns logic, 3.782ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[30] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X51Y51.CE      net (fanout=14)       0.986   N_2676
    SLICE_X51Y51.CLK     Tceck                 0.340   cmp_GN4124.dma_ctrl_host_addr_l(30)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[30]
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.524ns logic, 3.152ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[28] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.660ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X51Y51.CE      net (fanout=14)       0.986   N_2676
    SLICE_X51Y51.CLK     Tceck                 0.324   cmp_GN4124.dma_ctrl_host_addr_l(30)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[28]
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.508ns logic, 3.152ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_ctrl_start_p2l_o (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_address_h[14] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.446 - 0.501)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_ctrl_start_p2l_o to cmp_GN4124.cmp_p2l_dma_master.l2p_address_h[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.AQ      Tcko                  0.447   cmp_GN4124.dma_ctrl_start_p2l
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_start_p2l_o
    SLICE_X49Y59.D6      net (fanout=6)        1.175   cmp_GN4124.dma_ctrl_start_p2l
    SLICE_X49Y59.D       Tilo                  0.259   cmp_GN4124.cmp_p2l_dma_master.is_next_item
                                                       cmp_GN4124.cmp_p2l_dma_master.pdm_arb_req_o_0_sqmuxa_0_a3_0_a2
    SLICE_X53Y40.CE      net (fanout=16)       2.392   cmp_GN4124.cmp_p2l_dma_master.pdm_arb_req_o_0_sqmuxa
    SLICE_X53Y40.CLK     Tceck                 0.340   cmp_GN4124.cmp_p2l_dma_master.l2p_address_h(15)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_address_h[14]
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (1.046ns logic, 3.567ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_decode32.p2l_d[23] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.486 - 0.482)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_decode32.p2l_d[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.AQ      Tcko                  0.408   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X55Y37.B6      net (fanout=2)        0.715   cmp_GN4124.rst_reg
    SLICE_X55Y37.B       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X51Y62.SR      net (fanout=519)      2.971   cmp_GN4124.rst_reg_i
    SLICE_X51Y62.CLK     Trck                  0.313   cmp_GN4124.p2l_d(23)
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_d[23]
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (0.980ns logic, 3.686ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[0] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.610ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.459 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X50Y45.CE      net (fanout=14)       0.925   N_2676
    SLICE_X50Y45.CLK     Tceck                 0.335   cmp_GN4124.dma_ctrl_host_addr_l(6)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[0]
    -------------------------------------------------  ---------------------------
    Total                                      4.610ns (1.519ns logic, 3.091ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_decode32.p2l_addr_cycle (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.480 - 0.482)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_decode32.p2l_addr_cycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.AQ      Tcko                  0.408   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X55Y37.B6      net (fanout=2)        0.715   cmp_GN4124.rst_reg
    SLICE_X55Y37.B       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X46Y59.SR      net (fanout=519)      3.041   cmp_GN4124.rst_reg_i
    SLICE_X46Y59.CLK     Trck                  0.232   cmp_GN4124.cmp_p2l_decode32.p2l_addr_cycle
                                                       cmp_GN4124.cmp_p2l_decode32.p2l_addr_cycle
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (0.899ns logic, 3.756ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_decode32.des_p2l_valid_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.478 - 0.482)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_decode32.des_p2l_valid_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.AQ      Tcko                  0.408   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X55Y37.B6      net (fanout=2)        0.715   cmp_GN4124.rst_reg
    SLICE_X55Y37.B       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X46Y58.SR      net (fanout=519)      3.038   cmp_GN4124.rst_reg_i
    SLICE_X46Y58.CLK     Trck                  0.232   cmp_GN4124.cmp_p2l_decode32.des_p2l_valid_d
                                                       cmp_GN4124.cmp_p2l_decode32.des_p2l_valid_d
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (0.899ns logic, 3.753ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_ctrl_start_p2l_o (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.l2p_address_h[13] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.446 - 0.501)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_ctrl_start_p2l_o to cmp_GN4124.cmp_p2l_dma_master.l2p_address_h[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.AQ      Tcko                  0.447   cmp_GN4124.dma_ctrl_start_p2l
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_start_p2l_o
    SLICE_X49Y59.D6      net (fanout=6)        1.175   cmp_GN4124.dma_ctrl_start_p2l
    SLICE_X49Y59.D       Tilo                  0.259   cmp_GN4124.cmp_p2l_dma_master.is_next_item
                                                       cmp_GN4124.cmp_p2l_dma_master.pdm_arb_req_o_0_sqmuxa_0_a3_0_a2
    SLICE_X53Y40.CE      net (fanout=16)       2.392   cmp_GN4124.cmp_p2l_dma_master.pdm_arb_req_o_0_sqmuxa
    SLICE_X53Y40.CLK     Tceck                 0.324   cmp_GN4124.cmp_p2l_dma_master.l2p_address_h(15)
                                                       cmp_GN4124.cmp_p2l_dma_master.l2p_address_h[13]
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.030ns logic, 3.567ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[20] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[20] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CMUX    Tshcko                0.461   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[20]
    SLICE_X57Y48.A6      net (fanout=2)        0.989   cmp_GN4124.cmp_dma_controller.dma_len_reg(20)
    SLICE_X57Y48.A       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3
    SLICE_X57Y48.B5      net (fanout=1)        0.358   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_3_3/O
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X51Y51.CE      net (fanout=14)       0.986   N_2676
    SLICE_X51Y51.CLK     Tceck                 0.295   cmp_GN4124.dma_ctrl_host_addr_l(30)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (1.479ns logic, 3.152ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.cmp_dma_controller.dma_len_reg[25] (FF)
  Destination:          cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[13] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.452 - 0.509)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_dma_controller.dma_len_reg[25] to cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.DQ      Tcko                  0.391   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
                                                       cmp_GN4124.cmp_dma_controller.dma_len_reg[25]
    SLICE_X57Y48.B2      net (fanout=2)        1.551   cmp_GN4124.cmp_dma_controller.dma_len_reg(25)
    SLICE_X57Y48.B       Tilo                  0.259   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A3      net (fanout=5)        0.819   cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_14_0_0_a2_1_2_4
    SLICE_X54Y48.A       Tilo                  0.205   N_2676
                                                       cmp_GN4124.cmp_dma_controller.un1_dma_ctrl_current_state_10_0_i
    SLICE_X52Y42.CE      net (fanout=14)       1.032   N_2676
    SLICE_X52Y42.CLK     Tceck                 0.331   cmp_GN4124.dma_ctrl_host_addr_l(19)
                                                       cmp_GN4124.cmp_dma_controller.dma_ctrl_host_addr_l_o[13]
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (1.186ns logic, 3.402ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_p2l_decode32.target_mwr (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.487 - 0.482)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Destination Clock:    cmp_GN4124.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_p2l_decode32.target_mwr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.AQ      Tcko                  0.408   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X55Y37.B6      net (fanout=2)        0.715   cmp_GN4124.rst_reg
    SLICE_X55Y37.B       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X51Y63.SR      net (fanout=519)      3.001   cmp_GN4124.rst_reg_i
    SLICE_X51Y63.CLK     Trck                  0.267   cmp_GN4124.p2l_target_mwr
                                                       cmp_GN4124.cmp_p2l_decode32.target_mwr
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (0.934ns logic, 3.716ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_GN4124_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_GN4124_cmp_clk_in_rx_pllout_x1"
        TS_cmp_GN4124_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y42.CLKA
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_GN4124.cmp_clk_in.bufg_135/I0
  Logical resource: cmp_GN4124.cmp_clk_in.bufg_135/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cmp_GN4124.cmp_clk_in.rx_pllout_x1
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.p_rd_d_rdy_t(0)/SR
  Logical resource: cmp_GN4124.p_rd_d_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y31.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.p_rd_d_rdy_t(1)/SR
  Logical resource: cmp_GN4124.p_rd_d_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y37.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.l2p_rdy_t/SR
  Logical resource: cmp_GN4124.l2p_rdy_t/SR
  Location pin: ILOGIC_X27Y33.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.l_wr_rdy_t(0)/SR
  Logical resource: cmp_GN4124.l_wr_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y49.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_GN4124.l_wr_rdy_t(1)/SR
  Logical resource: cmp_GN4124.l_wr_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y46.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.p_rd_d_rdy_t(0)/CLK0
  Logical resource: cmp_GN4124.p_rd_d_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y31.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.p_rd_d_rdy_t(1)/CLK0
  Logical resource: cmp_GN4124.p_rd_d_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y37.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.l2p_rdy_t/CLK0
  Logical resource: cmp_GN4124.l2p_rdy_t/CLK0
  Location pin: ILOGIC_X27Y33.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.l_wr_rdy_t(0)/CLK0
  Logical resource: cmp_GN4124.l_wr_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y49.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_GN4124.l_wr_rdy_t(1)/CLK0
  Logical resource: cmp_GN4124.l_wr_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y46.CLK0
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[7]/CK
  Location pin: SLICE_X50Y37.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[7]/SR
  Location pin: SLICE_X50Y37.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[8]/CK
  Location pin: SLICE_X50Y37.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[8]/SR
  Location pin: SLICE_X50Y37.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[9]/CK
  Location pin: SLICE_X50Y37.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[9]/SR
  Location pin: SLICE_X50Y37.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[10]/CK
  Location pin: SLICE_X50Y37.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[10]/SR
  Location pin: SLICE_X50Y37.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[11]/CK
  Location pin: SLICE_X50Y38.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[11]/SR
  Location pin: SLICE_X50Y38.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[12]/CK
  Location pin: SLICE_X50Y38.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[12]/SR
  Location pin: SLICE_X50Y38.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[13]/CK
  Location pin: SLICE_X50Y38.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[13]/SR
  Location pin: SLICE_X50Y38.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[14]/CK
  Location pin: SLICE_X50Y38.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[14]/SR
  Location pin: SLICE_X50Y38.SR
  Clock network: cmp_GN4124.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l(18)/CLK
  Logical resource: cmp_GN4124.cmp_l2p_dma_master.l2p_address_l[15]/CK
  Location pin: SLICE_X50Y39.CLK
  Clock network: cmp_GN4124.sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "clk_125m" 

 438 paths analyzed, 436 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.942ns.
--------------------------------------------------------------------------------
Offset:                 5.942ns (data path - clock path + uncertainty)
  Source:               p2l_clk_n_i (PAD)
  Destination:          cmp_carrier_info.rddata_reg[1] (FF)
  Destination Clock:    clk_125m rising at 0.000ns
  Data Path Delay:      8.812ns (Levels of Logic = 9)
  Clock Path Delay:     2.895ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p2l_clk_n_i to cmp_carrier_info.rddata_reg[1]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X54Y44.A4        net (fanout=1)        1.841   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X54Y44.AMUX      Tilo                  0.251   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X24Y61.C1        net (fanout=6)        2.927   gn4124_status(0)
    SLICE_X24Y61.CLK       Tas                   0.412   cnx_master_in_1.dat(1)
                                                         cmp_carrier_info.rddata_reg_RNO_1[1]
                                                         cmp_carrier_info.rddata_reg_RNO[1]
                                                         cmp_carrier_info.rddata_reg[1]
    ---------------------------------------------------  ---------------------------
    Total                                        8.812ns (0.676ns logic, 8.136ns route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_carrier_info.rddata_reg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp886.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X24Y61.CLK     net (fanout=1111)     1.216   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (1.017ns logic, 1.878ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Offset:                 5.941ns (data path - clock path + uncertainty)
  Source:               p2l_clk_p_i (PAD)
  Destination:          cmp_carrier_info.rddata_reg[1] (FF)
  Destination Clock:    clk_125m rising at 0.000ns
  Data Path Delay:      8.811ns (Levels of Logic = 8)
  Clock Path Delay:     2.895ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p2l_clk_p_i to cmp_carrier_info.rddata_reg[1]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.950   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X54Y44.A4        net (fanout=1)        1.841   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X54Y44.AMUX      Tilo                  0.251   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X24Y61.C1        net (fanout=6)        2.927   gn4124_status(0)
    SLICE_X24Y61.CLK       Tas                   0.412   cnx_master_in_1.dat(1)
                                                         cmp_carrier_info.rddata_reg_RNO_1[1]
                                                         cmp_carrier_info.rddata_reg_RNO[1]
                                                         cmp_carrier_info.rddata_reg[1]
    ---------------------------------------------------  ---------------------------
    Total                                        8.811ns (0.676ns logic, 8.135ns route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_carrier_info.rddata_reg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp886.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X24Y61.CLK     net (fanout=1111)     1.216   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (1.017ns logic, 1.878ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Offset:                 5.678ns (data path - clock path + uncertainty)
  Source:               pcb_ver_i(3) (PAD)
  Destination:          cmp_carrier_info.rddata_reg[3] (FF)
  Destination Clock:    clk_125m rising at 0.000ns
  Data Path Delay:      8.537ns (Levels of Logic = 2)
  Clock Path Delay:     2.884ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcb_ver_i(3) to cmp_carrier_info.rddata_reg[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA1.I                Tiopi                 0.950   pcb_ver_i(3)
                                                       pcb_ver_i(3)
                                                       pcb_ver_i_ibuf[3]
                                                       ProtoComp4.IMUX.21
    SLICE_X26Y71.A1      net (fanout=1)        7.298   pcb_ver_i_c(3)
    SLICE_X26Y71.CLK     Tas                   0.289   cnx_master_in_1.dat(6)
                                                       cmp_carrier_info.rddata_reg_17_3[3]
                                                       cmp_carrier_info.rddata_reg[3]
    -------------------------------------------------  ---------------------------
    Total                                      8.537ns (1.239ns logic, 7.298ns route)
                                                       (14.5% logic, 85.5% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_carrier_info.rddata_reg[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp886.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X26Y71.CLK     net (fanout=1111)     1.205   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (1.017ns logic, 1.867ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock "clk_125m" 

 8792 paths analyzed, 47 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  20.498ns.
--------------------------------------------------------------------------------
Offset:                 20.498ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(18) (PAD)
  Source Clock:         clk_125m rising at 0.000ns
  Data Path Delay:      17.378ns (Levels of Logic = 7)
  Clock Path Delay:     3.095ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_n_i to cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.PADOUT           Tiopp                 0.000   tdc_clk_n_i
                                                       tdc_clk_n_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.DIFFI_IN         net (fanout=1)        0.001   cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.I                Tiodi                 0.950   tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp886.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X35Y27.CLK     net (fanout=1111)     1.224   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (1.159ns logic, 1.936ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y27.BMUX    Tshcko                0.461   cmp_tdc_mezz.cmp_tdc_core.acam_data_block.acam_data_st(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6]
    SLICE_X29Y28.D4      net (fanout=12)       1.113   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st(6)
    SLICE_X29Y28.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_3393
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st_RNIA94L1_o6[2]
    SLICE_X26Y37.C5      net (fanout=10)       0.861   cmp_tdc_mezz.cmp_tdc_core.N_3393
    SLICE_X26Y37.C       Tilo                  0.204   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_1
    SLICE_X29Y29.D1      net (fanout=6)        1.502   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26_1
    SLICE_X29Y29.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_0_a2
    SLICE_X29Y53.C2      net (fanout=26)       3.383   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21
    SLICE_X29Y53.C       Tilo                  0.259   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.master_matrixs.0.master_logic.6.dat_matrix_4_3_reto(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2[18]
    SLICE_X29Y53.D4      net (fanout=1)        0.402   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2(18)
    SLICE_X29Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.master_matrixs.0.master_logic.6.dat_matrix_4_3_reto(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1[18]
    SLICE_X28Y41.B3      net (fanout=1)        1.844   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1(18)
    SLICE_X28Y41.B       Tilo                  0.205   cmp_tdc_mezz.cmp_tdc_core.acam_config_0(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv[18]
    AA8.O                net (fanout=1)        4.366   acm_dat_w(18)
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     17.378ns (3.907ns logic, 13.471ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Offset:                 20.430ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(18) (PAD)
  Source Clock:         clk_125m rising at 0.000ns
  Data Path Delay:      17.308ns (Levels of Logic = 7)
  Clock Path Delay:     3.097ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_n_i to cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.PADOUT           Tiopp                 0.000   tdc_clk_n_i
                                                       tdc_clk_n_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.DIFFI_IN         net (fanout=1)        0.001   cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.I                Tiodi                 0.950   tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp886.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X34Y28.CLK     net (fanout=1111)     1.226   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.159ns logic, 1.938ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y28.AMUX    Tshcko                0.488   cmp_tdc_mezz.cmp_tdc_core.N_3306
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[5]
    SLICE_X29Y28.D3      net (fanout=8)        1.016   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st(5)
    SLICE_X29Y28.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_3393
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st_RNIA94L1_o6[2]
    SLICE_X26Y37.C5      net (fanout=10)       0.861   cmp_tdc_mezz.cmp_tdc_core.N_3393
    SLICE_X26Y37.C       Tilo                  0.204   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_1
    SLICE_X29Y29.D1      net (fanout=6)        1.502   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26_1
    SLICE_X29Y29.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_0_a2
    SLICE_X29Y53.C2      net (fanout=26)       3.383   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21
    SLICE_X29Y53.C       Tilo                  0.259   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.master_matrixs.0.master_logic.6.dat_matrix_4_3_reto(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2[18]
    SLICE_X29Y53.D4      net (fanout=1)        0.402   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2(18)
    SLICE_X29Y53.D       Tilo                  0.259   cmp_tdc_mezz.cmp_sdb_crossbar.crossbar.master_matrixs.0.master_logic.6.dat_matrix_4_3_reto(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1[18]
    SLICE_X28Y41.B3      net (fanout=1)        1.844   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1(18)
    SLICE_X28Y41.B       Tilo                  0.205   cmp_tdc_mezz.cmp_tdc_core.acam_config_0(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv[18]
    AA8.O                net (fanout=1)        4.366   acm_dat_w(18)
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     17.308ns (3.934ns logic, 13.374ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Offset:                 20.134ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(19) (PAD)
  Source Clock:         clk_125m rising at 0.000ns
  Data Path Delay:      17.014ns (Levels of Logic = 7)
  Clock Path Delay:     3.095ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_n_i to cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.PADOUT           Tiopp                 0.000   tdc_clk_n_i
                                                       tdc_clk_n_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.DIFFI_IN         net (fanout=1)        0.001   cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.I                Tiodi                 0.950   tdc_clk_p_i
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp886.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   cmp_tdc_clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
                                                       cmp_tdc_clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X35Y27.CLK     net (fanout=1111)     1.224   clk_125m
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (1.159ns logic, 1.936ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6] to data_bus_io(19)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y27.BMUX    Tshcko                0.461   cmp_tdc_mezz.cmp_tdc_core.acam_data_block.acam_data_st(4)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st[6]
    SLICE_X29Y28.D4      net (fanout=12)       1.113   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st(6)
    SLICE_X29Y28.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.N_3393
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.engine_st_RNIA94L1_o6[2]
    SLICE_X26Y37.C5      net (fanout=10)       0.861   cmp_tdc_mezz.cmp_tdc_core.N_3393
    SLICE_X26Y37.C       Tilo                  0.204   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_1
    SLICE_X29Y29.D1      net (fanout=6)        1.502   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o26_1
    SLICE_X29Y29.D       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21_0_a2
    SLICE_X29Y52.A2      net (fanout=26)       3.893   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.data_config_decoder.acam_dat_o21
    SLICE_X29Y52.A       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_6(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2[19]
    SLICE_X29Y52.B6      net (fanout=1)        0.118   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_2(19)
    SLICE_X29Y52.B       Tilo                  0.259   cmp_tdc_mezz.cmp_tdc_core.acam_config_6(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1[19]
    SLICE_X28Y41.A6      net (fanout=1)        1.671   cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv_1_1(19)
    SLICE_X28Y41.A       Tilo                  0.205   cmp_tdc_mezz.cmp_tdc_core.acam_config_0(19)
                                                       cmp_tdc_mezz.cmp_tdc_core.data_engine_block.acam_dat_o_0_iv[19]
    AB8.O                net (fanout=1)        3.949   acm_dat_w(19)
    AB8.PAD              Tioop                 2.001   data_bus_io(19)
                                                       data_bus_io_iobuf[19]/OBUFT
                                                       data_bus_io(19)
    -------------------------------------------------  ---------------------------
    Total                                     17.014ns (3.907ns logic, 13.107ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"cmp_GN4124.sys_clk" 

 49 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.425ns.
--------------------------------------------------------------------------------
Offset:                 4.425ns (data path - clock path + uncertainty)
  Source:               p2l_clk_n_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[10] (FF)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      7.744ns (Levels of Logic = 8)
  Clock Path Delay:     2.373ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_clk_in.counter[10]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X54Y44.A4        net (fanout=1)        1.841   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X54Y44.AMUX      Tilo                  0.251   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y70.SR        net (fanout=6)        2.043   gn4124_status(0)
    SLICE_X52Y70.CLK       Trck                  0.228   cmp_GN4124.cmp_clk_in.counter(10)
                                                         cmp_GN4124.cmp_clk_in.counter[10]
    ---------------------------------------------------  ---------------------------
    Total                                        7.744ns (0.492ns logic, 7.252ns route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_clk_in.counter[10]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X52Y70.CLK       net (fanout=464)      1.183   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.373ns (-0.481ns logic, 2.854ns route)

--------------------------------------------------------------------------------
Offset:                 4.424ns (data path - clock path + uncertainty)
  Source:               p2l_clk_p_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[10] (FF)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      7.743ns (Levels of Logic = 7)
  Clock Path Delay:     2.373ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_clk_in.counter[10]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.950   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X54Y44.A4        net (fanout=1)        1.841   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X54Y44.AMUX      Tilo                  0.251   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y70.SR        net (fanout=6)        2.043   gn4124_status(0)
    SLICE_X52Y70.CLK       Trck                  0.228   cmp_GN4124.cmp_clk_in.counter(10)
                                                         cmp_GN4124.cmp_clk_in.counter[10]
    ---------------------------------------------------  ---------------------------
    Total                                        7.743ns (0.492ns logic, 7.251ns route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_clk_in.counter[10]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X52Y70.CLK       net (fanout=464)      1.183   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.373ns (-0.481ns logic, 2.854ns route)

--------------------------------------------------------------------------------
Offset:                 4.408ns (data path - clock path + uncertainty)
  Source:               p2l_clk_n_i (PAD)
  Destination:          cmp_GN4124.cmp_clk_in.counter[9] (FF)
  Destination Clock:    cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      7.727ns (Levels of Logic = 8)
  Clock Path Delay:     2.373ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_clk_in.counter[9]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    SLICE_X54Y44.A4        net (fanout=1)        1.841   cmp_GN4124.cmp_clk_in.rx_bufplllckd
    SLICE_X54Y44.AMUX      Tilo                  0.251   cmp_GN4124.rst_reg
                                                         cmp_GN4124.rst_reg_e_lut6_2_o5
    SLICE_X52Y70.SR        net (fanout=6)        2.043   gn4124_status(0)
    SLICE_X52Y70.CLK       Trck                  0.211   cmp_GN4124.cmp_clk_in.counter(10)
                                                         cmp_GN4124.cmp_clk_in.counter[9]
    ---------------------------------------------------  ---------------------------
    Total                                        7.727ns (0.475ns logic, 7.252ns route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_clk_in.counter[9]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X52Y70.CLK       net (fanout=464)      1.183   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.373ns (-0.481ns logic, 2.854ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"cmp_GN4124.sys_clk" 

 4 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  13.476ns.
--------------------------------------------------------------------------------
Offset:                 13.476ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p2l_rdy_o (PAD)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      9.134ns (Levels of Logic = 2)
  Clock Path Delay:     2.788ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X46Y29.CLK       net (fanout=464)      1.225   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.788ns (-0.381ns logic, 3.169ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p2l_rdy_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y29.DQ      Tcko                  0.408   cmp_GN4124.cmp_p2l_dma_master.to_wb_fifo_full
                                                       cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y95.D3      net (fanout=2)        4.299   cmp_GN4124.cmp_p2l_dma_master.to_wb_fifo_full
    SLICE_X49Y95.D       Tilo                  0.259   p2l_rdy_o_c
                                                       cmp_GN4124.p2l_rdy_o
    J16.O                net (fanout=1)        2.547   p2l_rdy_o_c
    J16.PAD              Tioop                 1.621   p2l_rdy_o
                                                       p2l_rdy_o_obuf
                                                       p2l_rdy_o
    -------------------------------------------------  ---------------------------
    Total                                      9.134ns (2.288ns logic, 6.846ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Offset:                 9.781ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p2l_rdy_o (PAD)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      5.440ns (Levels of Logic = 2)
  Clock Path Delay:     2.787ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X49Y94.CLK       net (fanout=464)      1.224   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.787ns (-0.381ns logic, 3.168ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p2l_rdy_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y94.BQ      Tcko                  0.391   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X49Y95.D5      net (fanout=3)        0.622   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X49Y95.D       Tilo                  0.259   p2l_rdy_o_c
                                                       cmp_GN4124.p2l_rdy_o
    J16.O                net (fanout=1)        2.547   p2l_rdy_o_c
    J16.PAD              Tioop                 1.621   p2l_rdy_o
                                                       p2l_rdy_o_obuf
                                                       p2l_rdy_o
    -------------------------------------------------  ---------------------------
    Total                                      5.440ns (2.271ns logic, 3.169ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Offset:                 9.697ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p_wr_rdy_o(1) (PAD)
  Source Clock:         cmp_GN4124.sys_clk rising at 1.250ns
  Data Path Delay:      5.356ns (Levels of Logic = 2)
  Clock Path Delay:     2.787ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   cmp_GN4124.cmp_clk_in.bufg_135
                                                         cmp_GN4124.cmp_clk_in.bufg_135
    SLICE_X49Y94.CLK       net (fanout=464)      1.224   cmp_GN4124.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.787ns (-0.381ns logic, 3.168ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p_wr_rdy_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y94.BQ      Tcko                  0.391   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y96.D3      net (fanout=3)        1.034   cmp_GN4124.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X55Y96.D       Tilo                  0.259   p_wr_rdy_o_c(0)
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512_RNI0U0D
    K16.O                net (fanout=2)        2.051   p_wr_rdy_o_c(0)
    K16.PAD              Tioop                 1.621   p_wr_rdy_o(1)
                                                       p_wr_rdy_o_obuf[1]
                                                       p_wr_rdy_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (2.271ns logic, 3.085ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"clk_20m_vcxo_buf" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.328ns.
--------------------------------------------------------------------------------
Offset:                 0.328ns (data path - clock path + uncertainty)
  Source:               pll_status_i (PAD)
  Destination:          cmp_tdc_clks_rsts_mgment.pll_status_synch[0] (FF)
  Destination Clock:    clk_20m_vcxo_buf rising at 0.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll_status_i to cmp_tdc_clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y18.I                Tiopi                 0.790   pll_status_i
                                                       pll_status_i
                                                       pll_status_i_ibuf
                                                       ProtoComp4.IMUX.31
    IODELAY_X24Y0.IDATAINnet (fanout=1)        0.153   pll_status_i_c
    IODELAY_X24Y0.DATAOUTTioddo_IDATAIN        2.187   cmp_tdc_clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2
                                                       cmp_tdc_clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2
    ILOGIC_X24Y0.DDLY    net (fanout=1)        0.007   cmp_tdc_clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2_SIG_ML
    ILOGIC_X24Y0.CLK0    Tidockd               0.302   cmp_tdc_clks_rsts_mgment.pll_status_synch(0)
                                                       ProtoComp12.D2OFFBYP_SRC.3
                                                       cmp_tdc_clks_rsts_mgment.pll_status_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: spec_clk_i to cmp_tdc_clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.684   spec_clk_i
                                                       spec_clk_i
                                                       svec_clk_ibuf
                                                       ProtoComp4.IMUX.26
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.637   clk_20m_vcxo_buf_c
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   svec_clk_ibuf_cb
                                                       svec_clk_ibuf_cb
    ILOGIC_X24Y0.CLK0    net (fanout=36)       1.618   clk_20m_vcxo_buf
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.881ns logic, 2.255ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"clk_20m_vcxo_buf" 

 39 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  10.293ns.
--------------------------------------------------------------------------------
Offset:                 10.293ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Data Path Delay:      7.340ns (Levels of Logic = 3)
  Clock Path Delay:     2.928ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       svec_clk_ibuf
                                                       ProtoComp4.IMUX.26
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clk_20m_vcxo_buf_c
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   svec_clk_ibuf_cb
                                                       svec_clk_ibuf_cb
    SLICE_X42Y16.CLK     net (fanout=36)       1.226   clk_20m_vcxo_buf
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.999ns logic, 1.929ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y16.CQ      Tcko                  0.408   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(16)
                                                       cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17]
    SLICE_X40Y15.A1      net (fanout=1)        0.981   cmp_tdc_clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(17)
    SLICE_X40Y15.BMUX    Topab                 0.376   N_3124
                                                       pll_sdi_o_obuf_RNO_8
                                                       pll_sdi_o_obuf_RNO_4
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X38Y14.B1      net (fanout=1)        0.703   N_3124
    SLICE_X38Y14.B       Tilo                  0.203   pll_sdi_o_c
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.668   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.340ns (2.988ns logic, 4.352ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Offset:                 10.285ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Data Path Delay:      7.302ns (Levels of Logic = 3)
  Clock Path Delay:     2.958ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       svec_clk_ibuf
                                                       ProtoComp4.IMUX.26
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clk_20m_vcxo_buf_c
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   svec_clk_ibuf_cb
                                                       svec_clk_ibuf_cb
    SLICE_X38Y15.CLK     net (fanout=36)       1.256   clk_20m_vcxo_buf
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (0.999ns logic, 1.959ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y15.AMUX    Tshcko                0.488   cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(3)
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret
    SLICE_X40Y15.C3      net (fanout=5)        0.868   cmp_tdc_clks_rsts_mgment.config_st_reto(3)
    SLICE_X40Y15.BMUX    Topcb                 0.371   N_3124
                                                       pll_sdi_o_obuf_RNO_6
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X38Y14.B1      net (fanout=1)        0.703   N_3124
    SLICE_X38Y14.B       Tilo                  0.203   pll_sdi_o_c
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.668   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.302ns (3.063ns logic, 4.239ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Offset:                 10.242ns (clock path + data path + uncertainty)
  Source:               cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         clk_20m_vcxo_buf rising at 0.000ns
  Data Path Delay:      7.259ns (Levels of Logic = 3)
  Clock Path Delay:     2.958ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       svec_clk_ibuf
                                                       ProtoComp4.IMUX.26
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clk_20m_vcxo_buf_c
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   svec_clk_ibuf_cb
                                                       svec_clk_ibuf_cb
    SLICE_X38Y15.CLK     net (fanout=36)       1.256   clk_20m_vcxo_buf
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (0.999ns logic, 1.959ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y15.AMUX    Tshcko                0.488   cmp_tdc_clks_rsts_mgment.pll_bit_index_reto(3)
                                                       cmp_tdc_clks_rsts_mgment.pll_sdi_o_ret
    SLICE_X40Y15.D1      net (fanout=5)        0.830   cmp_tdc_clks_rsts_mgment.config_st_reto(3)
    SLICE_X40Y15.BMUX    Topdb                 0.366   N_3124
                                                       pll_sdi_o_obuf_RNO_5
                                                       pll_sdi_o_obuf_RNO_3
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X38Y14.B1      net (fanout=1)        0.703   N_3124
    SLICE_X38Y14.B       Tilo                  0.203   pll_sdi_o_c
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        2.668   pll_sdi_o_c
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.259ns (3.058ns logic, 4.201ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"cmp_GN4124.io_clk" 

 22 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.195ns.
--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(10) (PAD)
  Destination:          cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m (FF)
  Destination Clock:    cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(10) to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J19.I                Tiopi                 0.467   p2l_data_i(10)
                                                       p2l_data_i(10)
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.iob_clk_in
                                                       ProtoComp4.IMUX.12
    ILOGIC_X27Y77.D      net (fanout=1)        0.128   cmp_GN4124.cmp_p2l_des.cmp_data_in.rx_data_in(10)
    ILOGIC_X27Y77.CLK0   Tisdck_D              0.130   cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y77.CLK0     net (fanout=41)       0.586   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(6) (PAD)
  Destination:          cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m (FF)
  Destination Clock:    cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(6) to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.I                Tiopi                 0.467   p2l_data_i(6)
                                                       p2l_data_i(6)
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.iob_clk_in
                                                       ProtoComp4.IMUX.8
    ILOGIC_X27Y73.D      net (fanout=1)        0.128   cmp_GN4124.cmp_p2l_des.cmp_data_in.rx_data_in(6)
    ILOGIC_X27Y73.CLK0   Tisdck_D              0.130   cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y73.CLK0     net (fanout=41)       0.586   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(12) (PAD)
  Destination:          cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m (FF)
  Destination Clock:    cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(12) to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E20.I                Tiopi                 0.467   p2l_data_i(12)
                                                       p2l_data_i(12)
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.iob_clk_in
                                                       ProtoComp4.IMUX.14
    ILOGIC_X27Y79.D      net (fanout=1)        0.128   cmp_GN4124.cmp_p2l_des.cmp_data_in.rx_data_in(12)
    ILOGIC_X27Y79.CLK0   Tisdck_D              0.130   cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
                                                       cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to cmp_GN4124.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y79.CLK0     net (fanout=41)       0.586   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"cmp_GN4124.io_clk" 

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.684ns.
--------------------------------------------------------------------------------
Offset:                 7.684ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N (FF)
  Destination:          l2p_clk_n_o (PAD)
  Source Clock:         cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y60.CLK0     net (fanout=41)       1.523   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N to l2p_clk_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y60.OQ     Toscko_OQ             0.938   cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
                                                       cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.O                net (fanout=1)        0.233   cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.PAD              Tioop                 1.671   l2p_clk_n_o
                                                       cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out/N
                                                       l2p_clk_n_o
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (2.609ns logic, 0.233ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------
Offset:                 7.644ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m (FF)
  Destination:          l2p_clk_p_o (PAD)
  Source Clock:         cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      2.802ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y61.CLK0     net (fanout=41)       1.523   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m to l2p_clk_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y61.OQ     Toscko_OQ             0.898   cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
                                                       cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    K21.O                net (fanout=1)        0.233   cmp_GN4124.cmp_l2p_ser.cmp_clk_out.tx_data_out(0)
    K21.PAD              Tioop                 1.671   l2p_clk_p_o
                                                       cmp_GN4124.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out
                                                       l2p_clk_p_o
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (2.569ns logic, 0.233ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------
Offset:                 7.578ns (clock path + data path + uncertainty)
  Source:               cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m (FF)
  Destination:          l2p_data_o(12) (PAD)
  Source Clock:         cmp_GN4124.io_clk rising at 0.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Clock Path Delay:     4.530ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   cmp_GN4124.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         cmp_GN4124.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp886.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   cmp_GN4124.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   cmp_GN4124.cmp_clk_in.iodelay_s
                                                         cmp_GN4124.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   cmp_GN4124.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   cmp_GN4124.cmp_clk_in.iserdes_s
                                                         cmp_GN4124.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   cmp_GN4124.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
                                                         cmp_GN4124.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   cmp_GN4124.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
                                                         cmp_GN4124.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   cmp_GN4124.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   cmp_GN4124.cmp_clk_in.rx_bufpll_inst
                                                         cmp_GN4124.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y42.CLK0     net (fanout=41)       1.507   cmp_GN4124.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.530ns (-0.345ns logic, 4.875ns route)

  Maximum Data Path at Slow Process Corner: cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m to l2p_data_o(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y42.OQ     Toscko_OQ             0.898   cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m
                                                       cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m
    V22.O                net (fanout=1)        0.233   cmp_GN4124.cmp_l2p_ser.cmp_data_out.tx_data_out(12)
    V22.PAD              Tioop                 1.621   l2p_data_o(12)
                                                       cmp_GN4124.cmp_l2p_ser.cmp_data_out.loop0.12.io_clk_out
                                                       l2p_data_o(12)
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (2.519ns logic, 0.233ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 10440 paths analyzed, 5558 endpoints analyzed, 45 failing endpoints
 45 timing errors detected. (0 setup errors, 45 hold errors)
 Minimum period is   9.067ns.
--------------------------------------------------------------------------------
Delay:                  9.067ns (data path - clock path skew + uncertainty)
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg (FF)
  Data Path Delay:      8.820ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (2.846 - 2.785)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.AQ      Tcko                  0.408   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X55Y37.B6      net (fanout=2)        0.715   cmp_GN4124.rst_reg
    SLICE_X55Y37.B       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X37Y100.SR     net (fanout=519)      7.136   cmp_GN4124.rst_reg_i
    SLICE_X37Y100.CLK    Trck                  0.302   cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       cmp_GN4124.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      8.820ns (0.969ns logic, 7.851ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Delay:                  8.360ns (data path - clock path skew + uncertainty)
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.from_wb_fifo_din_ret_131 (FF)
  Data Path Delay:      8.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (2.858 - 2.785)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.from_wb_fifo_din_ret_131
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.AQ      Tcko                  0.408   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X55Y37.B6      net (fanout=2)        0.715   cmp_GN4124.rst_reg
    SLICE_X55Y37.B       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X25Y88.SR      net (fanout=519)      6.510   cmp_GN4124.rst_reg_i
    SLICE_X25Y88.CLK     Trck                  0.233   N_2612_i
                                                       cmp_GN4124.cmp_wbmaster32.from_wb_fifo_din_ret_131
    -------------------------------------------------  ---------------------------
    Total                                      8.125ns (0.900ns logic, 7.225ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay:                  8.245ns (data path - clock path skew + uncertainty)
  Source:               cmp_GN4124.rst_reg (FF)
  Destination:          cmp_GN4124.cmp_wbmaster32.from_wb_fifo_din_ret_159 (FF)
  Data Path Delay:      8.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (2.869 - 2.785)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: cmp_GN4124.rst_reg to cmp_GN4124.cmp_wbmaster32.from_wb_fifo_din_ret_159
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.AQ      Tcko                  0.408   cmp_GN4124.rst_reg
                                                       cmp_GN4124.rst_reg
    SLICE_X55Y37.B6      net (fanout=2)        0.715   cmp_GN4124.rst_reg
    SLICE_X55Y37.B       Tilo                  0.259   cmp_GN4124.rst_reg_i
                                                       cmp_GN4124.rst_reg_RNILOP5
    SLICE_X25Y83.SR      net (fanout=519)      6.406   cmp_GN4124.rst_reg_i
    SLICE_X25Y83.CLK     Trck                  0.233   N_2579_i
                                                       cmp_GN4124.cmp_wbmaster32.from_wb_fifo_din_ret_159
    -------------------------------------------------  ---------------------------
    Total                                      8.021ns (0.900ns logic, 7.121ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Hold Paths: Unconstrained path analysis 
--------------------------------------------------------------------------------
Slack (hold path):      -1.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.311ns (1.528 - 0.217)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7 to cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y21.DQ      Tcko                  0.198   cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>
                                                       cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7
    SLICE_X43Y20.DX      net (fanout=1)        0.190   cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>
    SLICE_X43Y20.CLK     Tckdi       (-Th)    -0.059   cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>
                                                       cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.311ns (1.528 - 0.217)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4 to cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y21.CMUX    Tshcko                0.244   cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>
                                                       cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4
    SLICE_X43Y20.AX      net (fanout=1)        0.184   cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>
    SLICE_X43Y20.CLK     Tckdi       (-Th)    -0.059   cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>
                                                       cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.303ns logic, 0.184ns route)
                                                       (62.2% logic, 37.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.313ns (1.530 - 0.217)
  Source Clock:         cmp_GN4124.sys_clk rising
  Destination Clock:    clk_125m rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1 to cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y21.AQ      Tcko                  0.198   cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>
                                                       cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1
    SLICE_X43Y19.BX      net (fanout=1)        0.286   cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>
    SLICE_X43Y19.CLK     Tckdi       (-Th)    -0.059   cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       cmp_GN4124.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.257ns logic, 0.286ns route)
                                                       (47.3% logic, 52.7% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_cmp_GN4124_cmp_clk_in_buf_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cmp_GN4124_cmp_clk_in_buf_P_|      5.000ns|      2.800ns|      4.879ns|            0|            0|            0|        20257|
|clk                            |             |             |             |             |             |             |             |
| TS_cmp_GN4124_cmp_clk_in_rx_pl|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| lout_xs                       |             |             |             |             |             |             |             |
| TS_cmp_GN4124_cmp_clk_in_rx_pl|      5.000ns|      4.879ns|          N/A|            0|            0|        20257|            0|
| lout_x1                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p2l_clk_n_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
l2p_rdy_i      |    0.021(R)|      FAST  |    2.848(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    2.870(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    2.938(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.736(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.019(R)|      FAST  |    2.850(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    2.845(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
rst_n_a_i      |   11.263(R)|      SLOW  |    0.265(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock p2l_clk_p_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
l2p_rdy_i      |    0.021(R)|      FAST  |    2.847(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    2.869(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    2.937(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.735(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |cmp_GN4124.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.019(R)|      FAST  |    2.849(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    2.844(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
rst_n_a_i      |   11.264(R)|      SLOW  |    0.264(R)|      SLOW  |cmp_GN4124.sys_clk|   1.250|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock spec_clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pll_status_i|    0.328(R)|      SLOW  |    0.875(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
rst_n_a_i   |    3.840(R)|      SLOW  |   -2.658(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_n_i
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_n_i   |    0.285(R)|      SLOW  |    0.976(R)|      FAST  |clk_125m          |   0.000|
acam_refclk_p_i   |    0.284(R)|      SLOW  |    0.976(R)|      FAST  |clk_125m          |   0.000|
carrier_one_wire_b|    0.102(R)|      SLOW  |    1.134(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(0)    |    3.691(R)|      SLOW  |    1.794(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(1)    |    3.712(R)|      SLOW  |    1.839(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(2)    |    3.978(R)|      SLOW  |    1.794(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(3)    |    3.562(R)|      SLOW  |    1.839(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(4)    |    3.647(R)|      SLOW  |    1.733(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(5)    |    2.918(R)|      SLOW  |    1.735(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(6)    |    3.735(R)|      SLOW  |    1.778(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(7)    |    3.321(R)|      SLOW  |    1.780(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(8)    |    2.687(R)|      SLOW  |    1.735(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(9)    |    3.077(R)|      SLOW  |    1.780(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(10)   |    3.160(R)|      SLOW  |    1.734(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(11)   |    2.412(R)|      SLOW  |    1.779(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(12)   |    2.930(R)|      SLOW  |    1.734(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(13)   |    2.719(R)|      SLOW  |    1.779(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(14)   |    2.654(R)|      SLOW  |    1.794(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(15)   |    3.721(R)|      SLOW  |    1.839(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(16)   |    3.340(R)|      SLOW  |    1.734(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(17)   |    3.858(R)|      SLOW  |    1.779(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(18)   |    3.767(R)|      SLOW  |    1.796(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(19)   |    4.064(R)|      SLOW  |    1.841(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(20)   |    2.887(R)|      SLOW  |    1.795(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(21)   |    3.071(R)|      SLOW  |    1.840(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(22)   |    2.705(R)|      SLOW  |    1.735(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(23)   |    3.201(R)|      SLOW  |    1.780(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(24)   |    3.811(R)|      SLOW  |    1.796(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(25)   |    3.773(R)|      SLOW  |    1.841(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(26)   |    3.080(R)|      SLOW  |    1.795(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(27)   |    3.140(R)|      SLOW  |    1.840(R)|      SLOW  |clk_125m          |   0.000|
ef1_i             |   -0.376(R)|      FAST  |    1.736(R)|      SLOW  |clk_125m          |   0.000|
ef2_i             |   -0.407(R)|      FAST  |    1.781(R)|      SLOW  |clk_125m          |   0.000|
err_flag_i        |    0.142(R)|      SLOW  |    1.094(R)|      FAST  |clk_125m          |   0.000|
int_flag_i        |    0.142(R)|      SLOW  |    1.094(R)|      FAST  |clk_125m          |   0.000|
mezz_one_wire_b   |    0.121(R)|      SLOW  |    1.115(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_scl_b    |    2.760(R)|      SLOW  |   -1.681(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_sda_b    |    3.265(R)|      SLOW  |   -2.065(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(0)      |    4.531(R)|      SLOW  |   -2.829(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(1)      |    5.031(R)|      SLOW  |   -3.056(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(2)      |    4.996(R)|      SLOW  |   -3.136(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(3)      |    5.677(R)|      SLOW  |   -3.608(R)|      FAST  |clk_125m          |   0.000|
prsnt_m2c_n_i     |    5.464(R)|      SLOW  |   -3.420(R)|      FAST  |clk_125m          |   0.000|
rst_n_a_i         |   13.059(R)|      SLOW  |   -1.525(R)|      FAST  |clk_125m          |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_p_i
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_n_i   |    0.286(R)|      SLOW  |    0.976(R)|      FAST  |clk_125m          |   0.000|
acam_refclk_p_i   |    0.285(R)|      SLOW  |    0.976(R)|      FAST  |clk_125m          |   0.000|
carrier_one_wire_b|    0.103(R)|      SLOW  |    1.134(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(0)    |    3.692(R)|      SLOW  |    1.793(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(1)    |    3.713(R)|      SLOW  |    1.838(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(2)    |    3.979(R)|      SLOW  |    1.793(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(3)    |    3.563(R)|      SLOW  |    1.838(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(4)    |    3.648(R)|      SLOW  |    1.732(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(5)    |    2.919(R)|      SLOW  |    1.734(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(6)    |    3.736(R)|      SLOW  |    1.777(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(7)    |    3.322(R)|      SLOW  |    1.779(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(8)    |    2.688(R)|      SLOW  |    1.734(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(9)    |    3.078(R)|      SLOW  |    1.779(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(10)   |    3.161(R)|      SLOW  |    1.733(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(11)   |    2.413(R)|      SLOW  |    1.778(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(12)   |    2.931(R)|      SLOW  |    1.733(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(13)   |    2.720(R)|      SLOW  |    1.778(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(14)   |    2.655(R)|      SLOW  |    1.793(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(15)   |    3.722(R)|      SLOW  |    1.838(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(16)   |    3.341(R)|      SLOW  |    1.733(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(17)   |    3.859(R)|      SLOW  |    1.778(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(18)   |    3.768(R)|      SLOW  |    1.795(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(19)   |    4.065(R)|      SLOW  |    1.840(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(20)   |    2.888(R)|      SLOW  |    1.794(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(21)   |    3.072(R)|      SLOW  |    1.839(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(22)   |    2.706(R)|      SLOW  |    1.734(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(23)   |    3.202(R)|      SLOW  |    1.779(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(24)   |    3.812(R)|      SLOW  |    1.795(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(25)   |    3.774(R)|      SLOW  |    1.840(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(26)   |    3.081(R)|      SLOW  |    1.794(R)|      SLOW  |clk_125m          |   0.000|
data_bus_io(27)   |    3.141(R)|      SLOW  |    1.839(R)|      SLOW  |clk_125m          |   0.000|
ef1_i             |   -0.376(R)|      FAST  |    1.735(R)|      SLOW  |clk_125m          |   0.000|
ef2_i             |   -0.407(R)|      FAST  |    1.780(R)|      SLOW  |clk_125m          |   0.000|
err_flag_i        |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk_125m          |   0.000|
int_flag_i        |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk_125m          |   0.000|
mezz_one_wire_b   |    0.122(R)|      SLOW  |    1.115(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_scl_b    |    2.761(R)|      SLOW  |   -1.681(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_sda_b    |    3.266(R)|      SLOW  |   -2.065(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(0)      |    4.532(R)|      SLOW  |   -2.829(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(1)      |    5.032(R)|      SLOW  |   -3.056(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(2)      |    4.997(R)|      SLOW  |   -3.136(R)|      FAST  |clk_125m          |   0.000|
pcb_ver_i(3)      |    5.678(R)|      SLOW  |   -3.608(R)|      FAST  |clk_125m          |   0.000|
prsnt_m2c_n_i     |    5.465(R)|      SLOW  |   -3.420(R)|      FAST  |clk_125m          |   0.000|
rst_n_a_i         |   13.060(R)|      SLOW  |   -1.525(R)|      FAST  |clk_125m          |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock p2l_clk_n_i to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
l2p_clk_n_o   |         7.684(R)|      SLOW  |         2.909(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_clk_p_o   |         7.644(R)|      SLOW  |         2.884(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(0) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(1) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(2) |         7.569(R)|      SLOW  |         2.812(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(3) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(4) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(5) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(6) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(7) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(8) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(9) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(10)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(11)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(12)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(13)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(14)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(15)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_dframe_o  |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_valid_o   |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
p2l_rdy_o     |        13.476(R)|      SLOW  |         4.143(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
p_wr_rdy_o(0) |         9.363(R)|      SLOW  |         3.951(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
p_wr_rdy_o(1) |         9.697(R)|      SLOW  |         4.209(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock p2l_clk_p_i to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
l2p_clk_n_o   |         7.683(R)|      SLOW  |         2.909(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_clk_p_o   |         7.643(R)|      SLOW  |         2.884(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(0) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(1) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(2) |         7.568(R)|      SLOW  |         2.812(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(3) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(4) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(5) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(6) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(7) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(8) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(9) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(10)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(11)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(12)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(13)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(14)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_data_o(15)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_dframe_o  |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
l2p_valid_o   |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |cmp_GN4124.io_clk |   0.000|
p2l_rdy_o     |        13.475(R)|      SLOW  |         4.143(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
p_wr_rdy_o(0) |         9.362(R)|      SLOW  |         3.951(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
p_wr_rdy_o(1) |         9.696(R)|      SLOW  |         4.209(R)|      FAST  |cmp_GN4124.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock spec_clk_i to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
pll_cs_o      |         6.609(R)|      SLOW  |         3.127(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
pll_dac_sync_o|         6.661(R)|      SLOW  |         3.179(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
pll_sclk_o    |         6.661(R)|      SLOW  |         3.179(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
pll_sdi_o     |        10.293(R)|      SLOW  |         4.709(R)|      FAST  |clk_20m_vcxo_buf  |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_n_i to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)      |        10.695(R)|      SLOW  |         5.807(R)|      FAST  |clk_125m          |   0.000|
address_o(1)      |        10.471(R)|      SLOW  |         5.744(R)|      FAST  |clk_125m          |   0.000|
address_o(2)      |        10.221(R)|      SLOW  |         5.106(R)|      FAST  |clk_125m          |   0.000|
address_o(3)      |        10.446(R)|      SLOW  |         5.105(R)|      FAST  |clk_125m          |   0.000|
carrier_one_wire_b|         6.441(R)|      SLOW  |         3.247(R)|      FAST  |clk_125m          |   0.000|
cs_n_o            |         6.778(R)|      SLOW  |         3.298(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(0)    |        19.271(R)|      SLOW  |         6.158(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(1)    |        19.793(R)|      SLOW  |         6.115(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(2)    |        18.669(R)|      SLOW  |         6.222(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(3)    |        19.577(R)|      SLOW  |         5.874(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(4)    |        19.252(R)|      SLOW  |         6.072(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(5)    |        18.220(R)|      SLOW  |         5.092(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(6)    |        18.419(R)|      SLOW  |         6.072(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(7)    |        18.078(R)|      SLOW  |         5.092(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(8)    |        18.208(R)|      SLOW  |         6.158(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(9)    |        18.562(R)|      SLOW  |         6.154(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(10)   |        19.626(R)|      SLOW  |         6.188(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(11)   |        18.112(R)|      SLOW  |         6.028(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(12)   |        19.096(R)|      SLOW  |         5.615(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(13)   |        17.629(R)|      SLOW  |         5.615(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(14)   |        19.103(R)|      SLOW  |         5.704(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(15)   |        20.060(R)|      SLOW  |         5.704(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(16)   |        19.408(R)|      SLOW  |         5.505(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(17)   |        19.559(R)|      SLOW  |         5.505(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(18)   |        20.498(R)|      SLOW  |         5.418(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(19)   |        20.134(R)|      SLOW  |         5.418(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(20)   |        18.824(R)|      SLOW  |         5.290(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(21)   |        17.909(R)|      SLOW  |         5.319(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(22)   |        18.195(R)|      SLOW  |         5.264(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(23)   |        17.653(R)|      SLOW  |         5.264(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(24)   |        19.356(R)|      SLOW  |         5.446(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(25)   |        18.493(R)|      SLOW  |         5.176(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(26)   |        18.026(R)|      SLOW  |         5.916(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(27)   |        19.273(R)|      SLOW  |         6.050(R)|      FAST  |clk_125m          |   0.000|
enable_inputs_o   |         6.814(R)|      SLOW  |         3.334(R)|      FAST  |clk_125m          |   0.000|
irq_p_o           |         6.829(R)|      SLOW  |         3.349(R)|      FAST  |clk_125m          |   0.000|
mezz_one_wire_b   |         6.420(R)|      SLOW  |         3.226(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_scl_b    |         6.390(R)|      SLOW  |         3.196(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_sda_b    |         6.390(R)|      SLOW  |         3.196(R)|      FAST  |clk_125m          |   0.000|
rd_n_o            |         6.830(R)|      SLOW  |         3.350(R)|      FAST  |clk_125m          |   0.000|
start_from_fpga_o |         6.777(R)|      SLOW  |         3.297(R)|      FAST  |clk_125m          |   0.000|
tdc_led_status_o  |         6.805(R)|      SLOW  |         3.375(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig1_o   |         6.804(R)|      SLOW  |         3.374(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig2_o   |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig3_o   |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig4_o   |         6.790(R)|      SLOW  |         3.360(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig5_o   |         6.790(R)|      SLOW  |         3.360(R)|      FAST  |clk_125m          |   0.000|
term_en_1_o       |         6.852(R)|      SLOW  |         3.372(R)|      FAST  |clk_125m          |   0.000|
term_en_2_o       |         6.852(R)|      SLOW  |         3.372(R)|      FAST  |clk_125m          |   0.000|
term_en_3_o       |         6.780(R)|      SLOW  |         3.300(R)|      FAST  |clk_125m          |   0.000|
term_en_4_o       |         6.780(R)|      SLOW  |         3.300(R)|      FAST  |clk_125m          |   0.000|
term_en_5_o       |         6.830(R)|      SLOW  |         3.350(R)|      FAST  |clk_125m          |   0.000|
wr_n_o            |         6.830(R)|      SLOW  |         3.350(R)|      FAST  |clk_125m          |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_p_i to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)      |        10.694(R)|      SLOW  |         5.807(R)|      FAST  |clk_125m          |   0.000|
address_o(1)      |        10.470(R)|      SLOW  |         5.744(R)|      FAST  |clk_125m          |   0.000|
address_o(2)      |        10.220(R)|      SLOW  |         5.106(R)|      FAST  |clk_125m          |   0.000|
address_o(3)      |        10.445(R)|      SLOW  |         5.105(R)|      FAST  |clk_125m          |   0.000|
carrier_one_wire_b|         6.440(R)|      SLOW  |         3.247(R)|      FAST  |clk_125m          |   0.000|
cs_n_o            |         6.777(R)|      SLOW  |         3.298(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(0)    |        19.270(R)|      SLOW  |         6.158(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(1)    |        19.792(R)|      SLOW  |         6.115(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(2)    |        18.668(R)|      SLOW  |         6.222(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(3)    |        19.576(R)|      SLOW  |         5.874(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(4)    |        19.251(R)|      SLOW  |         6.072(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(5)    |        18.219(R)|      SLOW  |         5.092(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(6)    |        18.418(R)|      SLOW  |         6.072(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(7)    |        18.077(R)|      SLOW  |         5.092(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(8)    |        18.207(R)|      SLOW  |         6.158(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(9)    |        18.561(R)|      SLOW  |         6.154(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(10)   |        19.625(R)|      SLOW  |         6.188(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(11)   |        18.111(R)|      SLOW  |         6.028(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(12)   |        19.095(R)|      SLOW  |         5.615(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(13)   |        17.628(R)|      SLOW  |         5.615(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(14)   |        19.102(R)|      SLOW  |         5.704(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(15)   |        20.059(R)|      SLOW  |         5.704(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(16)   |        19.407(R)|      SLOW  |         5.505(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(17)   |        19.558(R)|      SLOW  |         5.505(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(18)   |        20.497(R)|      SLOW  |         5.418(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(19)   |        20.133(R)|      SLOW  |         5.418(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(20)   |        18.823(R)|      SLOW  |         5.290(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(21)   |        17.908(R)|      SLOW  |         5.319(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(22)   |        18.194(R)|      SLOW  |         5.264(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(23)   |        17.652(R)|      SLOW  |         5.264(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(24)   |        19.355(R)|      SLOW  |         5.446(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(25)   |        18.492(R)|      SLOW  |         5.176(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(26)   |        18.025(R)|      SLOW  |         5.916(R)|      FAST  |clk_125m          |   0.000|
data_bus_io(27)   |        19.272(R)|      SLOW  |         6.050(R)|      FAST  |clk_125m          |   0.000|
enable_inputs_o   |         6.813(R)|      SLOW  |         3.334(R)|      FAST  |clk_125m          |   0.000|
irq_p_o           |         6.828(R)|      SLOW  |         3.349(R)|      FAST  |clk_125m          |   0.000|
mezz_one_wire_b   |         6.419(R)|      SLOW  |         3.226(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_scl_b    |         6.389(R)|      SLOW  |         3.196(R)|      FAST  |clk_125m          |   0.000|
mezz_sys_sda_b    |         6.389(R)|      SLOW  |         3.196(R)|      FAST  |clk_125m          |   0.000|
rd_n_o            |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk_125m          |   0.000|
start_from_fpga_o |         6.776(R)|      SLOW  |         3.297(R)|      FAST  |clk_125m          |   0.000|
tdc_led_status_o  |         6.804(R)|      SLOW  |         3.375(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig1_o   |         6.803(R)|      SLOW  |         3.374(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig2_o   |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig3_o   |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig4_o   |         6.789(R)|      SLOW  |         3.360(R)|      FAST  |clk_125m          |   0.000|
tdc_led_trig5_o   |         6.789(R)|      SLOW  |         3.360(R)|      FAST  |clk_125m          |   0.000|
term_en_1_o       |         6.851(R)|      SLOW  |         3.372(R)|      FAST  |clk_125m          |   0.000|
term_en_2_o       |         6.851(R)|      SLOW  |         3.372(R)|      FAST  |clk_125m          |   0.000|
term_en_3_o       |         6.779(R)|      SLOW  |         3.300(R)|      FAST  |clk_125m          |   0.000|
term_en_4_o       |         6.779(R)|      SLOW  |         3.300(R)|      FAST  |clk_125m          |   0.000|
term_en_5_o       |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk_125m          |   0.000|
wr_n_o            |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk_125m          |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.879|    4.424|         |         |
p2l_clk_p_i    |    4.879|    4.423|         |         |
tdc_clk_n_i    |    3.017|         |         |         |
tdc_clk_p_i    |    3.017|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.879|    4.425|         |         |
p2l_clk_p_i    |    4.879|    4.424|         |         |
tdc_clk_n_i    |    3.017|         |         |         |
tdc_clk_p_i    |    3.017|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spec_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |    5.167|         |         |         |
tdc_clk_n_i    |    3.077|         |         |         |
tdc_clk_p_i    |    3.077|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    9.067|    5.941|         |         |
p2l_clk_p_i    |    9.067|    5.940|         |         |
spec_clk_i     |    3.387|         |         |         |
tdc_clk_n_i    |    8.173|         |         |         |
tdc_clk_p_i    |    8.173|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    9.067|    5.942|         |         |
p2l_clk_p_i    |    9.067|    5.941|         |         |
spec_clk_i     |    3.387|         |         |         |
tdc_clk_n_i    |    8.173|         |         |         |
tdc_clk_p_i    |    8.173|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 53  Score: 40900  (Setup/Max: 448, Hold: 40452)

Constraints cover 625093 paths, 0 nets, and 24973 connections

Design statistics:
   Minimum period:   9.067ns{1}   (Maximum frequency: 110.290MHz)
   Minimum input required time before clock:   5.942ns
   Maximum output delay after clock:  20.498ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 23 11:10:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



