simulation.log
naive_cpu.vvp
naive_cpu.vcd
test/*.bin
test/*.elf
test/Makefile
naive/sim/inst_rom.data
inst_rom.data
sum_trace.log
vector_mul_trace.log
tomasulo_cpu.vcd
tomasulo/sim/testbench.vvp
tomasulo/sim/vector_mul_debug_real.log
tomasulo/sim/vector_mul_debug.log
test/vector_add.dump
tomasulo/sim/vector_add_debug.log# Debug logs and artifacts
*.log
debug_logs/
*.dump
instrument_tb.py

# Simulation generated files
*.vcd
*.vvp
