Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov  8 12:05:53 2023
| Host         : gs21-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_source_wrapper_timing_summary_routed.rpt -pb VGA_source_wrapper_timing_summary_routed.pb -rpx VGA_source_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_source_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.868        0.000                      0                 3646        0.060        0.000                      0                 3592        3.000        0.000                       0                  1644  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk                                {0.000 5.000}        10.000          100.000         
  clk_out1_VGA_source_clk_wiz_0_0  {0.000 4.632}        9.263           107.955         
  clk_out2_VGA_source_clk_wiz_0_0  {0.000 19.789}       39.579          25.266          
  clkfbout_VGA_source_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_VGA_source_clk_wiz_0_0        3.868        0.000                      0                  417        0.121        0.000                      0                  417        3.652        0.000                       0                   258  
  clk_out2_VGA_source_clk_wiz_0_0       32.486        0.000                      0                 3175        0.060        0.000                      0                 3175       18.809        0.000                       0                  1382  
  clkfbout_VGA_source_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_VGA_source_clk_wiz_0_0  clk_out1_VGA_source_clk_wiz_0_0       38.107        0.000                      0                   21                                                                        
clk_out1_VGA_source_clk_wiz_0_0  clk_out2_VGA_source_clk_wiz_0_0        7.850        0.000                      0                   33                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_VGA_source_clk_wiz_0_0
  To Clock:  clk_out1_VGA_source_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.574ns (31.867%)  route 3.365ns (68.133%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 7.846 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X95Y0          LUT3 (Prop_lut3_I2_O)        0.124     2.625 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.699     3.324    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X94Y4          LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.680     4.128    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_1
    RAMB18_X4Y0          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.657     7.846    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X4Y0          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.577     8.423    
                         clock uncertainty           -0.067     8.355    
    RAMB18_X4Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.995    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.445ns (34.555%)  route 2.737ns (65.445%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 7.846 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X95Y0          LUT4 (Prop_lut4_I2_O)        0.119     2.620 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.750     3.370    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X4Y0          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.657     7.846    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X4Y0          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.577     8.423    
                         clock uncertainty           -0.067     8.355    
    RAMB18_X4Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651     7.704    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.901ns (39.425%)  route 2.921ns (60.575%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.812 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X95Y0          LUT4 (Prop_lut4_I2_O)        0.119     2.620 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.498     3.118    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X97Y1          LUT6 (Prop_lut6_I3_O)        0.332     3.450 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.436     3.886    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X96Y0          LUT6 (Prop_lut6_I2_O)        0.124     4.010 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     4.010    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X96Y0          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.622     7.812    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X96Y0          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.615     8.427    
                         clock uncertainty           -0.067     8.359    
    SLICE_X96Y0          FDRE (Setup_fdre_C_D)        0.081     8.440    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.901ns (39.516%)  route 2.910ns (60.484%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.812 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X95Y0          LUT4 (Prop_lut4_I2_O)        0.119     2.620 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.498     3.118    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X97Y1          LUT6 (Prop_lut6_I3_O)        0.332     3.450 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.425     3.875    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X96Y0          LUT4 (Prop_lut4_I1_O)        0.124     3.999 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     3.999    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X96Y0          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.622     7.812    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X96Y0          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.615     8.427    
                         clock uncertainty           -0.067     8.359    
    SLICE_X96Y0          FDRE (Setup_fdre_C_D)        0.077     8.436    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.893ns (39.415%)  route 2.910ns (60.585%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.812 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X95Y0          LUT4 (Prop_lut4_I2_O)        0.119     2.620 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.498     3.118    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X97Y1          LUT6 (Prop_lut6_I3_O)        0.332     3.450 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.425     3.875    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X96Y0          LUT5 (Prop_lut5_I1_O)        0.116     3.991 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     3.991    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X96Y0          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.622     7.812    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X96Y0          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.615     8.427    
                         clock uncertainty           -0.067     8.359    
    SLICE_X96Y0          FDRE (Setup_fdre_C_D)        0.118     8.477    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.445ns (34.878%)  route 2.698ns (65.122%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.811 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X95Y0          LUT4 (Prop_lut4_I2_O)        0.119     2.620 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.711     3.331    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X95Y4          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.621     7.811    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X95Y4          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.615     8.426    
                         clock uncertainty           -0.067     8.358    
    SLICE_X95Y4          FDRE (Setup_fdre_C_CE)      -0.413     7.945    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.445ns (34.878%)  route 2.698ns (65.122%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.811 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X95Y0          LUT4 (Prop_lut4_I2_O)        0.119     2.620 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.711     3.331    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X95Y4          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.621     7.811    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X95Y4          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.615     8.426    
                         clock uncertainty           -0.067     8.358    
    SLICE_X95Y4          FDRE (Setup_fdre_C_CE)      -0.413     7.945    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.445ns (34.878%)  route 2.698ns (65.122%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.811 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X95Y0          LUT4 (Prop_lut4_I2_O)        0.119     2.620 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.711     3.331    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X95Y4          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.621     7.811    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X95Y4          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.615     8.426    
                         clock uncertainty           -0.067     8.358    
    SLICE_X95Y4          FDRE (Setup_fdre_C_CE)      -0.413     7.945    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.445ns (35.680%)  route 2.605ns (64.320%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.811 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X95Y0          LUT4 (Prop_lut4_I2_O)        0.119     2.620 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.618     3.238    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X97Y3          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.621     7.811    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X97Y3          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.615     8.426    
                         clock uncertainty           -0.067     8.358    
    SLICE_X97Y3          FDRE (Setup_fdre_C_CE)      -0.413     7.945    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.445ns (35.680%)  route 2.605ns (64.320%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.811 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.800    -0.812    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X94Y2          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           0.667     0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X94Y2          LUT2 (Prop_lut2_I1_O)        0.153     0.527 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.430     0.957    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X96Y2          LUT3 (Prop_lut3_I0_O)        0.324     1.281 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.278     1.559    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X96Y2          LUT2 (Prop_lut2_I0_O)        0.331     1.890 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.501    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X95Y0          LUT4 (Prop_lut4_I2_O)        0.119     2.620 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.618     3.238    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X97Y3          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.621     7.811    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X97Y3          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.615     8.426    
                         clock uncertainty           -0.067     8.358    
    SLICE_X97Y3          FDRE (Setup_fdre_C_CE)      -0.413     7.945    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                  4.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.610    -0.569    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.372    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X91Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.879    -0.806    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X91Y5          FDRE (Hold_fdre_C_D)         0.076    -0.493    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.610    -0.569    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y6          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.372    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X91Y6          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.879    -0.806    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y6          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X91Y6          FDRE (Hold_fdre_C_D)         0.076    -0.493    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.609    -0.570    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y8          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.373    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X91Y8          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.878    -0.807    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y8          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X91Y8          FDRE (Hold_fdre_C_D)         0.076    -0.494    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.611    -0.568    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y1          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.371    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X93Y1          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.881    -0.804    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y1          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X93Y1          FDRE (Hold_fdre_C_D)         0.075    -0.493    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.639    -0.540    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X107Y6         FDRE                                         r  VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.343    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X107Y6         FDRE                                         r  VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.910    -0.775    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X107Y6         FDRE                                         r  VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.540    
    SLICE_X107Y6         FDRE (Hold_fdre_C_D)         0.075    -0.465    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.610    -0.569    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.372    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X91Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.879    -0.806    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X91Y5          FDRE (Hold_fdre_C_D)         0.075    -0.494    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.609    -0.570    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y8          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.373    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X91Y8          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.878    -0.807    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y8          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X91Y8          FDRE (Hold_fdre_C_D)         0.075    -0.495    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.610    -0.569    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y6          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.372    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X91Y6          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.879    -0.806    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y6          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X91Y6          FDRE (Hold_fdre_C_D)         0.075    -0.494    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.609    -0.570    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y7          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.373    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X91Y7          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.878    -0.807    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y7          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X91Y7          FDRE (Hold_fdre_C_D)         0.075    -0.495    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.611    -0.568    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X97Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.371    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X97Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.881    -0.804    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X97Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X97Y5          FDRE (Hold_fdre_C_D)         0.075    -0.493    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_VGA_source_clk_wiz_0_0
Waveform(ns):       { 0.000 4.632 }
Period(ns):         9.263
Sources:            { VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.263       6.687      RAMB18_X4Y0      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.263       6.687      RAMB36_X4Y1      VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.263       7.108      BUFGCTRL_X0Y1    VGA_source_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.263       8.014      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X94Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X94Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X94Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X94Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X95Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X97Y2      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.263       204.097    MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X108Y5     VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X108Y5     VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X98Y2      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X98Y2      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X98Y2      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X98Y2      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[3][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X78Y4      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X78Y4      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X78Y9      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X78Y9      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X108Y5     VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X108Y5     VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X94Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X94Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X94Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X94Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X95Y1      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X97Y2      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X97Y2      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X97Y4      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_VGA_source_clk_wiz_0_0
  To Clock:  clk_out2_VGA_source_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.809ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.486ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 1.151ns (18.128%)  route 5.198ns (81.872%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.196 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.755     1.392    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.516 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.509     3.025    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y8         LUT2 (Prop_lut2_I0_O)        0.149     3.174 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          1.013     4.187    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X109Y11        LUT3 (Prop_lut3_I0_O)        0.360     4.547 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.922     5.469    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X108Y16        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.690    38.196    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y16        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.577    38.772    
                         clock uncertainty           -0.085    38.687    
    SLICE_X108Y16        FDRE (Setup_fdre_C_R)       -0.732    37.955    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 32.486    

Slack (MET) :             32.486ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 1.151ns (18.128%)  route 5.198ns (81.872%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.196 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.755     1.392    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.516 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.509     3.025    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y8         LUT2 (Prop_lut2_I0_O)        0.149     3.174 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          1.013     4.187    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X109Y11        LUT3 (Prop_lut3_I0_O)        0.360     4.547 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.922     5.469    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X108Y16        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.690    38.196    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y16        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.577    38.772    
                         clock uncertainty           -0.085    38.687    
    SLICE_X108Y16        FDRE (Setup_fdre_C_R)       -0.732    37.955    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 32.486    

Slack (MET) :             32.486ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 1.151ns (18.128%)  route 5.198ns (81.872%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.196 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.755     1.392    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.516 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.509     3.025    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y8         LUT2 (Prop_lut2_I0_O)        0.149     3.174 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          1.013     4.187    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X109Y11        LUT3 (Prop_lut3_I0_O)        0.360     4.547 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.922     5.469    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X108Y16        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.690    38.196    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y16        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.577    38.772    
                         clock uncertainty           -0.085    38.687    
    SLICE_X108Y16        FDRE (Setup_fdre_C_R)       -0.732    37.955    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 32.486    

Slack (MET) :             32.486ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 1.151ns (18.128%)  route 5.198ns (81.872%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.196 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.755     1.392    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.516 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.509     3.025    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y8         LUT2 (Prop_lut2_I0_O)        0.149     3.174 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          1.013     4.187    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X109Y11        LUT3 (Prop_lut3_I0_O)        0.360     4.547 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.922     5.469    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X108Y16        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.690    38.196    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y16        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.577    38.772    
                         clock uncertainty           -0.085    38.687    
    SLICE_X108Y16        FDRE (Setup_fdre_C_R)       -0.732    37.955    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 32.486    

Slack (MET) :             32.513ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.671ns (10.725%)  route 5.586ns (89.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.129 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.068     1.706    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/resetn_out
    SLICE_X98Y17         LUT2 (Prop_lut2_I0_O)        0.153     1.859 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1/O
                         net (fo=165, routed)         3.518     5.376    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.623    38.129    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[0]/C
                         clock pessimism              0.577    38.705    
                         clock uncertainty           -0.085    38.620    
    SLICE_X102Y1         FDSE (Setup_fdse_C_S)       -0.731    37.889    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[0]
  -------------------------------------------------------------------
                         required time                         37.889    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 32.513    

Slack (MET) :             32.513ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.671ns (10.725%)  route 5.586ns (89.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.129 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.068     1.706    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/resetn_out
    SLICE_X98Y17         LUT2 (Prop_lut2_I0_O)        0.153     1.859 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1/O
                         net (fo=165, routed)         3.518     5.376    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.623    38.129    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[10]/C
                         clock pessimism              0.577    38.705    
                         clock uncertainty           -0.085    38.620    
    SLICE_X102Y1         FDSE (Setup_fdse_C_S)       -0.731    37.889    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[10]
  -------------------------------------------------------------------
                         required time                         37.889    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 32.513    

Slack (MET) :             32.513ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.671ns (10.725%)  route 5.586ns (89.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.129 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.068     1.706    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/resetn_out
    SLICE_X98Y17         LUT2 (Prop_lut2_I0_O)        0.153     1.859 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1/O
                         net (fo=165, routed)         3.518     5.376    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.623    38.129    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[11]/C
                         clock pessimism              0.577    38.705    
                         clock uncertainty           -0.085    38.620    
    SLICE_X102Y1         FDSE (Setup_fdse_C_S)       -0.731    37.889    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[11]
  -------------------------------------------------------------------
                         required time                         37.889    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 32.513    

Slack (MET) :             32.513ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.671ns (10.725%)  route 5.586ns (89.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.129 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.068     1.706    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/resetn_out
    SLICE_X98Y17         LUT2 (Prop_lut2_I0_O)        0.153     1.859 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1/O
                         net (fo=165, routed)         3.518     5.376    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.623    38.129    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[1]/C
                         clock pessimism              0.577    38.705    
                         clock uncertainty           -0.085    38.620    
    SLICE_X102Y1         FDSE (Setup_fdse_C_S)       -0.731    37.889    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[1]
  -------------------------------------------------------------------
                         required time                         37.889    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 32.513    

Slack (MET) :             32.513ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.671ns (10.725%)  route 5.586ns (89.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.129 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.068     1.706    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/resetn_out
    SLICE_X98Y17         LUT2 (Prop_lut2_I0_O)        0.153     1.859 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1/O
                         net (fo=165, routed)         3.518     5.376    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.623    38.129    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[2]/C
                         clock pessimism              0.577    38.705    
                         clock uncertainty           -0.085    38.620    
    SLICE_X102Y1         FDSE (Setup_fdse_C_S)       -0.731    37.889    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[2]
  -------------------------------------------------------------------
                         required time                         37.889    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 32.513    

Slack (MET) :             32.513ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.671ns (10.725%)  route 5.586ns (89.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.129 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.731    -0.881    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X86Y13         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.068     1.706    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/resetn_out
    SLICE_X98Y17         LUT2 (Prop_lut2_I0_O)        0.153     1.859 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last[11]_i_1/O
                         net (fo=165, routed)         3.518     5.376    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.623    38.129    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X102Y1         FDSE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[4]/C
                         clock pessimism              0.577    38.705    
                         clock uncertainty           -0.085    38.620    
    SLICE_X102Y1         FDSE (Setup_fdse_C_S)       -0.731    37.889    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[4]
  -------------------------------------------------------------------
                         required time                         37.889    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 32.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/eol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.469%)  route 0.252ns (60.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.609    -0.570    VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X90Y9          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/eol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/eol_reg/Q
                         net (fo=1, routed)           0.252    -0.154    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB18_X4Y0          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.921    -0.763    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y0          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.510    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.214    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.521%)  route 0.291ns (69.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.588    -0.591    VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X89Y4          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y4          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/Q
                         net (fo=1, routed)           0.291    -0.171    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X4Y0          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.921    -0.763    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y0          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.490    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.247    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.611    -0.568    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y2          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.371    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X93Y2          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.881    -0.804    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y2          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X93Y2          FDRE (Hold_fdre_C_D)         0.076    -0.492    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.587    -0.592    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y3          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.395    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X85Y3          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.856    -0.829    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y3          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.237    -0.592    
    SLICE_X85Y3          FDRE (Hold_fdre_C_D)         0.076    -0.516    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.587    -0.592    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.395    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X83Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.856    -0.829    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.237    -0.592    
    SLICE_X83Y5          FDRE (Hold_fdre_C_D)         0.076    -0.516    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.611    -0.568    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y0          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.371    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X93Y0          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.881    -0.804    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y0          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X93Y0          FDRE (Hold_fdre_C_D)         0.075    -0.493    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.611    -0.568    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y2          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.371    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X93Y2          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.881    -0.804    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y2          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X93Y2          FDRE (Hold_fdre_C_D)         0.075    -0.493    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.586    -0.593    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X81Y7          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.396    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X81Y7          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.854    -0.831    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X81Y7          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X81Y7          FDRE (Hold_fdre_C_D)         0.075    -0.518    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.586    -0.593    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X81Y9          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056    -0.396    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][11]
    SLICE_X81Y9          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.854    -0.831    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X81Y9          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X81Y9          FDRE (Hold_fdre_C_D)         0.075    -0.518    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.587    -0.592    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X81Y3          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.395    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X81Y3          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.855    -0.830    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X81Y3          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X81Y3          FDRE (Hold_fdre_C_D)         0.075    -0.517    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_VGA_source_clk_wiz_0_0
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X4Y0      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X4Y1      VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.579      37.424     BUFGCTRL_X0Y0    VGA_source_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.579      38.330     MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y9      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y9      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X90Y18     VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X90Y18     VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X84Y5      VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X84Y5      VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X84Y6      VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X84Y6      VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X90Y18     VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X90Y18     VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y8      VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_source_clk_wiz_0_0
  To Clock:  clkfbout_VGA_source_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_source_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    VGA_source_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_VGA_source_clk_wiz_0_0
  To Clock:  clk_out1_VGA_source_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.107ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.107ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.248ns  (logic 0.478ns (38.305%)  route 0.770ns (61.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.770     1.248    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X90Y7          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X90Y7          FDRE (Setup_fdre_C_D)       -0.224    39.355    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.355    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                 38.107    

Slack (MET) :             38.162ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.195ns  (logic 0.419ns (35.071%)  route 0.776ns (64.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y2                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.776     1.195    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X98Y2          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X98Y2          FDRE (Setup_fdre_C_D)       -0.222    39.357    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.357    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                 38.162    

Slack (MET) :             38.203ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.157ns  (logic 0.419ns (36.200%)  route 0.738ns (63.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X91Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.738     1.157    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X90Y3          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X90Y3          FDRE (Setup_fdre_C_D)       -0.219    39.360    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.360    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                 38.203    

Slack (MET) :             38.255ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.958%)  route 0.812ns (64.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y4                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X93Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.812     1.268    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X94Y4          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X94Y4          FDRE (Setup_fdre_C_D)       -0.056    39.523    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.523    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 38.255    

Slack (MET) :             38.274ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.086ns  (logic 0.478ns (44.022%)  route 0.608ns (55.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y4                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.608     1.086    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X90Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X90Y5          FDRE (Setup_fdre_C_D)       -0.219    39.360    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.360    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 38.274    

Slack (MET) :             38.320ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.164ns  (logic 0.456ns (39.174%)  route 0.708ns (60.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y1                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X91Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.708     1.164    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X93Y1          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X93Y1          FDRE (Setup_fdre_C_D)       -0.095    39.484    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.484    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                 38.320    

Slack (MET) :             38.331ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.852%)  route 0.607ns (59.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.607     1.026    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X94Y3          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X94Y3          FDRE (Setup_fdre_C_D)       -0.222    39.357    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.357    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 38.331    

Slack (MET) :             38.380ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.933%)  route 0.586ns (53.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y8                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X90Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.586     1.104    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X91Y8          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X91Y8          FDRE (Setup_fdre_C_D)       -0.095    39.484    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         39.484    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 38.380    

Slack (MET) :             38.380ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.933%)  route 0.586ns (53.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.586     1.104    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X91Y6          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X91Y6          FDRE (Setup_fdre_C_D)       -0.095    39.484    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.484    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 38.380    

Slack (MET) :             38.387ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.573%)  route 0.641ns (58.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.641     1.097    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X93Y3          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X93Y3          FDRE (Setup_fdre_C_D)       -0.095    39.484    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.484    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 38.387    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_VGA_source_clk_wiz_0_0
  To Clock:  clk_out2_VGA_source_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.143ns  (logic 0.419ns (36.661%)  route 0.724ns (63.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y3                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X84Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.724     1.143    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X85Y3          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X85Y3          FDRE (Setup_fdre_C_D)       -0.270     8.993    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  7.850    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.420%)  route 0.796ns (60.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X94Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.796     1.314    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X96Y2          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X96Y2          FDRE (Setup_fdre_C_D)       -0.056     9.207    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.207    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.086ns  (logic 0.478ns (44.022%)  route 0.608ns (55.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y3                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y3          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.608     1.086    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X90Y4          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X90Y4          FDRE (Setup_fdre_C_D)       -0.219     9.044    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.088%)  route 0.601ns (58.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y3                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X84Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.601     1.020    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X84Y4          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X84Y4          FDRE (Setup_fdre_C_D)       -0.266     8.997    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.981ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.289%)  route 0.596ns (58.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y6                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X83Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.596     1.015    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X80Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X80Y5          FDRE (Setup_fdre_C_D)       -0.267     8.996    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  7.981    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.603%)  route 0.588ns (58.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y3                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X84Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.588     1.007    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X83Y5          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X83Y5          FDRE (Setup_fdre_C_D)       -0.270     8.993    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.746%)  route 0.721ns (61.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y3                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X84Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.721     1.177    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X85Y4          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X85Y4          FDRE (Setup_fdre_C_D)       -0.095     9.168    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             8.089ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.266%)  route 0.623ns (57.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y3                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X93Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.623     1.079    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X93Y2          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X93Y2          FDRE (Setup_fdre_C_D)       -0.095     9.168    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  8.089    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.141ns  (logic 0.456ns (39.959%)  route 0.685ns (60.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y6                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X83Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.685     1.141    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X86Y7          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X86Y7          FDRE (Setup_fdre_C_D)       -0.024     9.239    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.171%)  route 0.469ns (52.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y4                                       0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X83Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.469     0.888    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X80Y4          FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X80Y4          FDRE (Setup_fdre_C_D)       -0.270     8.993    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  8.105    





