#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\pango\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-NN2U833S
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Thu Nov 11 21:37:47 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Thu Nov 11 21:38:26 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              3503           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     124.906 MHz       1000.000          8.006        495.997
 clk_Inferred                 1.000 MHz      31.991 MHz       1000.000         31.259        968.741
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     133.032 MHz       1000.000          7.517        992.483
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     558.036 MHz       1000.000          1.792        998.208
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   495.997       0.000              0            753
 clk_Inferred           clk_Inferred               968.741       0.000              0          18682
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.483       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.208       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.340       0.000              0            753
 clk_Inferred           clk_Inferred                 0.252       0.000              0          18682
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.127       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.334       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.520       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           3503
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.391       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.315       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.909       0.000              0            753
 clk_Inferred           clk_Inferred               973.320       0.000              0          18682
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.018       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.569       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.317       0.000              0            753
 clk_Inferred           clk_Inferred                 0.272       0.000              0          18682
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.239       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.309       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.428       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           3503
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.614       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.633       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.885
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.552     503.948         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.948 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.786     505.734         ntclkbufg_0      
 CLMA_118_157/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_118_157/Q1                   tco                   0.241     505.975 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.867     506.842         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_126_176/Y1                   td                    0.377     507.219 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       1.015     508.234         u_jtag_top/u_jtag_driver/_N13392
 CLMA_118_156/Y0                   td                    0.383     508.617 r       u_jtag_top/u_jtag_driver/N118_27[21]/gateop_perm/Z
                                   net (fanout=1)        0.921     509.538         u_jtag_top/u_jtag_driver/N118 [21]
 CLMA_114_156/C4                                                           r       u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/L4

 Data arrival time                                                 509.538         Logic Levels: 2  
                                                                                   Logic: 1.001ns(26.314%), Route: 2.803ns(73.686%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.237    1003.350         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.350 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.535    1004.885         ntclkbufg_0      
 CLMA_114_156/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.833    1005.718                          
 clock uncertainty                                      -0.050    1005.668                          

 Setup time                                             -0.133    1005.535                          

 Data required time                                               1005.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.535                          
 Data arrival time                                                -509.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.885
  Launch Clock Delay      :  5.710
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.552     503.948         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.948 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.762     505.710         ntclkbufg_0      
 CLMA_126_180/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_126_180/Q1                   tco                   0.241     505.951 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.940     506.891         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_126_160/Y0                   td                    0.282     507.173 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.476     507.649         u_jtag_top/u_jtag_driver/_N13515
 CLMA_126_176/Y0                   td                    0.214     507.863 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.627     509.490         u_jtag_top/u_jtag_driver/_N24891
 CLMA_114_156/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.490         Logic Levels: 2  
                                                                                   Logic: 0.737ns(19.497%), Route: 3.043ns(80.503%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.237    1003.350         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.350 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.535    1004.885         ntclkbufg_0      
 CLMA_114_156/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.833    1005.718                          
 clock uncertainty                                      -0.050    1005.668                          

 Setup time                                             -0.171    1005.497                          

 Data required time                                               1005.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.497                          
 Data arrival time                                                -509.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[12]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.852
  Launch Clock Delay      :  5.710
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.552     503.948         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.948 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.762     505.710         ntclkbufg_0      
 CLMA_126_180/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_126_180/Q1                   tco                   0.241     505.951 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.940     506.891         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_126_160/Y0                   td                    0.282     507.173 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       1.269     508.442         u_jtag_top/u_jtag_driver/_N13515
 CLMA_118_188/Y0                   td                    0.282     508.724 r       u_jtag_top/u_jtag_driver/N118_27[12]/gateop_perm/Z
                                   net (fanout=1)        0.442     509.166         u_jtag_top/u_jtag_driver/N118 [12]
 CLMA_118_181/A4                                                           r       u_jtag_top/u_jtag_driver/shift_reg[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                 509.166         Logic Levels: 2  
                                                                                   Logic: 0.805ns(23.293%), Route: 2.651ns(76.707%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.237    1003.350         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.350 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.502    1004.852         ntclkbufg_0      
 CLMA_118_181/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.833    1005.685                          
 clock uncertainty                                      -0.050    1005.635                          

 Setup time                                             -0.130    1005.505                          

 Data required time                                               1005.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.505                          
 Data arrival time                                                -509.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.740
  Launch Clock Delay      :  4.862
  Clock Pessimism Removal :  -0.840

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.237       3.350         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.350 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.512       4.862         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK

 CLMA_118_172/Q0                   tco                   0.223       5.085 f       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.188       5.273         u_jtag_top/u_jtag_driver/shift_reg [19]
 CLMA_118_168/AD                                                           f       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/D

 Data arrival time                                                   5.273         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.650       3.945         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.945 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.795       5.740         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                        -0.840       4.900                          
 clock uncertainty                                       0.000       4.900                          

 Hold time                                               0.033       4.933                          

 Data required time                                                  4.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.933                          
 Data arrival time                                                  -5.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.744
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  -0.840

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.237       3.350         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.350 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.521       4.871         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK

 CLMA_130_172/Q3                   tco                   0.224       5.095 r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.141       5.236         u_jtag_top/u_jtag_driver/shift_reg [37]
 CLMA_130_173/M2                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D

 Data arrival time                                                   5.236         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.650       3.945         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.945 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799       5.744         ntclkbufg_0      
 CLMA_130_173/CLK                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/CLK
 clock pessimism                                        -0.840       4.904                          
 clock uncertainty                                       0.000       4.904                          

 Hold time                                              -0.012       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  4.887
  Clock Pessimism Removal :  -0.873

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.237       3.350         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.350 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.537       4.887         ntclkbufg_0      
 CLMA_138_205/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/CLK

 CLMA_138_205/Q1                   tco                   0.224       5.111 r       u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/Q
                                   net (fanout=1)        0.138       5.249         u_jtag_top/u_jtag_driver/rx/req_d
 CLMA_138_205/M1                                                           r       u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/D

 Data arrival time                                                   5.249         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.650       3.945         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.945 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.815       5.760         ntclkbufg_0      
 CLMA_138_205/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/CLK
 clock pessimism                                        -0.873       4.887                          
 clock uncertainty                                       0.000       4.887                          

 Hold time                                              -0.012       4.875                          

 Data required time                                                  4.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.875                          
 Data arrival time                                                  -5.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_jump_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.792
  Launch Clock Delay      :  4.441
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.877       4.441         ntclkbufg_1      
 CLMA_82_244/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_82_244/Q0                    tco                   0.261       4.702 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.963       5.665         u_tinyriscv/ie_inst_o [0]
 CLMA_70_236/Y0                    td                    0.387       6.052 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       0.723       6.775         u_tinyriscv/u_ex/_N24682
 CLMA_86_236/Y1                    td                    0.169       6.944 r       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        0.780       7.724         u_tinyriscv/u_ex/N720
 CLMA_94_256/Y1                    td                    0.377       8.101 r       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       2.749      10.850         _N24830          
 CLMA_86_176/Y1                    td                    0.207      11.057 r       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.386      12.443         _N7561           
 CLMA_90_245/Y1                    td                    0.276      12.719 r       u_rib/N324_3/gateop_perm/Z
                                   net (fanout=8)        0.581      13.300         u_rib/_N27039    
 CLMA_98_248/Y6CD                  td                    0.209      13.509 r       u_rib/N278_3[4]_muxf6/F
                                   net (fanout=1022)     3.306      16.815         _N11686          
 CLMS_54_149/Y0                    td                    0.387      17.202 r       u_ram/_ram_15_24/gateop/Z
                                   net (fanout=1)        2.761      19.963         u_ram/_N835      
 CLMA_18_300/Y1                    td                    0.424      20.387 r       u_ram/N6_33[24]_muxf7/F
                                   net (fanout=1)        4.182      24.569         u_ram/_N15133    
 CLMA_106_96/Y0                    td                    0.164      24.733 r       u_ram/N6_34[24]/gateop_perm/Z
                                   net (fanout=3)        0.549      25.282         _N16908          
 CLMA_114_92/Y3                    td                    0.377      25.659 r       u_rib/N70_3[24]/gateop_perm/Z
                                   net (fanout=1)        0.705      26.364         u_rib/_N12386    
 CLMA_114_88/Y2                    td                    0.213      26.577 r       u_rib/N70_8[24]_2/gateop/F
                                   net (fanout=1)        0.612      27.189         u_rib/_N28228    
 CLMA_114_92/Y2                    td                    0.284      27.473 r       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=5)        1.702      29.175         _N21312          
 CLMA_90_173/Y1                    td                    0.276      29.451 r       u_tinyriscv/u_ex/N391_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.469      29.920         u_tinyriscv/u_ex/_N7397
 CLMA_90_188/Y0                    td                    0.214      30.134 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.588      30.722         u_tinyriscv/u_ex/_N16309
 CLMA_90_200/Y6AB                  td                    0.214      30.936 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=2)        0.826      31.762         u_tinyriscv/_N16501
 CLMA_82_229/Y0                    td                    0.211      31.973 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.468      32.441         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_82_224/Y2                    td                    0.165      32.606 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=3)        0.423      33.029         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_78_220/Y1                    td                    0.276      33.305 r       u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=3)        0.628      33.933         u_tinyriscv/u_regs/N33 [0]
 CLMA_66_228/Y3                    td                    0.169      34.102 r       u_tinyriscv/u_regs/N34[0]/gateop_perm/Z
                                   net (fanout=1)        1.088      35.190         u_tinyriscv/regs_rdata1_o [0]
 CLMA_58_249/C0                                                            r       u_tinyriscv/u_id_ex/op1_jump_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  35.190         Logic Levels: 19 
                                                                                   Logic: 5.260ns(17.106%), Route: 25.489ns(82.894%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.600    1003.792         ntclkbufg_1      
 CLMA_58_249/CLK                                                           r       u_tinyriscv/u_id_ex/op1_jump_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372    1004.164                          
 clock uncertainty                                      -0.050    1004.114                          

 Setup time                                             -0.183    1003.931                          

 Data required time                                               1003.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.931                          
 Data arrival time                                                 -35.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  4.441
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.877       4.441         ntclkbufg_1      
 CLMA_82_244/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_82_244/Q0                    tco                   0.261       4.702 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.963       5.665         u_tinyriscv/ie_inst_o [0]
 CLMA_70_236/Y0                    td                    0.387       6.052 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       0.723       6.775         u_tinyriscv/u_ex/_N24682
 CLMA_86_236/Y1                    td                    0.169       6.944 r       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        0.780       7.724         u_tinyriscv/u_ex/N720
 CLMA_94_256/Y1                    td                    0.377       8.101 r       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       2.749      10.850         _N24830          
 CLMA_86_176/Y1                    td                    0.207      11.057 r       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.386      12.443         _N7561           
 CLMA_90_245/Y1                    td                    0.276      12.719 r       u_rib/N324_3/gateop_perm/Z
                                   net (fanout=8)        0.581      13.300         u_rib/_N27039    
 CLMA_98_248/Y6CD                  td                    0.209      13.509 r       u_rib/N278_3[4]_muxf6/F
                                   net (fanout=1022)     3.306      16.815         _N11686          
 CLMS_54_149/Y0                    td                    0.387      17.202 r       u_ram/_ram_15_24/gateop/Z
                                   net (fanout=1)        2.761      19.963         u_ram/_N835      
 CLMA_18_300/Y1                    td                    0.424      20.387 r       u_ram/N6_33[24]_muxf7/F
                                   net (fanout=1)        4.182      24.569         u_ram/_N15133    
 CLMA_106_96/Y0                    td                    0.164      24.733 r       u_ram/N6_34[24]/gateop_perm/Z
                                   net (fanout=3)        0.549      25.282         _N16908          
 CLMA_114_92/Y3                    td                    0.377      25.659 r       u_rib/N70_3[24]/gateop_perm/Z
                                   net (fanout=1)        0.705      26.364         u_rib/_N12386    
 CLMA_114_88/Y2                    td                    0.213      26.577 r       u_rib/N70_8[24]_2/gateop/F
                                   net (fanout=1)        0.612      27.189         u_rib/_N28228    
 CLMA_114_92/Y2                    td                    0.284      27.473 r       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=5)        1.702      29.175         _N21312          
 CLMA_90_173/Y1                    td                    0.276      29.451 r       u_tinyriscv/u_ex/N391_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.469      29.920         u_tinyriscv/u_ex/_N7397
 CLMA_90_188/Y0                    td                    0.214      30.134 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.588      30.722         u_tinyriscv/u_ex/_N16309
 CLMA_90_200/Y6AB                  td                    0.214      30.936 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=2)        0.826      31.762         u_tinyriscv/_N16501
 CLMA_82_229/Y0                    td                    0.211      31.973 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.468      32.441         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_82_224/Y2                    td                    0.165      32.606 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=3)        0.665      33.271         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_86_220/Y0                    td                    0.282      33.553 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.503      34.056         u_tinyriscv/u_regs/N42 [0]
 CLMA_82_221/Y0                    td                    0.282      34.338 r       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        0.799      35.137         u_tinyriscv/u_id/_N9971
 CLMA_86_204/D0                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  35.137         Logic Levels: 19 
                                                                                   Logic: 5.379ns(17.523%), Route: 25.317ns(82.477%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.546    1003.738         ntclkbufg_1      
 CLMA_86_204/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372    1004.110                          
 clock uncertainty                                      -0.050    1004.060                          

 Setup time                                             -0.173    1003.887                          

 Data required time                                               1003.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.887                          
 Data arrival time                                                 -35.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_24/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.441
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.877       4.441         ntclkbufg_1      
 CLMA_82_244/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_82_244/Q0                    tco                   0.261       4.702 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.963       5.665         u_tinyriscv/ie_inst_o [0]
 CLMA_70_236/Y0                    td                    0.387       6.052 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       0.723       6.775         u_tinyriscv/u_ex/_N24682
 CLMA_86_236/Y1                    td                    0.169       6.944 r       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        0.780       7.724         u_tinyriscv/u_ex/N720
 CLMA_94_256/Y1                    td                    0.377       8.101 r       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       2.749      10.850         _N24830          
 CLMA_86_176/Y1                    td                    0.207      11.057 r       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.386      12.443         _N7561           
 CLMA_90_245/Y1                    td                    0.276      12.719 r       u_rib/N324_3/gateop_perm/Z
                                   net (fanout=8)        0.581      13.300         u_rib/_N27039    
 CLMA_98_248/Y6CD                  td                    0.209      13.509 r       u_rib/N278_3[4]_muxf6/F
                                   net (fanout=1022)     3.306      16.815         _N11686          
 CLMS_54_149/Y0                    td                    0.387      17.202 r       u_ram/_ram_15_24/gateop/Z
                                   net (fanout=1)        2.761      19.963         u_ram/_N835      
 CLMA_18_300/Y1                    td                    0.424      20.387 r       u_ram/N6_33[24]_muxf7/F
                                   net (fanout=1)        4.182      24.569         u_ram/_N15133    
 CLMA_106_96/Y0                    td                    0.164      24.733 r       u_ram/N6_34[24]/gateop_perm/Z
                                   net (fanout=3)        0.549      25.282         _N16908          
 CLMA_114_92/Y3                    td                    0.377      25.659 r       u_rib/N70_3[24]/gateop_perm/Z
                                   net (fanout=1)        0.705      26.364         u_rib/_N12386    
 CLMA_114_88/Y2                    td                    0.213      26.577 r       u_rib/N70_8[24]_2/gateop/F
                                   net (fanout=1)        0.612      27.189         u_rib/_N28228    
 CLMA_114_92/Y2                    td                    0.284      27.473 r       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=5)        1.498      28.971         _N21312          
 CLMA_82_161/Y1                    td                    0.209      29.180 r       u_tinyriscv/u_ex/reg_wdata_34[24]_1/gateop/F
                                   net (fanout=1)        0.584      29.764         u_tinyriscv/u_ex/_N21220
 CLMA_78_152/Y6AB                  td                    0.214      29.978 r       u_tinyriscv/u_ex/reg_wdata_35[24]_muxf6/F
                                   net (fanout=6)        1.367      31.345         u_tinyriscv/_N16525
 CLMA_30_181/Y1                    td                    0.209      31.554 r       u_tinyriscv/u_ex/N37_94/gateop_perm/Z
                                   net (fanout=3)        2.187      33.741         u_tinyriscv/ex_reg_wdata_o [24]
 CLMA_90_117/Y3                    td                    0.169      33.910 r       u_tinyriscv/u_regs/N79[24]/gateop_perm/Z
                                   net (fanout=6)        1.515      35.425         u_tinyriscv/u_regs/N79 [24]
 CLMS_54_85/AD                                                             r       u_tinyriscv/u_regs/regs_1_1_24/gateop/WD

 Data arrival time                                                  35.425         Logic Levels: 16 
                                                                                   Logic: 4.536ns(14.640%), Route: 26.448ns(85.360%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.536    1003.728         ntclkbufg_1      
 CLMS_54_85/CLK                                                            r       u_tinyriscv/u_regs/regs_1_1_24/gateop/WCLK
 clock pessimism                                         0.372    1004.100                          
 clock uncertainty                                      -0.050    1004.050                          

 Setup time                                              0.291    1004.341                          

 Data required time                                               1004.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.341                          
 Data arrival time                                                 -35.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_reg_wdata[6]/opit_0_inv/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_6/gateop/WD
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.715
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.523       3.715         ntclkbufg_1      
 CLMA_90_181/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[6]/opit_0_inv/CLK

 CLMA_90_181/Q1                    tco                   0.223       3.938 f       u_jtag_top/u_jtag_dm/dm_reg_wdata[6]/opit_0_inv/Q
                                   net (fanout=1)        0.144       4.082         jtag_reg_data_o[6]
 CLMA_90_180/Y0                    td                    0.152       4.234 f       u_tinyriscv/u_regs/N79[6]/gateop_perm/Z
                                   net (fanout=6)        0.422       4.656         u_tinyriscv/u_regs/N79 [6]
 CLMS_78_189/CD                                                            f       u_tinyriscv/u_regs/regs_2_1_6/gateop/WD

 Data arrival time                                                   4.656         Logic Levels: 1  
                                                                                   Logic: 0.375ns(39.851%), Route: 0.566ns(60.149%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.810       4.374         ntclkbufg_1      
 CLMS_78_189/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_6/gateop/WCLK
 clock pessimism                                        -0.372       4.002                          
 clock uncertainty                                       0.000       4.002                          

 Hold time                                               0.402       4.404                          

 Data required time                                                  4.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.404                          
 Data arrival time                                                  -4.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mtvec[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[8]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.435
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.579       3.771         ntclkbufg_1      
 CLMA_58_241/CLK                                                           r       u_tinyriscv/u_csr_reg/mtvec[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_241/Q0                    tco                   0.223       3.994 f       u_tinyriscv/u_csr_reg/mtvec[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.222       4.216         u_tinyriscv/csr_clint_csr_mtvec [8]
 CLMA_58_257/A0                                                            f       u_tinyriscv/u_clint/int_addr_o[8]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.216         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.112%), Route: 0.222ns(49.888%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.871       4.435         ntclkbufg_1      
 CLMA_58_257/CLK                                                           r       u_tinyriscv/u_clint/int_addr_o[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.063                          
 clock uncertainty                                       0.000       4.063                          

 Hold time                                              -0.125       3.938                          

 Data required time                                                  3.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.938                          
 Data arrival time                                                  -4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_reg_wdata[9]/opit_0_inv/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_9/gateop/WD
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.383
  Launch Clock Delay      :  3.725
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.533       3.725         ntclkbufg_1      
 CLMA_90_197/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[9]/opit_0_inv/CLK

 CLMA_90_197/Q0                    tco                   0.223       3.948 f       u_jtag_top/u_jtag_dm/dm_reg_wdata[9]/opit_0_inv/Q
                                   net (fanout=1)        0.175       4.123         jtag_reg_data_o[9]
 CLMA_90_201/Y0                    td                    0.152       4.275 f       u_tinyriscv/u_regs/N79[9]/gateop_perm/Z
                                   net (fanout=6)        0.191       4.466         u_tinyriscv/u_regs/N79 [9]
 CLMS_86_201/AD                                                            f       u_tinyriscv/u_regs/regs_2_1_9/gateop/WD

 Data arrival time                                                   4.466         Logic Levels: 1  
                                                                                   Logic: 0.375ns(50.607%), Route: 0.366ns(49.393%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.819       4.383         ntclkbufg_1      
 CLMS_86_201/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_9/gateop/WCLK
 clock pessimism                                        -0.598       3.785                          
 clock uncertainty                                       0.000       3.785                          

 Hold time                                               0.402       4.187                          

 Data required time                                                  4.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.187                          
 Data arrival time                                                  -4.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[29]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.865
  Launch Clock Delay      :  1.111
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.111       1.111         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_285/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_285/Q2                   tco                   0.261       1.372 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.782       2.154         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.276       2.430 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.430         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_114_292/Y3                   td                    0.380       2.810 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.527       3.337         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.431       3.768 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.768         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.381       4.149 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.263       4.412         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.799 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.799         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.380       5.179 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.728       5.907         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_288/Y3                   td                    0.505       6.412 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.569       6.981         _N15             
 CLMA_98_292/Y0                    td                    0.164       7.145 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=20)       0.910       8.055         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_288/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[29]/opit_0/CE

 Data arrival time                                                   8.055         Logic Levels: 6  
                                                                                   Logic: 3.165ns(45.579%), Route: 3.779ns(54.421%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_90_324/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.865    1000.865         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[29]/opit_0/CLK
 clock pessimism                                         0.000    1000.865                          
 clock uncertainty                                      -0.050    1000.815                          

 Setup time                                             -0.277    1000.538                          

 Data required time                                               1000.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.538                          
 Data arrival time                                                  -8.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.483                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[27]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.865
  Launch Clock Delay      :  1.111
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.111       1.111         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_285/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_285/Q2                   tco                   0.261       1.372 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.782       2.154         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.276       2.430 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.430         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_114_292/Y3                   td                    0.380       2.810 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.527       3.337         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.431       3.768 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.768         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.381       4.149 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.263       4.412         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.799 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.799         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.380       5.179 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.728       5.907         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_288/Y3                   td                    0.505       6.412 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.569       6.981         _N15             
 CLMA_98_292/Y0                    td                    0.164       7.145 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=20)       0.910       8.055         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_288/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[27]/opit_0/CE

 Data arrival time                                                   8.055         Logic Levels: 6  
                                                                                   Logic: 3.165ns(45.579%), Route: 3.779ns(54.421%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_90_324/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.865    1000.865         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[27]/opit_0/CLK
 clock pessimism                                         0.000    1000.865                          
 clock uncertainty                                      -0.050    1000.815                          

 Setup time                                             -0.277    1000.538                          

 Data required time                                               1000.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.538                          
 Data arrival time                                                  -8.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.483                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.865
  Launch Clock Delay      :  1.111
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.111       1.111         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_285/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_285/Q2                   tco                   0.261       1.372 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.782       2.154         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.276       2.430 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.430         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_114_292/Y3                   td                    0.380       2.810 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.527       3.337         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.431       3.768 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.768         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.381       4.149 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.263       4.412         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.799 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.799         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.380       5.179 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.728       5.907         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_288/Y3                   td                    0.505       6.412 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.569       6.981         _N15             
 CLMA_98_292/Y0                    td                    0.164       7.145 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=20)       0.910       8.055         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_288/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CE

 Data arrival time                                                   8.055         Logic Levels: 6  
                                                                                   Logic: 3.165ns(45.579%), Route: 3.779ns(54.421%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_90_324/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.865    1000.865         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CLK
 clock pessimism                                         0.000    1000.865                          
 clock uncertainty                                      -0.050    1000.815                          

 Setup time                                             -0.277    1000.538                          

 Data required time                                               1000.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.538                          
 Data arrival time                                                  -8.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.483                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.111
  Launch Clock Delay      :  0.569
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.569       0.569         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_90_301/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMA_90_301/Q3                    tco                   0.223       0.792 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=55)       0.363       1.155         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_106_284/D4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.155         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.055%), Route: 0.363ns(61.945%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.111       1.111         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.111                          
 clock uncertainty                                       0.000       1.111                          

 Hold time                                              -0.083       1.028                          

 Data required time                                                  1.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.028                          
 Data arrival time                                                  -1.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.111
  Launch Clock Delay      :  0.569
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.569       0.569         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_90_301/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMA_90_301/Q3                    tco                   0.223       0.792 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=55)       0.363       1.155         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_106_285/D4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.155         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.055%), Route: 0.363ns(61.945%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.111       1.111         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_285/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.111                          
 clock uncertainty                                       0.000       1.111                          

 Hold time                                              -0.083       1.028                          

 Data required time                                                  1.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.028                          
 Data arrival time                                                  -1.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[17]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.942
  Launch Clock Delay      :  0.588
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.588       0.588         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_297/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_297/Q2                    tco                   0.223       0.811 f       top_dht22_inst/DHT22_drive_inst/data_temp[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.221       1.032         top_dht22_inst/DHT22_drive_inst/data_temp [16]
 CLMA_106_289/C4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[17]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.032         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.225%), Route: 0.221ns(49.775%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.942       0.942         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_289/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.032       0.910                          
 clock uncertainty                                       0.000       0.910                          

 Hold time                                              -0.082       0.828                          

 Data required time                                                  0.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.828                          
 Data arrival time                                                  -1.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.291
  Launch Clock Delay      :  1.536
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.536       1.536         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_292/Q1                   tco                   0.261       1.797 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.427       2.224         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_138_293/Y0                   td                    0.282       2.506 r       top_dht22_inst/HEX8_inst/N73_1/gateop_perm/Z
                                   net (fanout=5)        0.426       2.932         top_dht22_inst/HEX8_inst/_N25080
 CLMA_142_292/B2                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.932         Logic Levels: 1  
                                                                                   Logic: 0.543ns(38.897%), Route: 0.853ns(61.103%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_70_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.291    1001.291         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.245    1001.536                          
 clock uncertainty                                      -0.050    1001.486                          

 Setup time                                             -0.346    1001.140                          

 Data required time                                               1001.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.140                          
 Data arrival time                                                  -2.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.208                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.291
  Launch Clock Delay      :  1.399
  Clock Pessimism Removal :  0.115

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.399       1.399         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_138_293/Q1                   tco                   0.261       1.660 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=5)        0.431       2.091         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_146_292/Y0                   td                    0.282       2.373 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.431       2.804         top_dht22_inst/HEX8_inst/_N24903
 CLMA_142_292/B4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.804         Logic Levels: 1  
                                                                                   Logic: 0.543ns(38.648%), Route: 0.862ns(61.352%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_70_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.291    1001.291         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.115    1001.406                          
 clock uncertainty                                      -0.050    1001.356                          

 Setup time                                             -0.133    1001.223                          

 Data required time                                               1001.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.223                          
 Data arrival time                                                  -2.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.419                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.291
  Launch Clock Delay      :  1.536
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.536       1.536         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_142_292/Q0                   tco                   0.261       1.797 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=6)        0.429       2.226         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_146_292/Y2                   td                    0.216       2.442 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=4)        0.429       2.871         top_dht22_inst/HEX8_inst/_N24751
 CLMA_142_292/B0                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.871         Logic Levels: 1  
                                                                                   Logic: 0.477ns(35.730%), Route: 0.858ns(64.270%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_70_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.291    1001.291         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.245    1001.536                          
 clock uncertainty                                      -0.050    1001.486                          

 Setup time                                             -0.174    1001.312                          

 Data required time                                               1001.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.312                          
 Data arrival time                                                  -2.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.441                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.536
  Launch Clock Delay      :  1.291
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.291       1.291         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_292/Q1                   tco                   0.223       1.514 f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.144       1.658         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_142_292/CD                                                           f       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D

 Data arrival time                                                   1.658         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.536       1.536         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
 clock pessimism                                        -0.245       1.291                          
 clock uncertainty                                       0.000       1.291                          

 Hold time                                               0.033       1.324                          

 Data required time                                                  1.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.324                          
 Data arrival time                                                  -1.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.536
  Launch Clock Delay      :  1.199
  Clock Pessimism Removal :  -0.115

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.199       1.199         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_138_293/Q1                   tco                   0.223       1.422 f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=5)        0.388       1.810         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_142_292/AD                                                           f       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   1.810         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.498%), Route: 0.388ns(63.502%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.536       1.536         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                        -0.115       1.421                          
 clock uncertainty                                       0.000       1.421                          

 Hold time                                               0.033       1.454                          

 Data required time                                                  1.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.454                          
 Data arrival time                                                  -1.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.536
  Launch Clock Delay      :  1.291
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.291       1.291         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_142_292/Q2                   tco                   0.224       1.515 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.142       1.657         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_142_292/M3                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   1.657         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.536       1.536         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.245       1.291                          
 clock uncertainty                                       0.000       1.291                          

 Hold time                                              -0.012       1.279                          

 Data required time                                                  1.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.279                          
 Data arrival time                                                  -1.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_12/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      2.942       4.298         nt_rst           
 CLMA_114_252/Y1                   td                    0.276       4.574 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.850       5.424         _N24655          
 CLMA_138_244/Y2                   td                    0.284       5.708 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.760       6.468         _N16821          
 CLMA_138_220/Y0                   td                    0.164       6.632 r       u_rib/N70_7[7]_2/gateop_perm/Z
                                   net (fanout=1)        0.261       6.893         u_rib/_N27891    
 CLMA_138_221/Y3                   td                    0.276       7.169 r       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.398       8.567         _N12529          
 CLMA_114_160/Y3                   td                    0.169       8.736 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.820       9.556         _N21295          
 CLMA_98_148/Y2                    td                    0.213       9.769 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.649      10.418         u_tinyriscv/u_ex/N391 [31]
 CLMA_94_136/Y6CD                  td                    0.128      10.546 r       CLKROUTE_65/Z    
                                   net (fanout=1)        0.296      10.842         _N729            
 CLMA_94_132/Y3                    td                    0.276      11.118 r       u_tinyriscv/u_ex/reg_wdata_31[12]/gateop/F
                                   net (fanout=1)        0.574      11.692         u_tinyriscv/u_ex/_N16385
 CLMA_90_133/Y0                    td                    0.211      11.903 r       u_tinyriscv/u_ex/reg_wdata_34[12]_1/gateop/F
                                   net (fanout=1)        1.043      12.946         u_tinyriscv/u_ex/_N21241
 CLMA_70_141/Y6CD                  td                    0.169      13.115 r       u_tinyriscv/u_ex/reg_wdata_35[12]_muxf6_perm/Z
                                   net (fanout=6)        1.583      14.698         u_tinyriscv/_N16513
 CLMA_38_204/Y2                    td                    0.165      14.863 r       u_tinyriscv/u_ex/N37_58/gateop_perm/Z
                                   net (fanout=3)        1.361      16.224         u_tinyriscv/ex_reg_wdata_o [12]
 CLMA_90_209/Y1                    td                    0.276      16.500 r       u_tinyriscv/u_regs/N79[12]/gateop_perm/Z
                                   net (fanout=6)        1.551      18.051         u_tinyriscv/u_regs/N79 [12]
 CLMS_46_189/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_12/gateop/WD

 Data arrival time                                                  18.051         Logic Levels: 14 
                                                                                   Logic: 3.818ns(21.151%), Route: 14.233ns(78.849%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_12/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      2.942       4.298         nt_rst           
 CLMA_114_252/Y1                   td                    0.276       4.574 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.850       5.424         _N24655          
 CLMA_138_244/Y2                   td                    0.284       5.708 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.760       6.468         _N16821          
 CLMA_138_220/Y0                   td                    0.164       6.632 r       u_rib/N70_7[7]_2/gateop_perm/Z
                                   net (fanout=1)        0.261       6.893         u_rib/_N27891    
 CLMA_138_221/Y3                   td                    0.276       7.169 r       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.398       8.567         _N12529          
 CLMA_114_160/Y3                   td                    0.169       8.736 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.820       9.556         _N21295          
 CLMA_98_148/Y2                    td                    0.213       9.769 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.649      10.418         u_tinyriscv/u_ex/N391 [31]
 CLMA_94_136/Y6CD                  td                    0.128      10.546 r       CLKROUTE_65/Z    
                                   net (fanout=1)        0.296      10.842         _N729            
 CLMA_94_132/Y3                    td                    0.276      11.118 r       u_tinyriscv/u_ex/reg_wdata_31[12]/gateop/F
                                   net (fanout=1)        0.574      11.692         u_tinyriscv/u_ex/_N16385
 CLMA_90_133/Y0                    td                    0.211      11.903 r       u_tinyriscv/u_ex/reg_wdata_34[12]_1/gateop/F
                                   net (fanout=1)        1.043      12.946         u_tinyriscv/u_ex/_N21241
 CLMA_70_141/Y6CD                  td                    0.169      13.115 r       u_tinyriscv/u_ex/reg_wdata_35[12]_muxf6_perm/Z
                                   net (fanout=6)        1.583      14.698         u_tinyriscv/_N16513
 CLMA_38_204/Y2                    td                    0.165      14.863 r       u_tinyriscv/u_ex/N37_58/gateop_perm/Z
                                   net (fanout=3)        1.361      16.224         u_tinyriscv/ex_reg_wdata_o [12]
 CLMA_90_209/Y1                    td                    0.276      16.500 r       u_tinyriscv/u_regs/N79[12]/gateop_perm/Z
                                   net (fanout=6)        1.378      17.878         u_tinyriscv/u_regs/N79 [12]
 CLMS_46_193/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_12/gateop/WD

 Data arrival time                                                  17.878         Logic Levels: 14 
                                                                                   Logic: 3.818ns(21.356%), Route: 14.060ns(78.644%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_24/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      2.942       4.298         nt_rst           
 CLMA_114_252/Y1                   td                    0.276       4.574 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.850       5.424         _N24655          
 CLMA_138_244/Y2                   td                    0.284       5.708 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.760       6.468         _N16821          
 CLMA_138_220/Y0                   td                    0.164       6.632 r       u_rib/N70_7[7]_2/gateop_perm/Z
                                   net (fanout=1)        0.261       6.893         u_rib/_N27891    
 CLMA_138_221/Y3                   td                    0.276       7.169 r       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.398       8.567         _N12529          
 CLMA_114_160/Y3                   td                    0.169       8.736 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.820       9.556         _N21295          
 CLMA_98_148/Y2                    td                    0.213       9.769 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.426      10.195         u_tinyriscv/u_ex/N391 [31]
 CLMA_94_152/Y2                    td                    0.216      10.411 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.941      11.352         u_tinyriscv/u_ex/_N16356
 CLMA_82_161/Y1                    td                    0.207      11.559 r       u_tinyriscv/u_ex/reg_wdata_34[24]_1/gateop/F
                                   net (fanout=1)        0.584      12.143         u_tinyriscv/u_ex/_N21220
 CLMA_78_152/Y6AB                  td                    0.214      12.357 r       u_tinyriscv/u_ex/reg_wdata_35[24]_muxf6/F
                                   net (fanout=6)        1.367      13.724         u_tinyriscv/_N16525
 CLMA_30_181/Y1                    td                    0.209      13.933 r       u_tinyriscv/u_ex/N37_94/gateop_perm/Z
                                   net (fanout=3)        2.187      16.120         u_tinyriscv/ex_reg_wdata_o [24]
 CLMA_90_117/Y3                    td                    0.169      16.289 r       u_tinyriscv/u_regs/N79[24]/gateop_perm/Z
                                   net (fanout=6)        1.515      17.804         u_tinyriscv/u_regs/N79 [24]
 CLMS_54_85/AD                                                             r       u_tinyriscv/u_regs/regs_1_1_24/gateop/WD

 Data arrival time                                                  17.804         Logic Levels: 13 
                                                                                   Logic: 3.608ns(20.265%), Route: 14.196ns(79.735%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_ctrl[13]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      0.417       1.591         nt_rst           
 CLMA_130_104/RS                                                           r       gpio_0/gpio_ctrl[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.591         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.676%), Route: 0.562ns(35.324%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_ctrl[27]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      0.417       1.591         nt_rst           
 CLMA_130_104/RS                                                           r       gpio_0/gpio_ctrl[27]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.591         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.676%), Route: 0.562ns(35.324%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[3]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      0.465       1.639         nt_rst           
 CLMA_130_113/RS                                                           r       gpio_0/gpio_data[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.639         Logic Levels: 2  
                                                                                   Logic: 1.029ns(62.782%), Route: 0.610ns(37.218%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.135
  Launch Clock Delay      :  4.935
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.369     503.493         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.493 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.442     504.935         ntclkbufg_0      
 CLMA_118_157/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_118_157/Q1                   tco                   0.193     505.128 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.659     505.787         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_126_176/Y1                   td                    0.302     506.089 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.777     506.866         u_jtag_top/u_jtag_driver/_N13392
 CLMA_118_156/Y0                   td                    0.308     507.174 r       u_jtag_top/u_jtag_driver/N118_27[21]/gateop_perm/Z
                                   net (fanout=1)        0.724     507.898         u_jtag_top/u_jtag_driver/N118 [21]
 CLMA_114_156/C4                                                           r       u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/L4

 Data arrival time                                                 507.898         Logic Levels: 2  
                                                                                   Logic: 0.803ns(27.101%), Route: 2.160ns(72.899%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.928    1002.864         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.864 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.271    1004.135         ntclkbufg_0      
 CLMA_114_156/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.795    1004.930                          
 clock uncertainty                                      -0.050    1004.880                          

 Setup time                                             -0.073    1004.807                          

 Data required time                                               1004.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.807                          
 Data arrival time                                                -507.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.135
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.369     503.493         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.493 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.419     504.912         ntclkbufg_0      
 CLMA_126_180/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_126_180/Q1                   tco                   0.193     505.105 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.701     505.806         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_126_160/Y0                   td                    0.226     506.032 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.381     506.413         u_jtag_top/u_jtag_driver/_N13515
 CLMA_126_176/Y0                   td                    0.171     506.584 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.227     507.811         u_jtag_top/u_jtag_driver/_N24891
 CLMA_114_156/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.811         Logic Levels: 2  
                                                                                   Logic: 0.590ns(20.352%), Route: 2.309ns(79.648%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.928    1002.864         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.864 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.271    1004.135         ntclkbufg_0      
 CLMA_114_156/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.795    1004.930                          
 clock uncertainty                                      -0.050    1004.880                          

 Setup time                                             -0.105    1004.775                          

 Data required time                                               1004.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.775                          
 Data arrival time                                                -507.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.163
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.369     503.493         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.493 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.419     504.912         ntclkbufg_0      
 CLMA_126_180/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_126_180/Q0                   tco                   0.193     505.105 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.764     505.869         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_118_164/Y0                   td                    0.308     506.177 r       u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.250     506.427         u_jtag_top/u_jtag_driver/N229
 CLMA_118_164/Y1                   td                    0.302     506.729 r       u_jtag_top/u_jtag_driver/N233_9/gateop_perm/Z
                                   net (fanout=35)       0.870     507.599         u_jtag_top/u_jtag_driver/N233
 CLMA_114_132/CE                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE

 Data arrival time                                                 507.599         Logic Levels: 2  
                                                                                   Logic: 0.803ns(29.885%), Route: 1.884ns(70.115%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.928    1002.864         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.864 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.299    1004.163         ntclkbufg_0      
 CLMA_114_132/CLK                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CLK
 clock pessimism                                         0.795    1004.958                          
 clock uncertainty                                      -0.050    1004.908                          

 Setup time                                             -0.223    1004.685                          

 Data required time                                               1004.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.685                          
 Data arrival time                                                -507.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.655
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  -0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.928       2.864         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.864 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.260       4.124         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK

 CLMA_130_172/Q3                   tco                   0.198       4.322 r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.143       4.465         u_jtag_top/u_jtag_driver/shift_reg [37]
 CLMA_130_173/M2                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D

 Data arrival time                                                   4.465         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.135       3.198         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.198 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.457       4.655         ntclkbufg_0      
 CLMA_130_173/CLK                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/CLK
 clock pessimism                                        -0.504       4.151                          
 clock uncertainty                                       0.000       4.151                          

 Hold time                                              -0.003       4.148                          

 Data required time                                                  4.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.148                          
 Data arrival time                                                  -4.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.649
  Launch Clock Delay      :  4.114
  Clock Pessimism Removal :  -0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.928       2.864         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.864 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.250       4.114         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK

 CLMA_118_172/Q0                   tco                   0.197       4.311 f       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.182       4.493         u_jtag_top/u_jtag_driver/shift_reg [19]
 CLMA_118_168/AD                                                           f       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/D

 Data arrival time                                                   4.493         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.135       3.198         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.198 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.451       4.649         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                        -0.504       4.145                          
 clock uncertainty                                       0.000       4.145                          

 Hold time                                               0.028       4.173                          

 Data required time                                                  4.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.173                          
 Data arrival time                                                  -4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.671
  Launch Clock Delay      :  4.140
  Clock Pessimism Removal :  -0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.928       2.864         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.864 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.276       4.140         ntclkbufg_0      
 CLMA_138_205/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/CLK

 CLMA_138_205/Q1                   tco                   0.198       4.338 r       u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/Q
                                   net (fanout=1)        0.140       4.478         u_jtag_top/u_jtag_driver/rx/req_d
 CLMA_138_205/M1                                                           r       u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/D

 Data arrival time                                                   4.478         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.135       3.198         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.198 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.473       4.671         ntclkbufg_0      
 CLMA_138_205/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/CLK
 clock pessimism                                        -0.530       4.141                          
 clock uncertainty                                       0.000       4.141                          

 Hold time                                              -0.003       4.138                          

 Data required time                                                  4.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.138                          
 Data arrival time                                                  -4.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_jump_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.149
  Launch Clock Delay      :  3.599
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.532       3.599         ntclkbufg_1      
 CLMA_82_244/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_82_244/Q0                    tco                   0.209       3.808 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.709       4.517         u_tinyriscv/ie_inst_o [0]
 CLMA_70_236/Y0                    td                    0.310       4.827 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       0.585       5.412         u_tinyriscv/u_ex/_N24682
 CLMA_86_236/Y1                    td                    0.135       5.547 r       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        0.620       6.167         u_tinyriscv/u_ex/N720
 CLMA_94_256/Y1                    td                    0.272       6.439 f       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       2.406       8.845         _N24830          
 CLMA_86_176/Y1                    td                    0.180       9.025 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.073      10.098         _N7561           
 CLMA_90_245/Y1                    td                    0.221      10.319 r       u_rib/N324_3/gateop_perm/Z
                                   net (fanout=8)        0.479      10.798         u_rib/_N27039    
 CLMA_98_248/Y6CD                  td                    0.177      10.975 f       u_rib/N278_3[4]_muxf6/F
                                   net (fanout=1022)     3.247      14.222         _N11686          
 CLMS_54_149/Y0                    td                    0.297      14.519 f       u_ram/_ram_15_24/gateop/Z
                                   net (fanout=1)        2.650      17.169         u_ram/_N835      
 CLMA_18_300/Y1                    td                    0.334      17.503 f       u_ram/N6_33[24]_muxf7/F
                                   net (fanout=1)        3.980      21.483         u_ram/_N15133    
 CLMA_106_96/Y0                    td                    0.131      21.614 r       u_ram/N6_34[24]/gateop_perm/Z
                                   net (fanout=3)        0.422      22.036         _N16908          
 CLMA_114_92/Y3                    td                    0.302      22.338 r       u_rib/N70_3[24]/gateop_perm/Z
                                   net (fanout=1)        0.568      22.906         u_rib/_N12386    
 CLMA_114_88/Y2                    td                    0.171      23.077 r       u_rib/N70_8[24]_2/gateop/F
                                   net (fanout=1)        0.476      23.553         u_rib/_N28228    
 CLMA_114_92/Y2                    td                    0.227      23.780 f       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=5)        1.320      25.100         _N21312          
 CLMA_90_173/Y1                    td                    0.221      25.321 r       u_tinyriscv/u_ex/N391_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.368      25.689         u_tinyriscv/u_ex/_N7397
 CLMA_90_188/Y0                    td                    0.171      25.860 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.484      26.344         u_tinyriscv/u_ex/_N16309
 CLMA_90_200/Y6AB                  td                    0.182      26.526 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=2)        0.624      27.150         u_tinyriscv/_N16501
 CLMA_82_229/Y0                    td                    0.169      27.319 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.394      27.713         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_82_224/Y2                    td                    0.132      27.845 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=3)        0.363      28.208         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_78_220/Y1                    td                    0.221      28.429 r       u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=3)        0.514      28.943         u_tinyriscv/u_regs/N33 [0]
 CLMA_66_228/Y3                    td                    0.135      29.078 r       u_tinyriscv/u_regs/N34[0]/gateop_perm/Z
                                   net (fanout=1)        0.848      29.926         u_tinyriscv/regs_rdata1_o [0]
 CLMA_58_249/C0                                                            r       u_tinyriscv/u_id_ex/op1_jump_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  29.926         Logic Levels: 19 
                                                                                   Logic: 4.197ns(15.942%), Route: 22.130ns(84.058%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.340    1003.149         ntclkbufg_1      
 CLMA_58_249/CLK                                                           r       u_tinyriscv/u_id_ex/op1_jump_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.258    1003.407                          
 clock uncertainty                                      -0.050    1003.357                          

 Setup time                                             -0.111    1003.246                          

 Data required time                                               1003.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.246                          
 Data arrival time                                                 -29.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_24/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.083
  Launch Clock Delay      :  3.599
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.532       3.599         ntclkbufg_1      
 CLMA_82_244/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_82_244/Q0                    tco                   0.209       3.808 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.709       4.517         u_tinyriscv/ie_inst_o [0]
 CLMA_70_236/Y0                    td                    0.310       4.827 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       0.585       5.412         u_tinyriscv/u_ex/_N24682
 CLMA_86_236/Y1                    td                    0.135       5.547 r       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        0.620       6.167         u_tinyriscv/u_ex/N720
 CLMA_94_256/Y1                    td                    0.272       6.439 f       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       2.406       8.845         _N24830          
 CLMA_86_176/Y1                    td                    0.180       9.025 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.073      10.098         _N7561           
 CLMA_90_245/Y1                    td                    0.221      10.319 r       u_rib/N324_3/gateop_perm/Z
                                   net (fanout=8)        0.479      10.798         u_rib/_N27039    
 CLMA_98_248/Y6CD                  td                    0.177      10.975 f       u_rib/N278_3[4]_muxf6/F
                                   net (fanout=1022)     3.247      14.222         _N11686          
 CLMS_54_149/Y0                    td                    0.297      14.519 f       u_ram/_ram_15_24/gateop/Z
                                   net (fanout=1)        2.650      17.169         u_ram/_N835      
 CLMA_18_300/Y1                    td                    0.334      17.503 f       u_ram/N6_33[24]_muxf7/F
                                   net (fanout=1)        3.980      21.483         u_ram/_N15133    
 CLMA_106_96/Y0                    td                    0.131      21.614 r       u_ram/N6_34[24]/gateop_perm/Z
                                   net (fanout=3)        0.422      22.036         _N16908          
 CLMA_114_92/Y3                    td                    0.302      22.338 r       u_rib/N70_3[24]/gateop_perm/Z
                                   net (fanout=1)        0.568      22.906         u_rib/_N12386    
 CLMA_114_88/Y2                    td                    0.171      23.077 r       u_rib/N70_8[24]_2/gateop/F
                                   net (fanout=1)        0.476      23.553         u_rib/_N28228    
 CLMA_114_92/Y2                    td                    0.227      23.780 f       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=5)        1.191      24.971         _N21312          
 CLMA_82_161/Y1                    td                    0.167      25.138 r       u_tinyriscv/u_ex/reg_wdata_34[24]_1/gateop/F
                                   net (fanout=1)        0.477      25.615         u_tinyriscv/u_ex/_N21220
 CLMA_78_152/Y6AB                  td                    0.182      25.797 f       u_tinyriscv/u_ex/reg_wdata_35[24]_muxf6/F
                                   net (fanout=6)        1.047      26.844         u_tinyriscv/_N16525
 CLMA_30_181/Y1                    td                    0.185      27.029 f       u_tinyriscv/u_ex/N37_94/gateop_perm/Z
                                   net (fanout=3)        1.783      28.812         u_tinyriscv/ex_reg_wdata_o [24]
 CLMA_90_117/Y3                    td                    0.135      28.947 r       u_tinyriscv/u_regs/N79[24]/gateop_perm/Z
                                   net (fanout=6)        1.236      30.183         u_tinyriscv/u_regs/N79 [24]
 CLMS_54_85/AD                                                             r       u_tinyriscv/u_regs/regs_1_1_24/gateop/WD

 Data arrival time                                                  30.183         Logic Levels: 16 
                                                                                   Logic: 3.635ns(13.674%), Route: 22.949ns(86.326%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.274    1003.083         ntclkbufg_1      
 CLMS_54_85/CLK                                                            r       u_tinyriscv/u_regs/regs_1_1_24/gateop/WCLK
 clock pessimism                                         0.258    1003.341                          
 clock uncertainty                                      -0.050    1003.291                          

 Setup time                                              0.239    1003.530                          

 Data required time                                               1003.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.530                          
 Data arrival time                                                 -30.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.095
  Launch Clock Delay      :  3.599
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.532       3.599         ntclkbufg_1      
 CLMA_82_244/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_82_244/Q0                    tco                   0.209       3.808 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.709       4.517         u_tinyriscv/ie_inst_o [0]
 CLMA_70_236/Y0                    td                    0.310       4.827 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       0.585       5.412         u_tinyriscv/u_ex/_N24682
 CLMA_86_236/Y1                    td                    0.135       5.547 r       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        0.620       6.167         u_tinyriscv/u_ex/N720
 CLMA_94_256/Y1                    td                    0.272       6.439 f       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       2.406       8.845         _N24830          
 CLMA_86_176/Y1                    td                    0.180       9.025 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.073      10.098         _N7561           
 CLMA_90_245/Y1                    td                    0.221      10.319 r       u_rib/N324_3/gateop_perm/Z
                                   net (fanout=8)        0.479      10.798         u_rib/_N27039    
 CLMA_98_248/Y6CD                  td                    0.177      10.975 f       u_rib/N278_3[4]_muxf6/F
                                   net (fanout=1022)     3.247      14.222         _N11686          
 CLMS_54_149/Y0                    td                    0.297      14.519 f       u_ram/_ram_15_24/gateop/Z
                                   net (fanout=1)        2.650      17.169         u_ram/_N835      
 CLMA_18_300/Y1                    td                    0.334      17.503 f       u_ram/N6_33[24]_muxf7/F
                                   net (fanout=1)        3.980      21.483         u_ram/_N15133    
 CLMA_106_96/Y0                    td                    0.131      21.614 r       u_ram/N6_34[24]/gateop_perm/Z
                                   net (fanout=3)        0.422      22.036         _N16908          
 CLMA_114_92/Y3                    td                    0.302      22.338 r       u_rib/N70_3[24]/gateop_perm/Z
                                   net (fanout=1)        0.568      22.906         u_rib/_N12386    
 CLMA_114_88/Y2                    td                    0.171      23.077 r       u_rib/N70_8[24]_2/gateop/F
                                   net (fanout=1)        0.476      23.553         u_rib/_N28228    
 CLMA_114_92/Y2                    td                    0.227      23.780 f       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=5)        1.320      25.100         _N21312          
 CLMA_90_173/Y1                    td                    0.221      25.321 r       u_tinyriscv/u_ex/N391_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.368      25.689         u_tinyriscv/u_ex/_N7397
 CLMA_90_188/Y0                    td                    0.171      25.860 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.484      26.344         u_tinyriscv/u_ex/_N16309
 CLMA_90_200/Y6AB                  td                    0.182      26.526 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=2)        0.624      27.150         u_tinyriscv/_N16501
 CLMA_82_229/Y0                    td                    0.169      27.319 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.394      27.713         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_82_224/Y2                    td                    0.132      27.845 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=3)        0.538      28.383         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_86_220/Y0                    td                    0.226      28.609 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.369      28.978         u_tinyriscv/u_regs/N42 [0]
 CLMA_82_221/Y0                    td                    0.226      29.204 r       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        0.625      29.829         u_tinyriscv/u_id/_N9971
 CLMA_86_204/D0                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  29.829         Logic Levels: 19 
                                                                                   Logic: 4.293ns(16.367%), Route: 21.937ns(83.633%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.286    1003.095         ntclkbufg_1      
 CLMA_86_204/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.258    1003.353                          
 clock uncertainty                                      -0.050    1003.303                          

 Setup time                                             -0.103    1003.200                          

 Data required time                                               1003.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.200                          
 Data arrival time                                                 -29.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.371                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mtvec[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[8]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.314       3.123         ntclkbufg_1      
 CLMA_58_241/CLK                                                           r       u_tinyriscv/u_csr_reg/mtvec[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_241/Q0                    tco                   0.197       3.320 f       u_tinyriscv/u_csr_reg/mtvec[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.210       3.530         u_tinyriscv/csr_clint_csr_mtvec [8]
 CLMA_58_257/A0                                                            f       u_tinyriscv/u_clint/int_addr_o[8]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.530         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.403%), Route: 0.210ns(51.597%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.531       3.598         ntclkbufg_1      
 CLMA_58_257/CLK                                                           r       u_tinyriscv/u_clint/int_addr_o[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.340                          
 clock uncertainty                                       0.000       3.340                          

 Hold time                                              -0.082       3.258                          

 Data required time                                                  3.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.258                          
 Data arrival time                                                  -3.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_pwm/cnt_1ms[9]/opit_0_A2Q21/CLK
Endpoint    : u_pwm/pwm_out_2/opit_0_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.618
  Launch Clock Delay      :  3.138
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.329       3.138         ntclkbufg_1      
 CLMA_146_245/CLK                                                          r       u_pwm/cnt_1ms[9]/opit_0_A2Q21/CLK

 CLMA_146_245/Q0                   tco                   0.197       3.335 f       u_pwm/cnt_1ms[9]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.236       3.571         u_pwm/cnt_1ms [8]
 CLMA_146_249/B0                                                           f       u_pwm/pwm_out_2/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.571         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.497%), Route: 0.236ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.551       3.618         ntclkbufg_1      
 CLMA_146_249/CLK                                                          r       u_pwm/pwm_out_2/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.360                          
 clock uncertainty                                       0.000       3.360                          

 Hold time                                              -0.082       3.278                          

 Data required time                                                  3.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.278                          
 Data arrival time                                                  -3.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_pwm/cnt_1ms[9]/opit_0_A2Q21/CLK
Endpoint    : u_pwm/pwm_out_1/opit_0_L5Q/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.618
  Launch Clock Delay      :  3.138
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.329       3.138         ntclkbufg_1      
 CLMA_146_245/CLK                                                          r       u_pwm/cnt_1ms[9]/opit_0_A2Q21/CLK

 CLMA_146_245/Q1                   tco                   0.197       3.335 f       u_pwm/cnt_1ms[9]/opit_0_A2Q21/Q1
                                   net (fanout=5)        0.236       3.571         u_pwm/cnt_1ms [9]
 CLMA_146_249/A0                                                           f       u_pwm/pwm_out_1/opit_0_L5Q/L0

 Data arrival time                                                   3.571         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.497%), Route: 0.236ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.551       3.618         ntclkbufg_1      
 CLMA_146_249/CLK                                                          r       u_pwm/pwm_out_1/opit_0_L5Q/CLK
 clock pessimism                                        -0.258       3.360                          
 clock uncertainty                                       0.000       3.360                          

 Hold time                                              -0.082       3.278                          

 Data required time                                                  3.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.278                          
 Data arrival time                                                  -3.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.417
  Launch Clock Delay      :  0.843
  Clock Pessimism Removal :  0.012

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.843       0.843         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_285/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_285/Q2                   tco                   0.209       1.052 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.625       1.677         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.221       1.898 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.898         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_114_292/Y3                   td                    0.305       2.203 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.410       2.613         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.346       2.959 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.959         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.305       3.264 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.242       3.506         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.816 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.816         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.305       4.121 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.578       4.699         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_288/Y3                   td                    0.405       5.104 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.466       5.570         _N15             
 CLMA_98_292/Y0                    td                    0.131       5.701 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=20)       0.437       6.138         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_98_301/CE                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CE

 Data arrival time                                                   6.138         Logic Levels: 6  
                                                                                   Logic: 2.537ns(47.913%), Route: 2.758ns(52.087%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_90_324/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.417    1000.417         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_301/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CLK
 clock pessimism                                         0.012    1000.429                          
 clock uncertainty                                      -0.050    1000.379                          

 Setup time                                             -0.223    1000.156                          

 Data required time                                               1000.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.156                          
 Data arrival time                                                  -6.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.018                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[27]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.706
  Launch Clock Delay      :  0.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.843       0.843         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_285/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_285/Q2                   tco                   0.209       1.052 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.625       1.677         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.221       1.898 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.898         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_114_292/Y3                   td                    0.305       2.203 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.410       2.613         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.346       2.959 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.959         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.305       3.264 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.242       3.506         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.816 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.816         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.305       4.121 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.578       4.699         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_288/Y3                   td                    0.405       5.104 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.466       5.570         _N15             
 CLMA_98_292/Y0                    td                    0.131       5.701 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=20)       0.712       6.413         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_288/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[27]/opit_0/CE

 Data arrival time                                                   6.413         Logic Levels: 6  
                                                                                   Logic: 2.537ns(45.548%), Route: 3.033ns(54.452%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_90_324/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.706    1000.706         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[27]/opit_0/CLK
 clock pessimism                                         0.000    1000.706                          
 clock uncertainty                                      -0.050    1000.656                          

 Setup time                                             -0.223    1000.433                          

 Data required time                                               1000.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.433                          
 Data arrival time                                                  -6.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.020                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.706
  Launch Clock Delay      :  0.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.843       0.843         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_285/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_285/Q2                   tco                   0.209       1.052 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.625       1.677         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.221       1.898 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.898         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_114_292/Y3                   td                    0.305       2.203 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.410       2.613         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.346       2.959 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.959         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.305       3.264 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.242       3.506         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.816 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.816         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.305       4.121 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.578       4.699         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_288/Y3                   td                    0.405       5.104 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.466       5.570         _N15             
 CLMA_98_292/Y0                    td                    0.131       5.701 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=20)       0.712       6.413         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_288/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CE

 Data arrival time                                                   6.413         Logic Levels: 6  
                                                                                   Logic: 2.537ns(45.548%), Route: 3.033ns(54.452%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_90_324/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.706    1000.706         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CLK
 clock pessimism                                         0.000    1000.706                          
 clock uncertainty                                      -0.050    1000.656                          

 Setup time                                             -0.223    1000.433                          

 Data required time                                               1000.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.433                          
 Data arrival time                                                  -6.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.020                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.843
  Launch Clock Delay      :  0.480
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.480       0.480         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_90_301/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMA_90_301/Q3                    tco                   0.197       0.677 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=55)       0.349       1.026         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_106_284/D4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.026         Logic Levels: 0  
                                                                                   Logic: 0.197ns(36.081%), Route: 0.349ns(63.919%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.843       0.843         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       0.843                          
 clock uncertainty                                       0.000       0.843                          

 Hold time                                              -0.056       0.787                          

 Data required time                                                  0.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.787                          
 Data arrival time                                                  -1.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[17]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.738
  Launch Clock Delay      :  0.497
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.497       0.497         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_297/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_297/Q2                    tco                   0.197       0.694 f       top_dht22_inst/DHT22_drive_inst/data_temp[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.211       0.905         top_dht22_inst/DHT22_drive_inst/data_temp [16]
 CLMA_106_289/C4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[17]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.905         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.284%), Route: 0.211ns(51.716%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.738       0.738         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_289/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.016       0.722                          
 clock uncertainty                                       0.000       0.722                          

 Hold time                                              -0.056       0.666                          

 Data required time                                                  0.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.666                          
 Data arrival time                                                  -0.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.843
  Launch Clock Delay      :  0.480
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.480       0.480         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_90_301/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMA_90_301/Q3                    tco                   0.197       0.677 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=55)       0.349       1.026         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_106_285/D4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.026         Logic Levels: 0  
                                                                                   Logic: 0.197ns(36.081%), Route: 0.349ns(63.919%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_90_324/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.843       0.843         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_285/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       0.843                          
 clock uncertainty                                       0.000       0.843                          

 Hold time                                              -0.056       0.787                          

 Data required time                                                  0.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.787                          
 Data arrival time                                                  -1.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.055
  Launch Clock Delay      :  1.172
  Clock Pessimism Removal :  0.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.172       1.172         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_292/Q1                   tco                   0.209       1.381 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.362       1.743         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_138_293/Y0                   td                    0.226       1.969 r       top_dht22_inst/HEX8_inst/N73_1/gateop_perm/Z
                                   net (fanout=5)        0.364       2.333         top_dht22_inst/HEX8_inst/_N25080
 CLMA_142_292/B2                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.333         Logic Levels: 1  
                                                                                   Logic: 0.435ns(37.468%), Route: 0.726ns(62.532%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_70_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.055    1001.055         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.117    1001.172                          
 clock uncertainty                                      -0.050    1001.122                          

 Setup time                                             -0.220    1000.902                          

 Data required time                                               1000.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.902                          
 Data arrival time                                                  -2.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.569                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.055
  Launch Clock Delay      :  1.172
  Clock Pessimism Removal :  0.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.172       1.172         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_142_292/Q0                   tco                   0.209       1.381 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=6)        0.367       1.748         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_146_292/Y2                   td                    0.173       1.921 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=4)        0.359       2.280         top_dht22_inst/HEX8_inst/_N24751
 CLMA_142_292/B0                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.280         Logic Levels: 1  
                                                                                   Logic: 0.382ns(34.477%), Route: 0.726ns(65.523%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_70_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.055    1001.055         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.117    1001.172                          
 clock uncertainty                                      -0.050    1001.122                          

 Setup time                                             -0.104    1001.018                          

 Data required time                                               1001.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.018                          
 Data arrival time                                                  -2.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.738                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.055
  Launch Clock Delay      :  1.048
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.048       1.048         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_138_293/Q1                   tco                   0.209       1.257 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=5)        0.368       1.625         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_146_292/Y0                   td                    0.226       1.851 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.363       2.214         top_dht22_inst/HEX8_inst/_N24903
 CLMA_142_292/B4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.214         Logic Levels: 1  
                                                                                   Logic: 0.435ns(37.307%), Route: 0.731ns(62.693%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_70_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.055    1001.055         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1001.092                          
 clock uncertainty                                      -0.050    1001.042                          

 Setup time                                             -0.073    1000.969                          

 Data required time                                               1000.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.969                          
 Data arrival time                                                  -2.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.755                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.172
  Launch Clock Delay      :  1.055
  Clock Pessimism Removal :  -0.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.055       1.055         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_292/Q1                   tco                   0.197       1.252 f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       1.391         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_142_292/CD                                                           f       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D

 Data arrival time                                                   1.391         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.172       1.172         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
 clock pessimism                                        -0.117       1.055                          
 clock uncertainty                                       0.000       1.055                          

 Hold time                                               0.027       1.082                          

 Data required time                                                  1.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.082                          
 Data arrival time                                                  -1.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.172
  Launch Clock Delay      :  1.055
  Clock Pessimism Removal :  -0.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.055       1.055         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_142_292/Q2                   tco                   0.198       1.253 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.144       1.397         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_142_292/M3                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   1.397         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.172       1.172         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.117       1.055                          
 clock uncertainty                                       0.000       1.055                          

 Hold time                                              -0.003       1.052                          

 Data required time                                                  1.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.052                          
 Data arrival time                                                  -1.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.172
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.968       0.968         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_138_293/Q1                   tco                   0.197       1.165 f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=5)        0.375       1.540         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_142_292/AD                                                           f       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   1.540         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.441%), Route: 0.375ns(65.559%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_70_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.172       1.172         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                        -0.037       1.135                          
 clock uncertainty                                       0.000       1.135                          

 Hold time                                               0.028       1.163                          

 Data required time                                                  1.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.163                          
 Data arrival time                                                  -1.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_12/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      2.317       3.502         nt_rst           
 CLMA_114_252/Y1                   td                    0.221       3.723 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.679       4.402         _N24655          
 CLMA_138_244/Y2                   td                    0.227       4.629 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.607       5.236         _N16821          
 CLMA_138_220/Y0                   td                    0.131       5.367 r       u_rib/N70_7[7]_2/gateop_perm/Z
                                   net (fanout=1)        0.240       5.607         u_rib/_N27891    
 CLMA_138_221/Y3                   td                    0.217       5.824 f       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.089       6.913         _N12529          
 CLMA_114_160/Y3                   td                    0.135       7.048 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.606       7.654         _N21295          
 CLMA_98_148/Y2                    td                    0.171       7.825 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.525       8.350         u_tinyriscv/u_ex/N391 [31]
 CLMA_94_136/Y6CD                  td                    0.102       8.452 r       CLKROUTE_65/Z    
                                   net (fanout=1)        0.237       8.689         _N729            
 CLMA_94_132/Y3                    td                    0.221       8.910 r       u_tinyriscv/u_ex/reg_wdata_31[12]/gateop/F
                                   net (fanout=1)        0.447       9.357         u_tinyriscv/u_ex/_N16385
 CLMA_90_133/Y0                    td                    0.169       9.526 r       u_tinyriscv/u_ex/reg_wdata_34[12]_1/gateop/F
                                   net (fanout=1)        0.811      10.337         u_tinyriscv/u_ex/_N21241
 CLMA_70_141/Y6CD                  td                    0.136      10.473 f       u_tinyriscv/u_ex/reg_wdata_35[12]_muxf6_perm/Z
                                   net (fanout=6)        1.251      11.724         u_tinyriscv/_N16513
 CLMA_38_204/Y2                    td                    0.132      11.856 r       u_tinyriscv/u_ex/N37_58/gateop_perm/Z
                                   net (fanout=3)        1.116      12.972         u_tinyriscv/ex_reg_wdata_o [12]
 CLMA_90_209/Y1                    td                    0.221      13.193 r       u_tinyriscv/u_regs/N79[12]/gateop_perm/Z
                                   net (fanout=6)        1.258      14.451         u_tinyriscv/u_regs/N79 [12]
 CLMS_46_189/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_12/gateop/WD

 Data arrival time                                                  14.451         Logic Levels: 14 
                                                                                   Logic: 3.123ns(21.611%), Route: 11.328ns(78.389%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_12/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      2.317       3.502         nt_rst           
 CLMA_114_252/Y1                   td                    0.221       3.723 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.679       4.402         _N24655          
 CLMA_138_244/Y2                   td                    0.227       4.629 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.607       5.236         _N16821          
 CLMA_138_220/Y0                   td                    0.131       5.367 r       u_rib/N70_7[7]_2/gateop_perm/Z
                                   net (fanout=1)        0.240       5.607         u_rib/_N27891    
 CLMA_138_221/Y3                   td                    0.217       5.824 f       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.089       6.913         _N12529          
 CLMA_114_160/Y3                   td                    0.135       7.048 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.606       7.654         _N21295          
 CLMA_98_148/Y2                    td                    0.171       7.825 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.525       8.350         u_tinyriscv/u_ex/N391 [31]
 CLMA_94_136/Y6CD                  td                    0.102       8.452 r       CLKROUTE_65/Z    
                                   net (fanout=1)        0.237       8.689         _N729            
 CLMA_94_132/Y3                    td                    0.221       8.910 r       u_tinyriscv/u_ex/reg_wdata_31[12]/gateop/F
                                   net (fanout=1)        0.447       9.357         u_tinyriscv/u_ex/_N16385
 CLMA_90_133/Y0                    td                    0.169       9.526 r       u_tinyriscv/u_ex/reg_wdata_34[12]_1/gateop/F
                                   net (fanout=1)        0.811      10.337         u_tinyriscv/u_ex/_N21241
 CLMA_70_141/Y6CD                  td                    0.136      10.473 f       u_tinyriscv/u_ex/reg_wdata_35[12]_muxf6_perm/Z
                                   net (fanout=6)        1.251      11.724         u_tinyriscv/_N16513
 CLMA_38_204/Y2                    td                    0.132      11.856 r       u_tinyriscv/u_ex/N37_58/gateop_perm/Z
                                   net (fanout=3)        1.116      12.972         u_tinyriscv/ex_reg_wdata_o [12]
 CLMA_90_209/Y1                    td                    0.221      13.193 r       u_tinyriscv/u_regs/N79[12]/gateop_perm/Z
                                   net (fanout=6)        1.137      14.330         u_tinyriscv/u_regs/N79 [12]
 CLMS_46_193/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_12/gateop/WD

 Data arrival time                                                  14.330         Logic Levels: 14 
                                                                                   Logic: 3.123ns(21.793%), Route: 11.207ns(78.207%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_24/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      2.317       3.502         nt_rst           
 CLMA_114_252/Y1                   td                    0.221       3.723 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.679       4.402         _N24655          
 CLMA_138_244/Y2                   td                    0.227       4.629 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.607       5.236         _N16821          
 CLMA_138_220/Y0                   td                    0.131       5.367 r       u_rib/N70_7[7]_2/gateop_perm/Z
                                   net (fanout=1)        0.240       5.607         u_rib/_N27891    
 CLMA_138_221/Y3                   td                    0.217       5.824 f       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.089       6.913         _N12529          
 CLMA_114_160/Y3                   td                    0.135       7.048 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.606       7.654         _N21295          
 CLMA_98_148/Y2                    td                    0.171       7.825 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.368       8.193         u_tinyriscv/u_ex/N391 [31]
 CLMA_94_152/Y2                    td                    0.173       8.366 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.741       9.107         u_tinyriscv/u_ex/_N16356
 CLMA_82_161/Y1                    td                    0.165       9.272 r       u_tinyriscv/u_ex/reg_wdata_34[24]_1/gateop/F
                                   net (fanout=1)        0.477       9.749         u_tinyriscv/u_ex/_N21220
 CLMA_78_152/Y6AB                  td                    0.182       9.931 f       u_tinyriscv/u_ex/reg_wdata_35[24]_muxf6/F
                                   net (fanout=6)        1.047      10.978         u_tinyriscv/_N16525
 CLMA_30_181/Y1                    td                    0.185      11.163 f       u_tinyriscv/u_ex/N37_94/gateop_perm/Z
                                   net (fanout=3)        1.783      12.946         u_tinyriscv/ex_reg_wdata_o [24]
 CLMA_90_117/Y3                    td                    0.135      13.081 r       u_tinyriscv/u_regs/N79[24]/gateop_perm/Z
                                   net (fanout=6)        1.236      14.317         u_tinyriscv/u_regs/N79 [24]
 CLMS_54_85/AD                                                             r       u_tinyriscv/u_regs/regs_1_1_24/gateop/WD

 Data arrival time                                                  14.317         Logic Levels: 13 
                                                                                   Logic: 2.982ns(20.828%), Route: 11.335ns(79.172%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_ctrl[27]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      0.387       1.384         nt_rst           
 CLMA_130_104/RS                                                           r       gpio_0/gpio_ctrl[27]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.384         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.561%), Route: 0.532ns(38.439%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_ctrl[13]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      0.387       1.384         nt_rst           
 CLMA_130_104/RS                                                           r       gpio_0/gpio_ctrl[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.384         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.561%), Route: 0.532ns(38.439%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[3]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=860)      0.411       1.408         nt_rst           
 CLMA_130_113/RS                                                           r       gpio_0/gpio_data[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.408         Logic Levels: 2  
                                                                                   Logic: 0.852ns(60.511%), Route: 0.556ns(39.489%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 42.000 sec
Action report_timing: CPU time elapsed is 41.453 sec
Current time: Thu Nov 11 21:38:27 2021
Action report_timing: Peak memory pool usage is 553,750,528 bytes
Report timing is finished successfully.
